Classic Timing Analyzer report for FiniteStateMachine
Fri May 03 15:17:33 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL:C2|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clock[1]'
  8. Clock Hold: 'PLL:C2|altpll:altpll_component|_clk0'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------+-------------------+--------------------------------------+--------------------------------------+--------------+
; Type                                                ; Slack    ; Required Time                    ; Actual Time                      ; From            ; To                ; From Clock                           ; To Clock                             ; Failed Paths ;
+-----------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------+-------------------+--------------------------------------+--------------------------------------+--------------+
; Worst-case tsu                                      ; N/A      ; None                             ; 5.631 ns                         ; enable          ; state_current.S10 ; --                                   ; clock[1]                             ; 0            ;
; Worst-case tco                                      ; N/A      ; None                             ; 44.172 ns                        ; seconds[7]      ; SEG3[2]           ; clock[1]                             ; --                                   ; 0            ;
; Worst-case tpd                                      ; N/A      ; None                             ; 15.204 ns                        ; display         ; SEG3[2]           ; --                                   ; --                                   ; 0            ;
; Worst-case th                                       ; N/A      ; None                             ; 0.566 ns                         ; reset           ; state_current.S5  ; --                                   ; clock[1]                             ; 0            ;
; Clock Setup: 'PLL:C2|altpll:altpll_component|_clk0' ; 1.692 ns ; 108.00 MHz ( period = 9.259 ns ) ; 132.15 MHz ( period = 7.567 ns ) ; SYNC:C1|HPOS[1] ; SYNC:C1|R[0]      ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'clock[1]'                             ; N/A      ; None                             ; 124.41 MHz ( period = 8.038 ns ) ; clock_cycles[9] ; state_current.S10 ; clock[1]                             ; clock[1]                             ; 0            ;
; Clock Hold: 'PLL:C2|altpll:altpll_component|_clk0'  ; 0.968 ns ; 108.00 MHz ( period = 9.259 ns ) ; N/A                              ; SYNC:C1|HPOS[0] ; SYNC:C1|HPOS[0]   ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                        ;          ;                                  ;                                  ;                 ;                   ;                                      ;                                      ; 0            ;
+-----------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------+-------------------+--------------------------------------+--------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                       ;
+--------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                      ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL:C2|altpll:altpll_component|_clk0 ;                    ; PLL output ; 108.0 MHz        ; 0.000 ns      ; 0.000 ns     ; clock[0] ; 9                     ; 2                   ; -2.423 ns ;              ;
; clock[0]                             ;                    ; User Pin   ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; clock[1]                             ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL:C2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+--------------------------------------+--------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To               ; From Clock                           ; To Clock                             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+--------------------------------------+--------------------------------------+-----------------------------+---------------------------+-------------------------+
; 1.692 ns                                ; 132.15 MHz ( period = 7.567 ns )                    ; SYNC:C1|HPOS[1]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 7.323 ns                ;
; 1.837 ns                                ; 134.73 MHz ( period = 7.422 ns )                    ; SYNC:C1|HPOS[0]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 7.178 ns                ;
; 1.991 ns                                ; 137.59 MHz ( period = 7.268 ns )                    ; SYNC:C1|HPOS[2]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 7.024 ns                ;
; 2.052 ns                                ; 138.75 MHz ( period = 7.207 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.963 ns                ;
; 2.094 ns                                ; 139.57 MHz ( period = 7.165 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.921 ns                ;
; 2.116 ns                                ; 140.00 MHz ( period = 7.143 ns )                    ; SYNC:C1|HPOS[1]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.900 ns                ;
; 2.226 ns                                ; 142.19 MHz ( period = 7.033 ns )                    ; SYNC:C1|HPOS[1]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.789 ns                ;
; 2.247 ns                                ; 142.61 MHz ( period = 7.012 ns )                    ; SYNC:C1|VPOS[7]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.778 ns                ;
; 2.261 ns                                ; 142.90 MHz ( period = 6.998 ns )                    ; SYNC:C1|HPOS[0]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.755 ns                ;
; 2.275 ns                                ; 143.18 MHz ( period = 6.984 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.740 ns                ;
; 2.294 ns                                ; 143.58 MHz ( period = 6.965 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.721 ns                ;
; 2.316 ns                                ; 144.03 MHz ( period = 6.943 ns )                    ; SYNC:C1|VPOS[2]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.709 ns                ;
; 2.357 ns                                ; 144.89 MHz ( period = 6.902 ns )                    ; SYNC:C1|VPOS[3]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.668 ns                ;
; 2.371 ns                                ; 145.18 MHz ( period = 6.888 ns )                    ; SYNC:C1|HPOS[0]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.644 ns                ;
; 2.389 ns                                ; 145.56 MHz ( period = 6.870 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.626 ns                ;
; 2.394 ns                                ; 145.67 MHz ( period = 6.865 ns )                    ; SYNC:C1|VPOS[6]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.631 ns                ;
; 2.415 ns                                ; 146.11 MHz ( period = 6.844 ns )                    ; SYNC:C1|HPOS[2]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.601 ns                ;
; 2.473 ns                                ; 147.36 MHz ( period = 6.786 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.543 ns                ;
; 2.476 ns                                ; 147.43 MHz ( period = 6.783 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.540 ns                ;
; 2.500 ns                                ; 147.95 MHz ( period = 6.759 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.516 ns                ;
; 2.514 ns                                ; 148.26 MHz ( period = 6.745 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.502 ns                ;
; 2.525 ns                                ; 148.50 MHz ( period = 6.734 ns )                    ; SYNC:C1|HPOS[2]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.490 ns                ;
; 2.552 ns                                ; 149.10 MHz ( period = 6.707 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.473 ns                ;
; 2.586 ns                                ; 149.86 MHz ( period = 6.673 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.429 ns                ;
; 2.586 ns                                ; 149.86 MHz ( period = 6.673 ns )                    ; SYNC:C1|VPOS[7]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.438 ns                ;
; 2.628 ns                                ; 150.81 MHz ( period = 6.631 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.387 ns                ;
; 2.655 ns                                ; 151.42 MHz ( period = 6.604 ns )                    ; SYNC:C1|VPOS[2]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.369 ns                ;
; 2.657 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.358 ns                ;
; 2.696 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; SYNC:C1|VPOS[3]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.328 ns                ;
; 2.697 ns                                ; 152.39 MHz ( period = 6.562 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.328 ns                ;
; 2.711 ns                                ; 152.72 MHz ( period = 6.548 ns )                    ; SYNC:C1|VPOS[0]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 6.314 ns                ;
; 2.722 ns                                ; 152.98 MHz ( period = 6.537 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.293 ns                ;
; 2.733 ns                                ; 153.23 MHz ( period = 6.526 ns )                    ; SYNC:C1|VPOS[6]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.291 ns                ;
; 2.813 ns                                ; 155.13 MHz ( period = 6.446 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 6.203 ns                ;
; 2.828 ns                                ; 155.50 MHz ( period = 6.431 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.187 ns                ;
; 2.891 ns                                ; 157.04 MHz ( period = 6.368 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.133 ns                ;
; 2.923 ns                                ; 157.83 MHz ( period = 6.336 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.092 ns                ;
; 2.925 ns                                ; 157.88 MHz ( period = 6.334 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.099 ns                ;
; 2.928 ns                                ; 157.95 MHz ( period = 6.331 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 6.087 ns                ;
; 2.948 ns                                ; 158.45 MHz ( period = 6.311 ns )                    ; SYNC:C1|VPOS[7]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.076 ns                ;
; 3.017 ns                                ; 160.21 MHz ( period = 6.242 ns )                    ; SYNC:C1|VPOS[2]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 6.007 ns                ;
; 3.050 ns                                ; 161.06 MHz ( period = 6.209 ns )                    ; SYNC:C1|VPOS[0]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.974 ns                ;
; 3.057 ns                                ; 161.24 MHz ( period = 6.202 ns )                    ; SYNC:C1|VPOS[5]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 5.968 ns                ;
; 3.058 ns                                ; 161.26 MHz ( period = 6.201 ns )                    ; SYNC:C1|VPOS[3]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.966 ns                ;
; 3.081 ns                                ; 161.86 MHz ( period = 6.178 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 5.935 ns                ;
; 3.095 ns                                ; 162.23 MHz ( period = 6.164 ns )                    ; SYNC:C1|VPOS[6]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.929 ns                ;
; 3.138 ns                                ; 163.37 MHz ( period = 6.121 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.886 ns                ;
; 3.164 ns                                ; 164.07 MHz ( period = 6.095 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.860 ns                ;
; 3.171 ns                                ; 164.26 MHz ( period = 6.088 ns )                    ; SYNC:C1|VPOS[10] ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 5.854 ns                ;
; 3.191 ns                                ; 164.80 MHz ( period = 6.068 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 5.824 ns                ;
; 3.229 ns                                ; 165.84 MHz ( period = 6.030 ns )                    ; SYNC:C1|HPOS[10] ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 5.787 ns                ;
; 3.238 ns                                ; 166.09 MHz ( period = 6.021 ns )                    ; SYNC:C1|VPOS[10] ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.786 ns                ;
; 3.285 ns                                ; 167.39 MHz ( period = 5.974 ns )                    ; SYNC:C1|VPOS[5]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.739 ns                ;
; 3.369 ns                                ; 169.78 MHz ( period = 5.890 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 5.646 ns                ;
; 3.412 ns                                ; 171.03 MHz ( period = 5.847 ns )                    ; SYNC:C1|VPOS[0]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.612 ns                ;
; 3.413 ns                                ; 171.06 MHz ( period = 5.846 ns )                    ; SYNC:C1|VPOS[9]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 5.612 ns                ;
; 3.472 ns                                ; 172.80 MHz ( period = 5.787 ns )                    ; SYNC:C1|VPOS[8]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.025 ns                  ; 5.553 ns                ;
; 3.523 ns                                ; 174.34 MHz ( period = 5.736 ns )                    ; SYNC:C1|VPOS[10] ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.501 ns                ;
; 3.524 ns                                ; 174.37 MHz ( period = 5.735 ns )                    ; SYNC:C1|VPOS[5]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.500 ns                ;
; 3.540 ns                                ; 174.86 MHz ( period = 5.719 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|G[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.016 ns                  ; 5.476 ns                ;
; 3.658 ns                                ; 178.54 MHz ( period = 5.601 ns )                    ; SYNC:C1|VPOS[9]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.366 ns                ;
; 3.824 ns                                ; 183.99 MHz ( period = 5.435 ns )                    ; SYNC:C1|VPOS[8]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.200 ns                ;
; 3.920 ns                                ; 187.30 MHz ( period = 5.339 ns )                    ; SYNC:C1|VPOS[9]  ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 5.104 ns                ;
; 4.065 ns                                ; 192.53 MHz ( period = 5.194 ns )                    ; SYNC:C1|VPOS[8]  ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.024 ns                  ; 4.959 ns                ;
; 4.148 ns                                ; 195.66 MHz ( period = 5.111 ns )                    ; SYNC:C1|HPOS[10] ; SYNC:C1|R[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 4.867 ns                ;
; 4.319 ns                                ; 202.43 MHz ( period = 4.940 ns )                    ; SYNC:C1|HPOS[10] ; SYNC:C1|B[0]     ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.015 ns                  ; 4.696 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.507 ns                                ; 210.44 MHz ( period = 4.752 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.504 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.783 ns                                ; 223.41 MHz ( period = 4.476 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.228 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 4.912 ns                                ; 230.04 MHz ( period = 4.347 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 4.099 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.058 ns                                ; 238.04 MHz ( period = 4.201 ns )                    ; SYNC:C1|HPOS[3]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.953 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.154 ns                                ; 243.61 MHz ( period = 4.105 ns )                    ; SYNC:C1|HPOS[8]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.857 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.163 ns                                ; 244.14 MHz ( period = 4.096 ns )                    ; SYNC:C1|HPOS[9]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.848 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.304 ns                                ; 252.84 MHz ( period = 3.955 ns )                    ; SYNC:C1|HPOS[6]  ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.716 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.435 ns                                ; 261.51 MHz ( period = 3.824 ns )                    ; SYNC:C1|HPOS[7]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.011 ns                  ; 3.576 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.580 ns                                ; 271.81 MHz ( period = 3.679 ns )                    ; SYNC:C1|HPOS[5]  ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.440 ns                ;
; 5.698 ns                                ; 280.82 MHz ( period = 3.561 ns )                    ; SYNC:C1|HPOS[1]  ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.021 ns                  ; 3.323 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.709 ns                                ; 281.69 MHz ( period = 3.550 ns )                    ; SYNC:C1|HPOS[4]  ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.311 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.808 ns                                ; 289.77 MHz ( period = 3.451 ns )                    ; SYNC:C1|VPOS[1]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.212 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.834 ns                                ; 291.97 MHz ( period = 3.425 ns )                    ; SYNC:C1|VPOS[4]  ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.020 ns                  ; 3.186 ns                ;
; 5.843 ns                                ; 292.74 MHz ( period = 3.416 ns )                    ; SYNC:C1|HPOS[0]  ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 9.259 ns                    ; 9.021 ns                  ; 3.178 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                  ;                                      ;                                      ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+------------------+--------------------------------------+--------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock[1]'                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From             ; To                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; clock_cycles[9]  ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.807 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; clock_cycles[9]  ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.807 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; clock_cycles[9]  ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.807 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; clock_cycles[9]  ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.807 ns                ;
; N/A                                     ; 125.16 MHz ( period = 7.990 ns )                    ; clock_cycles[12] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 125.16 MHz ( period = 7.990 ns )                    ; clock_cycles[12] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 125.16 MHz ( period = 7.990 ns )                    ; clock_cycles[12] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 125.16 MHz ( period = 7.990 ns )                    ; clock_cycles[12] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.759 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; clock_cycles[11] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; clock_cycles[11] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; clock_cycles[11] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 128.22 MHz ( period = 7.799 ns )                    ; clock_cycles[11] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 130.82 MHz ( period = 7.644 ns )                    ; clock_cycles[10] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 130.82 MHz ( period = 7.644 ns )                    ; clock_cycles[10] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 130.82 MHz ( period = 7.644 ns )                    ; clock_cycles[10] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 130.82 MHz ( period = 7.644 ns )                    ; clock_cycles[10] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 130.91 MHz ( period = 7.639 ns )                    ; clock_cycles[9]  ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; clock_cycles[14] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; clock_cycles[14] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; clock_cycles[14] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 131.54 MHz ( period = 7.602 ns )                    ; clock_cycles[14] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.371 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; clock_cycles[12] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.359 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 135.14 MHz ( period = 7.400 ns )                    ; clock_cycles[11] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.168 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; clock_cycles[17] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; clock_cycles[17] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; clock_cycles[17] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; clock_cycles[17] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; clock_cycles[16] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; clock_cycles[16] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; clock_cycles[16] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; clock_cycles[16] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.070 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; clock_cycles[10] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; clock_cycles[14] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.971 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; clock_cycles[15] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; clock_cycles[15] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; clock_cycles[15] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 140.02 MHz ( period = 7.142 ns )                    ; clock_cycles[15] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.919 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; clock_cycles[18] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; clock_cycles[18] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; clock_cycles[18] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 140.13 MHz ( period = 7.136 ns )                    ; clock_cycles[18] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.913 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.82 MHz ( period = 6.953 ns )                    ; clock_cycles[17] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; clock_cycles[19] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; clock_cycles[19] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; clock_cycles[19] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; clock_cycles[19] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; clock_cycles[16] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.670 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.30 MHz ( period = 6.743 ns )                    ; clock_cycles[15] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 148.43 MHz ( period = 6.737 ns )                    ; clock_cycles[18] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; clock_cycles[13] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; clock_cycles[13] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; clock_cycles[13] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; clock_cycles[13] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S9  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S8  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S13 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S0  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S1  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S12 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S3  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S7  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S15 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; clock_cycles[19] ; state_current.S14 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.274 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; clock_cycles[27] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; clock_cycles[27] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; clock_cycles[27] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; clock_cycles[27] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; clock_cycles[28] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; clock_cycles[28] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; clock_cycles[28] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; clock_cycles[28] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; clock_cycles[25] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; clock_cycles[25] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; clock_cycles[25] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; clock_cycles[25] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[9]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[8]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[7]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[6]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[5]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[4]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[3]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[2]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 161.76 MHz ( period = 6.182 ns )                    ; clock_cycles[9]  ; seconds[1]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; clock_cycles[26] ; state_current.S4  ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; clock_cycles[26] ; state_current.S5  ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; clock_cycles[26] ; state_current.S6  ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; clock_cycles[26] ; state_current.S10 ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[9]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[8]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[7]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[6]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[5]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[4]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[3]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[2]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; clock_cycles[12] ; seconds[1]        ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 163.64 MHz ( period = 6.111 ns )                    ; clock_cycles[13] ; state_current.S11 ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.879 ns                ;
; N/A                                     ; 163.64 MHz ( period = 6.111 ns )                    ; clock_cycles[13] ; state_current.S2  ; clock[1]   ; clock[1] ; None                        ; None                      ; 5.879 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------+-------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL:C2|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------------+--------------------------------------+--------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To               ; From Clock                           ; To Clock                             ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------+--------------------------------------+--------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.968 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.979 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.982 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.991 ns                 ;
; 0.984 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.989 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.992 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.993 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.996 ns                                ; SYNC:C1|HPOS[9]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 1.001 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.010 ns                 ;
; 1.005 ns                                ; SYNC:C1|HPOS[7]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.014 ns                 ;
; 1.026 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.035 ns                 ;
; 1.027 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.030 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.039 ns                 ;
; 1.031 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.031 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.039 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.048 ns                 ;
; 1.040 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.049 ns                 ;
; 1.040 ns                                ; SYNC:C1|HPOS[6]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.049 ns                 ;
; 1.042 ns                                ; SYNC:C1|HPOS[8]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.051 ns                 ;
; 1.043 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.052 ns                 ;
; 1.265 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.274 ns                 ;
; 1.339 ns                                ; SYNC:C1|HPOS[9]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.349 ns                 ;
; 1.400 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.411 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.420 ns                 ;
; 1.414 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.423 ns                 ;
; 1.416 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.421 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.430 ns                 ;
; 1.424 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.433 ns                 ;
; 1.424 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.433 ns                 ;
; 1.428 ns                                ; SYNC:C1|HPOS[9]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.437 ns                 ;
; 1.433 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.442 ns                 ;
; 1.459 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.468 ns                 ;
; 1.460 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.469 ns                 ;
; 1.463 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.472 ns                 ;
; 1.464 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.473 ns                 ;
; 1.464 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.473 ns                 ;
; 1.472 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.481 ns                 ;
; 1.473 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.482 ns                 ;
; 1.473 ns                                ; SYNC:C1|HPOS[6]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.482 ns                 ;
; 1.475 ns                                ; SYNC:C1|HPOS[8]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.484 ns                 ;
; 1.480 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.489 ns                 ;
; 1.489 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.499 ns                 ;
; 1.491 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.500 ns                 ;
; 1.494 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.503 ns                 ;
; 1.496 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.505 ns                 ;
; 1.501 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.510 ns                 ;
; 1.504 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.513 ns                 ;
; 1.504 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.513 ns                 ;
; 1.513 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.522 ns                 ;
; 1.526 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.535 ns                 ;
; 1.528 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.531 ns                                ; SYNC:C1|HPOS[6]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.541 ns                 ;
; 1.538 ns                                ; SYNC:C1|HPOS[7]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.547 ns                 ;
; 1.539 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.548 ns                 ;
; 1.543 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.552 ns                 ;
; 1.544 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.553 ns                 ;
; 1.552 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.561 ns                 ;
; 1.553 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.562 ns                 ;
; 1.555 ns                                ; SYNC:C1|HPOS[8]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.564 ns                 ;
; 1.560 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.568 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.571 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.580 ns                 ;
; 1.574 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.583 ns                 ;
; 1.581 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.590 ns                 ;
; 1.584 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.593 ns                 ;
; 1.584 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.593 ns                 ;
; 1.593 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.602 ns                 ;
; 1.606 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.615 ns                 ;
; 1.618 ns                                ; SYNC:C1|HPOS[7]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.627 ns                 ;
; 1.619 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.628 ns                 ;
; 1.623 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.632 ns                 ;
; 1.632 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.641 ns                 ;
; 1.638 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.647 ns                 ;
; 1.640 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; SYNC:C1|HPOS[6]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.656 ns                 ;
; 1.651 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.660 ns                 ;
; 1.654 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.663 ns                 ;
; 1.660 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.669 ns                 ;
; 1.661 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.670 ns                 ;
; 1.664 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.673 ns                 ;
; 1.686 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.695 ns                 ;
; 1.698 ns                                ; SYNC:C1|HPOS[7]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.707 ns                 ;
; 1.703 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.703 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.713 ns                 ;
; 1.703 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.712 ns                 ;
; 1.712 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.721 ns                 ;
; 1.718 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.727 ns                 ;
; 1.718 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.727 ns                 ;
; 1.720 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.729 ns                 ;
; 1.727 ns                                ; SYNC:C1|HPOS[6]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.736 ns                 ;
; 1.727 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.736 ns                 ;
; 1.731 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.740 ns                 ;
; 1.733 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.742 ns                 ;
; 1.734 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.743 ns                 ;
; 1.741 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.750 ns                 ;
; 1.744 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.753 ns                 ;
; 1.758 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.767 ns                 ;
; 1.766 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.775 ns                 ;
; 1.767 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.776 ns                 ;
; 1.769 ns                                ; SYNC:C1|HPOS[7]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.779 ns                 ;
; 1.798 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.807 ns                 ;
; 1.798 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.807 ns                 ;
; 1.800 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.809 ns                 ;
; 1.807 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.816 ns                 ;
; 1.807 ns                                ; SYNC:C1|HPOS[6]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.816 ns                 ;
; 1.811 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.820 ns                 ;
; 1.814 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.823 ns                 ;
; 1.827 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.836 ns                 ;
; 1.837 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.847 ns                 ;
; 1.838 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.847 ns                 ;
; 1.847 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.856 ns                 ;
; 1.871 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.880 ns                 ;
; 1.877 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.886 ns                 ;
; 1.878 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.887 ns                 ;
; 1.878 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.887 ns                 ;
; 1.880 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.889 ns                 ;
; 1.886 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.895 ns                 ;
; 1.887 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.896 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.900 ns                                ; SYNC:C1|HPOS[10]                                    ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.909 ns                 ;
; 1.915 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.924 ns                 ;
; 1.918 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.927 ns                 ;
; 1.918 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.927 ns                 ;
; 1.920 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.929 ns                 ;
; 1.927 ns                                ; SYNC:C1|HPOS[4]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.936 ns                 ;
; 1.957 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.966 ns                 ;
; 1.958 ns                                ; SYNC:C1|VPOS[4]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.967 ns                 ;
; 1.966 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.975 ns                 ;
; 1.985 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.994 ns                 ;
; 1.988 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.997 ns                 ;
; 1.988 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.997 ns                 ;
; 1.995 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.004 ns                 ;
; 1.998 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.007 ns                 ;
; 1.998 ns                                ; SYNC:C1|VPOS[3]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.007 ns                 ;
; 2.037 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.046 ns                 ;
; 2.046 ns                                ; SYNC:C1|HPOS[3]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.055 ns                 ;
; 2.054 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.063 ns                 ;
; 2.065 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.074 ns                 ;
; 2.067 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.076 ns                 ;
; 2.068 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.077 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.069 ns                                ; SYNC:C1|VPOS[9]                                     ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.078 ns                 ;
; 2.075 ns                                ; SYNC:C1|HPOS[2]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.084 ns                 ;
; 2.078 ns                                ; SYNC:C1|VPOS[5]                                     ; SYNC:C1|VSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.087 ns                 ;
; 2.078 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.087 ns                 ;
; 2.097 ns                                ; SYNC:C1|HPOS[5]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.107 ns                 ;
; 2.117 ns                                ; SYNC:C1|VPOS[2]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.126 ns                 ;
; 2.134 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.143 ns                 ;
; 2.145 ns                                ; SYNC:C1|HPOS[1]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.154 ns                 ;
; 2.148 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.157 ns                 ;
; 2.158 ns                                ; SYNC:C1|VPOS[1]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.167 ns                 ;
; 2.214 ns                                ; SYNC:C1|HPOS[0]                                     ; SYNC:C1|HPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.223 ns                 ;
; 2.228 ns                                ; SYNC:C1|VPOS[0]                                     ; SYNC:C1|VPOS[10] ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.237 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.276 ns                                ; SYNC:C1|VPOS[8]                                     ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.285 ns                 ;
; 2.309 ns                                ; SYNC:C1|HPOS[8]                                     ; SYNC:C1|HSYNC    ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.319 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[7]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[9]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[8]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.579 ns                                ; SYNC:C1|VPOS[10]                                    ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.588 ns                 ;
; 2.601 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.610 ns                 ;
; 2.601 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.610 ns                 ;
; 2.601 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.610 ns                 ;
; 2.601 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.610 ns                 ;
; 2.601 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.610 ns                 ;
; 2.601 ns                                ; SYNC:C1|VPOS[6]                                     ; SYNC:C1|VPOS[0]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.610 ns                 ;
; 2.633 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[3]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; 2.633 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[2]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; 2.633 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[1]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; 2.633 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[4]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; 2.633 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[5]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; 2.633 ns                                ; SYNC:C1|VPOS[7]                                     ; SYNC:C1|VPOS[6]  ; PLL:C2|altpll:altpll_component|_clk0 ; PLL:C2|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.642 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                  ;                                      ;                                      ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+------------------+--------------------------------------+--------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+--------+-------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                ; To Clock ;
+-------+--------------+------------+--------+-------------------+----------+
; N/A   ; None         ; 5.631 ns   ; enable ; state_current.S4  ; clock[1] ;
; N/A   ; None         ; 5.631 ns   ; enable ; state_current.S5  ; clock[1] ;
; N/A   ; None         ; 5.631 ns   ; enable ; state_current.S6  ; clock[1] ;
; N/A   ; None         ; 5.631 ns   ; enable ; state_current.S10 ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S9  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S8  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S13 ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S0  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S1  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S12 ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S3  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S7  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S15 ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S11 ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S2  ; clock[1] ;
; N/A   ; None         ; 5.232 ns   ; enable ; state_current.S14 ; clock[1] ;
; N/A   ; None         ; 4.388 ns   ; reset  ; state_current.S4  ; clock[1] ;
; N/A   ; None         ; 4.388 ns   ; reset  ; state_current.S5  ; clock[1] ;
; N/A   ; None         ; 4.388 ns   ; reset  ; state_current.S6  ; clock[1] ;
; N/A   ; None         ; 4.388 ns   ; reset  ; state_current.S10 ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S9  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S8  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S13 ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S0  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S1  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S12 ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S3  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S7  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S15 ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S11 ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S2  ; clock[1] ;
; N/A   ; None         ; 3.989 ns   ; reset  ; state_current.S14 ; clock[1] ;
+-------+--------------+------------+--------+-------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From              ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------+---------+------------+
; N/A                                     ; None                                                ; 44.172 ns  ; seconds[7]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 44.099 ns  ; seconds[8]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 43.993 ns  ; seconds[9]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 43.169 ns  ; seconds[7]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 43.096 ns  ; seconds[8]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.990 ns  ; seconds[9]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.545 ns  ; seconds[7]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.502 ns  ; seconds[7]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.501 ns  ; seconds[7]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.472 ns  ; seconds[8]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.436 ns  ; seconds[8]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.429 ns  ; seconds[8]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.399 ns  ; seconds[6]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.388 ns  ; seconds[7]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.372 ns  ; seconds[7]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.366 ns  ; seconds[9]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.323 ns  ; seconds[9]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.323 ns  ; seconds[8]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.307 ns  ; seconds[8]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.304 ns  ; seconds[9]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.191 ns  ; seconds[9]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 42.175 ns  ; seconds[9]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.980 ns  ; seconds[7]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.907 ns  ; seconds[8]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.902 ns  ; seconds[7]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.837 ns  ; seconds[8]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.801 ns  ; seconds[9]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.705 ns  ; seconds[9]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.396 ns  ; seconds[6]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.287 ns  ; seconds[7]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.245 ns  ; seconds[7]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.222 ns  ; seconds[8]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.180 ns  ; seconds[8]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.122 ns  ; seconds[7]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.090 ns  ; seconds[9]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.049 ns  ; seconds[8]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 41.048 ns  ; seconds[9]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.943 ns  ; seconds[9]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.905 ns  ; seconds[7]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.832 ns  ; seconds[8]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.772 ns  ; seconds[6]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.735 ns  ; seconds[6]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.729 ns  ; seconds[6]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.726 ns  ; seconds[9]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.622 ns  ; seconds[6]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.606 ns  ; seconds[6]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.207 ns  ; seconds[6]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.172 ns  ; seconds[7]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.136 ns  ; seconds[6]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 40.107 ns  ; seconds[8]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 39.975 ns  ; seconds[9]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 39.521 ns  ; seconds[6]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 39.479 ns  ; seconds[6]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 39.349 ns  ; seconds[6]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 39.132 ns  ; seconds[6]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 38.846 ns  ; seconds[5]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 38.406 ns  ; seconds[6]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 37.843 ns  ; seconds[5]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 37.219 ns  ; seconds[5]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 37.176 ns  ; seconds[5]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 37.070 ns  ; seconds[5]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 36.957 ns  ; seconds[5]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 36.941 ns  ; seconds[5]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 36.654 ns  ; seconds[5]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 36.471 ns  ; seconds[5]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 35.856 ns  ; seconds[5]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 35.814 ns  ; seconds[5]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 35.796 ns  ; seconds[5]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 35.647 ns  ; seconds[4]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 35.579 ns  ; seconds[5]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 34.741 ns  ; seconds[5]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 34.644 ns  ; seconds[4]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 34.234 ns  ; seconds[4]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 34.121 ns  ; seconds[4]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 34.105 ns  ; seconds[4]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 34.020 ns  ; seconds[4]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 33.977 ns  ; seconds[4]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 33.635 ns  ; seconds[4]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 33.455 ns  ; seconds[4]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 33.263 ns  ; seconds[3]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 33.020 ns  ; seconds[4]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 32.978 ns  ; seconds[4]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 32.597 ns  ; seconds[4]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 32.380 ns  ; seconds[4]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 32.260 ns  ; seconds[3]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 31.905 ns  ; seconds[4]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 31.636 ns  ; seconds[3]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 31.593 ns  ; seconds[3]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 31.071 ns  ; seconds[3]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 30.213 ns  ; seconds[3]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 30.099 ns  ; seconds[3]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 29.996 ns  ; seconds[3]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 29.986 ns  ; seconds[3]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 29.970 ns  ; seconds[3]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 29.500 ns  ; seconds[3]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 28.885 ns  ; seconds[3]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 28.843 ns  ; seconds[3]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 28.134 ns  ; seconds[2]        ; SEG3[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.851 ns  ; state_current.S3  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.770 ns  ; seconds[3]        ; SEG2[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.677 ns  ; state_current.S1  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.626 ns  ; state_current.S2  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.411 ns  ; state_current.S0  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.386 ns  ; state_current.S6  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.354 ns  ; state_current.S8  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.236 ns  ; state_current.S7  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.228 ns  ; state_current.S3  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.131 ns  ; seconds[2]        ; SEG3[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.125 ns  ; state_current.S5  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.081 ns  ; state_current.S13 ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.079 ns  ; state_current.S4  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.054 ns  ; state_current.S1  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 27.003 ns  ; state_current.S2  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.971 ns  ; state_current.S10 ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.966 ns  ; state_current.S12 ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.852 ns  ; state_current.S9  ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.788 ns  ; state_current.S0  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.763 ns  ; state_current.S6  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.731 ns  ; state_current.S8  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.679 ns  ; state_current.S11 ; SEG0[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.613 ns  ; state_current.S7  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.507 ns  ; seconds[2]        ; SEG3[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.502 ns  ; state_current.S5  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.464 ns  ; seconds[2]        ; SEG3[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.458 ns  ; state_current.S13 ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.456 ns  ; state_current.S4  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.375 ns  ; state_current.S3  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.348 ns  ; state_current.S10 ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.343 ns  ; state_current.S12 ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.229 ns  ; state_current.S9  ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.201 ns  ; state_current.S1  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.150 ns  ; state_current.S2  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.056 ns  ; state_current.S11 ; SEG0[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 26.010 ns  ; seconds[2]        ; SEG2[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.966 ns  ; state_current.S3  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.942 ns  ; seconds[2]        ; SEG3[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.935 ns  ; state_current.S0  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.910 ns  ; state_current.S6  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.897 ns  ; seconds[2]        ; SEG2[6] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.881 ns  ; seconds[2]        ; SEG2[2] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.878 ns  ; state_current.S8  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.792 ns  ; state_current.S1  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.760 ns  ; state_current.S7  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.741 ns  ; state_current.S2  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.649 ns  ; state_current.S5  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.605 ns  ; state_current.S13 ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.603 ns  ; state_current.S4  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.526 ns  ; state_current.S0  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.501 ns  ; state_current.S6  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.495 ns  ; state_current.S10 ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.490 ns  ; state_current.S12 ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.469 ns  ; state_current.S8  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.418 ns  ; state_current.S3  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.411 ns  ; seconds[2]        ; SEG2[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.392 ns  ; state_current.S3  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.376 ns  ; state_current.S9  ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.351 ns  ; state_current.S7  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.244 ns  ; state_current.S1  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.240 ns  ; state_current.S5  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.218 ns  ; state_current.S1  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.203 ns  ; state_current.S11 ; SEG0[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.196 ns  ; state_current.S13 ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.194 ns  ; state_current.S4  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.193 ns  ; state_current.S2  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.167 ns  ; state_current.S2  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.086 ns  ; state_current.S10 ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.084 ns  ; seconds[2]        ; SEG3[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 25.081 ns  ; state_current.S12 ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.978 ns  ; state_current.S0  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.967 ns  ; state_current.S9  ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.953 ns  ; state_current.S6  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.952 ns  ; state_current.S0  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.927 ns  ; state_current.S6  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.921 ns  ; state_current.S8  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.895 ns  ; state_current.S8  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.867 ns  ; seconds[2]        ; SEG3[3] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.803 ns  ; state_current.S7  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.796 ns  ; seconds[2]        ; SEG2[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.794 ns  ; state_current.S11 ; SEG0[0] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.777 ns  ; state_current.S7  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.770 ns  ; state_current.S3  ; SEG0[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.754 ns  ; seconds[2]        ; SEG2[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.692 ns  ; state_current.S5  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.666 ns  ; state_current.S5  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.648 ns  ; state_current.S13 ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.646 ns  ; state_current.S4  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.622 ns  ; state_current.S13 ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.620 ns  ; state_current.S4  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.596 ns  ; state_current.S1  ; SEG0[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.545 ns  ; state_current.S2  ; SEG0[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.538 ns  ; state_current.S10 ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.533 ns  ; state_current.S12 ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.512 ns  ; state_current.S10 ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.507 ns  ; state_current.S12 ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.419 ns  ; state_current.S9  ; SEG0[5] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.393 ns  ; state_current.S9  ; SEG0[1] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.330 ns  ; state_current.S0  ; SEG0[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.305 ns  ; state_current.S6  ; SEG0[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.273 ns  ; state_current.S8  ; SEG0[4] ; clock[1]   ;
; N/A                                     ; None                                                ; 24.246 ns  ; state_current.S11 ; SEG0[5] ; clock[1]   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                   ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------+---------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+---------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To          ;
+-------+-------------------+-----------------+---------+-------------+
; N/A   ; None              ; 15.204 ns       ; display ; SEG3[2]     ;
; N/A   ; None              ; 12.976 ns       ; display ; SEG3[4]     ;
; N/A   ; None              ; 11.519 ns       ; display ; SEG3[1]     ;
; N/A   ; None              ; 11.500 ns       ; display ; SEG2[2]     ;
; N/A   ; None              ; 11.293 ns       ; display ; SEG3[0]     ;
; N/A   ; None              ; 11.283 ns       ; display ; SEG2[1]     ;
; N/A   ; None              ; 11.122 ns       ; display ; SEG3[5]     ;
; N/A   ; None              ; 11.038 ns       ; display ; SEG2[6]     ;
; N/A   ; None              ; 10.930 ns       ; display ; SEG0[4]     ;
; N/A   ; None              ; 10.864 ns       ; display ; SEG0[1]     ;
; N/A   ; None              ; 10.810 ns       ; display ; SEG2[4]     ;
; N/A   ; None              ; 10.621 ns       ; display ; SEG2[0]     ;
; N/A   ; None              ; 10.419 ns       ; display ; SEG3[6]     ;
; N/A   ; None              ; 10.330 ns       ; display ; SEG2[3]     ;
; N/A   ; None              ; 10.177 ns       ; display ; SEG0[2]     ;
; N/A   ; None              ; 10.041 ns       ; display ; SEG1[6]     ;
; N/A   ; None              ; 9.933 ns        ; display ; SEG0[6]     ;
; N/A   ; None              ; 9.812 ns        ; display ; SEG1[4]     ;
; N/A   ; None              ; 9.757 ns        ; display ; SEG3[3]     ;
; N/A   ; None              ; 9.730 ns        ; display ; SEG2[5]     ;
; N/A   ; None              ; 9.559 ns        ; display ; SEG0[0]     ;
; N/A   ; None              ; 9.517 ns        ; display ; SEG0[3]     ;
; N/A   ; None              ; 9.496 ns        ; display ; SEG1[5]     ;
; N/A   ; None              ; 8.952 ns        ; display ; SEG1[2]     ;
; N/A   ; None              ; 8.640 ns        ; display ; SEG1[0]     ;
; N/A   ; None              ; 8.564 ns        ; display ; SEG0[5]     ;
; N/A   ; None              ; 8.374 ns        ; display ; SEG1[1]     ;
; N/A   ; None              ; 8.096 ns        ; display ; SEG1[3]     ;
; N/A   ; None              ; 6.895 ns        ; enable  ; LED_en      ;
; N/A   ; None              ; 6.608 ns        ; display ; LED_display ;
; N/A   ; None              ; 5.022 ns        ; reset   ; LED_rst     ;
+-------+-------------------+-----------------+---------+-------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+--------+-------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                ; To Clock ;
+---------------+-------------+-----------+--------+-------------------+----------+
; N/A           ; None        ; 0.566 ns  ; reset  ; state_current.S5  ; clock[1] ;
; N/A           ; None        ; 0.565 ns  ; reset  ; state_current.S10 ; clock[1] ;
; N/A           ; None        ; 0.563 ns  ; reset  ; state_current.S4  ; clock[1] ;
; N/A           ; None        ; 0.562 ns  ; reset  ; state_current.S6  ; clock[1] ;
; N/A           ; None        ; 0.446 ns  ; reset  ; state_current.S14 ; clock[1] ;
; N/A           ; None        ; 0.445 ns  ; reset  ; state_current.S2  ; clock[1] ;
; N/A           ; None        ; 0.444 ns  ; reset  ; state_current.S8  ; clock[1] ;
; N/A           ; None        ; 0.444 ns  ; reset  ; state_current.S13 ; clock[1] ;
; N/A           ; None        ; 0.444 ns  ; reset  ; state_current.S3  ; clock[1] ;
; N/A           ; None        ; 0.444 ns  ; reset  ; state_current.S7  ; clock[1] ;
; N/A           ; None        ; 0.444 ns  ; reset  ; state_current.S15 ; clock[1] ;
; N/A           ; None        ; 0.442 ns  ; reset  ; state_current.S9  ; clock[1] ;
; N/A           ; None        ; 0.442 ns  ; reset  ; state_current.S0  ; clock[1] ;
; N/A           ; None        ; 0.442 ns  ; reset  ; state_current.S11 ; clock[1] ;
; N/A           ; None        ; 0.441 ns  ; reset  ; state_current.S1  ; clock[1] ;
; N/A           ; None        ; 0.441 ns  ; reset  ; state_current.S12 ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S9  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S8  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S13 ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S0  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S1  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S12 ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S3  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S7  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S15 ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S11 ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S2  ; clock[1] ;
; N/A           ; None        ; -4.984 ns ; enable ; state_current.S14 ; clock[1] ;
; N/A           ; None        ; -5.383 ns ; enable ; state_current.S4  ; clock[1] ;
; N/A           ; None        ; -5.383 ns ; enable ; state_current.S5  ; clock[1] ;
; N/A           ; None        ; -5.383 ns ; enable ; state_current.S6  ; clock[1] ;
; N/A           ; None        ; -5.383 ns ; enable ; state_current.S10 ; clock[1] ;
+---------------+-------------+-----------+--------+-------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 03 15:17:33 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FiniteStateMachine -c FiniteStateMachine --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock[1]" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.692 ns for clock "PLL:C2|altpll:altpll_component|_clk0" between source register "SYNC:C1|HPOS[1]" and destination register "SYNC:C1|R[0]"
    Info: Fmax is 132.15 MHz (period= 7.567 ns)
    Info: + Largest register to register requirement is 9.015 ns
        Info: + Setup relationship between source and destination is 9.259 ns
            Info: + Latch edge is 6.836 ns
                Info: Clock period of Destination clock "PLL:C2|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.423 ns
                Info: Clock period of Source clock "PLL:C2|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "PLL:C2|altpll:altpll_component|_clk0" to destination register is 2.498 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.498 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 4; REG Node = 'SYNC:C1|R[0]'
                Info: Total cell delay = 0.602 ns ( 24.10 % )
                Info: Total interconnect delay = 1.896 ns ( 75.90 % )
            Info: - Longest clock path from clock "PLL:C2|altpll:altpll_component|_clk0" to source register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N3; Fanout = 3; REG Node = 'SYNC:C1|HPOS[1]'
                Info: Total cell delay = 0.602 ns ( 24.05 % )
                Info: Total interconnect delay = 1.901 ns ( 75.95 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 7.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N3; Fanout = 3; REG Node = 'SYNC:C1|HPOS[1]'
        Info: 2: + IC(0.626 ns) + CELL(0.455 ns) = 1.081 ns; Loc. = LCCOMB_X30_Y17_N0; Fanout = 3; COMB Node = 'SYNC:C1|process_0~2'
        Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.553 ns; Loc. = LCCOMB_X30_Y17_N12; Fanout = 4; COMB Node = 'SYNC:C1|LessThan8~0'
        Info: 4: + IC(0.328 ns) + CELL(0.544 ns) = 2.425 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 1; COMB Node = 'SYNC:C1|process_0~19'
        Info: 5: + IC(0.319 ns) + CELL(0.545 ns) = 3.289 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 5; COMB Node = 'SYNC:C1|process_0~20'
        Info: 6: + IC(1.182 ns) + CELL(0.322 ns) = 4.793 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 1; COMB Node = 'SYNC:C1|R~5'
        Info: 7: + IC(0.788 ns) + CELL(0.545 ns) = 6.126 ns; Loc. = LCCOMB_X30_Y18_N28; Fanout = 1; COMB Node = 'SYNC:C1|R~6'
        Info: 8: + IC(0.299 ns) + CELL(0.178 ns) = 6.603 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'SYNC:C1|R~7'
        Info: 9: + IC(0.302 ns) + CELL(0.322 ns) = 7.227 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 1; COMB Node = 'SYNC:C1|R~16'
        Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.323 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 4; REG Node = 'SYNC:C1|R[0]'
        Info: Total cell delay = 3.185 ns ( 43.49 % )
        Info: Total interconnect delay = 4.138 ns ( 56.51 % )
Info: No valid register-to-register data paths exist for clock "clock[0]"
Info: Clock "clock[1]" has Internal fmax of 124.41 MHz between source register "clock_cycles[9]" and destination register "state_current.S4" (period= 8.038 ns)
    Info: + Longest register to register delay is 7.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N21; Fanout = 3; REG Node = 'clock_cycles[9]'
        Info: 2: + IC(0.395 ns) + CELL(0.545 ns) = 0.940 ns; Loc. = LCCOMB_X47_Y8_N0; Fanout = 1; COMB Node = 'LessThan0~7'
        Info: 3: + IC(1.148 ns) + CELL(0.545 ns) = 2.633 ns; Loc. = LCCOMB_X46_Y7_N12; Fanout = 1; COMB Node = 'LessThan0~8'
        Info: 4: + IC(0.314 ns) + CELL(0.542 ns) = 3.489 ns; Loc. = LCCOMB_X46_Y7_N22; Fanout = 3; COMB Node = 'LessThan0~9'
        Info: 5: + IC(0.297 ns) + CELL(0.516 ns) = 4.302 ns; Loc. = LCCOMB_X46_Y7_N24; Fanout = 16; COMB Node = 'state_current~20'
        Info: 6: + IC(2.747 ns) + CELL(0.758 ns) = 7.807 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'
        Info: Total cell delay = 2.906 ns ( 37.22 % )
        Info: Total interconnect delay = 4.901 ns ( 62.78 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "clock[1]" to destination register is 2.849 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock[1]'
            Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock[1]~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'
            Info: Total cell delay = 1.628 ns ( 57.14 % )
            Info: Total interconnect delay = 1.221 ns ( 42.86 % )
        Info: - Longest clock path from clock "clock[1]" to source register is 2.841 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock[1]'
            Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock[1]~clkctrl'
            Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X47_Y8_N21; Fanout = 3; REG Node = 'clock_cycles[9]'
            Info: Total cell delay = 1.628 ns ( 57.30 % )
            Info: Total interconnect delay = 1.213 ns ( 42.70 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Minimum slack time is 968 ps for clock "PLL:C2|altpll:altpll_component|_clk0" between source register "SYNC:C1|HPOS[0]" and destination register "SYNC:C1|HPOS[0]"
    Info: + Shortest register to register delay is 0.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1|HPOS[0]'
        Info: 2: + IC(0.360 ns) + CELL(0.521 ns) = 0.881 ns; Loc. = LCCOMB_X31_Y17_N0; Fanout = 1; COMB Node = 'SYNC:C1|HPOS[0]~11'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.977 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1|HPOS[0]'
        Info: Total cell delay = 0.617 ns ( 63.15 % )
        Info: Total interconnect delay = 0.360 ns ( 36.85 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.423 ns
                Info: Clock period of Destination clock "PLL:C2|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.423 ns
                Info: Clock period of Source clock "PLL:C2|altpll:altpll_component|_clk0" is 9.259 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL:C2|altpll:altpll_component|_clk0" to destination register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1|HPOS[0]'
                Info: Total cell delay = 0.602 ns ( 24.05 % )
                Info: Total interconnect delay = 1.901 ns ( 75.95 % )
            Info: - Shortest clock path from clock "PLL:C2|altpll:altpll_component|_clk0" to source register is 2.503 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'PLL:C2|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 27; COMB Node = 'PLL:C2|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.983 ns) + CELL(0.602 ns) = 2.503 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'SYNC:C1|HPOS[0]'
                Info: Total cell delay = 0.602 ns ( 24.05 % )
                Info: Total interconnect delay = 1.901 ns ( 75.95 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "state_current.S4" (data pin = "enable", clock pin = "clock[1]") is 5.631 ns
    Info: + Longest pin to register delay is 8.518 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 2; PIN Node = 'enable'
        Info: 2: + IC(2.540 ns) + CELL(0.458 ns) = 4.024 ns; Loc. = LCCOMB_X46_Y7_N18; Fanout = 1; COMB Node = 'state_current~19'
        Info: 3: + IC(0.534 ns) + CELL(0.455 ns) = 5.013 ns; Loc. = LCCOMB_X46_Y7_N24; Fanout = 16; COMB Node = 'state_current~20'
        Info: 4: + IC(2.747 ns) + CELL(0.758 ns) = 8.518 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'
        Info: Total cell delay = 2.697 ns ( 31.66 % )
        Info: Total interconnect delay = 5.821 ns ( 68.34 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock[1]" to destination register is 2.849 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock[1]'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock[1]~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X29_Y14_N19; Fanout = 9; REG Node = 'state_current.S4'
        Info: Total cell delay = 1.628 ns ( 57.14 % )
        Info: Total interconnect delay = 1.221 ns ( 42.86 % )
Info: tco from clock "clock[1]" to destination pin "SEG3[2]" through register "seconds[7]" is 44.172 ns
    Info: + Longest clock path from clock "clock[1]" to source register is 2.841 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock[1]'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock[1]~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X46_Y8_N21; Fanout = 11; REG Node = 'seconds[7]'
        Info: Total cell delay = 1.628 ns ( 57.30 % )
        Info: Total interconnect delay = 1.213 ns ( 42.70 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 41.054 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y8_N21; Fanout = 11; REG Node = 'seconds[7]'
        Info: 2: + IC(1.226 ns) + CELL(0.495 ns) = 1.721 ns; Loc. = LCCOMB_X44_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.801 ns; Loc. = LCCOMB_X44_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.881 ns; Loc. = LCCOMB_X44_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 2.339 ns; Loc. = LCCOMB_X44_Y9_N14; Fanout = 14; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6'
        Info: 6: + IC(0.890 ns) + CELL(0.521 ns) = 3.750 ns; Loc. = LCCOMB_X40_Y9_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[15]~62'
        Info: 7: + IC(0.837 ns) + CELL(0.517 ns) = 5.104 ns; Loc. = LCCOMB_X44_Y9_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[1]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.184 ns; Loc. = LCCOMB_X44_Y9_N20; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.264 ns; Loc. = LCCOMB_X44_Y9_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.344 ns; Loc. = LCCOMB_X44_Y9_N24; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 5.802 ns; Loc. = LCCOMB_X44_Y9_N26; Fanout = 14; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8'
        Info: 12: + IC(0.624 ns) + CELL(0.178 ns) = 6.604 ns; Loc. = LCCOMB_X45_Y9_N26; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~68'
        Info: 13: + IC(0.534 ns) + CELL(0.517 ns) = 7.655 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.735 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.815 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5'
        Info: 16: + IC(0.000 ns) + CELL(0.174 ns) = 7.989 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 8.447 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 14; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8'
        Info: 18: + IC(0.942 ns) + CELL(0.319 ns) = 9.708 ns; Loc. = LCCOMB_X45_Y10_N30; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[25]~74'
        Info: 19: + IC(0.485 ns) + CELL(0.517 ns) = 10.710 ns; Loc. = LCCOMB_X45_Y10_N16; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[1]~1'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.790 ns; Loc. = LCCOMB_X45_Y10_N18; Fanout = 2; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[2]~3'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.870 ns; Loc. = LCCOMB_X45_Y10_N20; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.950 ns; Loc. = LCCOMB_X45_Y10_N22; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 11.408 ns; Loc. = LCCOMB_X45_Y10_N24; Fanout = 13; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8'
        Info: 24: + IC(0.379 ns) + CELL(0.544 ns) = 12.331 ns; Loc. = LCCOMB_X45_Y10_N12; Fanout = 3; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[32]~101'
        Info: 25: + IC(1.177 ns) + CELL(0.517 ns) = 14.025 ns; Loc. = LCCOMB_X45_Y13_N26; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 14.105 ns; Loc. = LCCOMB_X45_Y13_N28; Fanout = 1; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7'
        Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 14.563 ns; Loc. = LCCOMB_X45_Y13_N30; Fanout = 13; COMB Node = 'lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8'
        Info: 28: + IC(1.199 ns) + CELL(0.177 ns) = 15.939 ns; Loc. = LCCOMB_X45_Y11_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_7_result_int[0]~16'
        Info: 29: + IC(0.307 ns) + CELL(0.322 ns) = 16.568 ns; Loc. = LCCOMB_X45_Y11_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[70]~81'
        Info: 30: + IC(0.881 ns) + CELL(0.517 ns) = 17.966 ns; Loc. = LCCOMB_X45_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[1]~1'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 18.046 ns; Loc. = LCCOMB_X45_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[2]~3'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 18.126 ns; Loc. = LCCOMB_X45_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[3]~5'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 18.206 ns; Loc. = LCCOMB_X45_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[4]~7'
        Info: 34: + IC(0.000 ns) + CELL(0.174 ns) = 18.380 ns; Loc. = LCCOMB_X45_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[5]~9'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 18.460 ns; Loc. = LCCOMB_X45_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[6]~11'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 18.540 ns; Loc. = LCCOMB_X45_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[7]~13'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 18.620 ns; Loc. = LCCOMB_X45_Y12_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[8]~15'
        Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 19.078 ns; Loc. = LCCOMB_X45_Y12_N22; Fanout = 20; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_8_result_int[9]~16'
        Info: 39: + IC(0.930 ns) + CELL(0.521 ns) = 20.529 ns; Loc. = LCCOMB_X45_Y11_N30; Fanout = 3; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|StageOut[81]~116'
        Info: 40: + IC(1.606 ns) + CELL(0.517 ns) = 22.652 ns; Loc. = LCCOMB_X44_Y12_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[2]~5'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 22.732 ns; Loc. = LCCOMB_X44_Y12_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[3]~7'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 22.812 ns; Loc. = LCCOMB_X44_Y12_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[4]~9'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 22.892 ns; Loc. = LCCOMB_X44_Y12_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[5]~11'
        Info: 44: + IC(0.000 ns) + CELL(0.174 ns) = 23.066 ns; Loc. = LCCOMB_X44_Y12_N14; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[6]~13'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 23.146 ns; Loc. = LCCOMB_X44_Y12_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[7]~15'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 23.226 ns; Loc. = LCCOMB_X44_Y12_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[8]~17'
        Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 23.684 ns; Loc. = LCCOMB_X44_Y12_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0|lpm_divide_q7m:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~18'
        Info: 48: + IC(1.588 ns) + CELL(0.507 ns) = 25.779 ns; Loc. = LCCOMB_X43_Y12_N4; Fanout = 2; COMB Node = 'Equal94~0'
        Info: 49: + IC(0.322 ns) + CELL(0.322 ns) = 26.423 ns; Loc. = LCCOMB_X43_Y12_N24; Fanout = 6; COMB Node = 'Equal103~2'
        Info: 50: + IC(0.984 ns) + CELL(0.542 ns) = 27.949 ns; Loc. = LCCOMB_X43_Y14_N16; Fanout = 4; COMB Node = 'Equal84~2'
        Info: 51: + IC(0.572 ns) + CELL(0.521 ns) = 29.042 ns; Loc. = LCCOMB_X44_Y14_N10; Fanout = 2; COMB Node = 'WideOr72~6'
        Info: 52: + IC(0.297 ns) + CELL(0.178 ns) = 29.517 ns; Loc. = LCCOMB_X44_Y14_N2; Fanout = 1; COMB Node = 'WideNor4~2'
        Info: 53: + IC(0.291 ns) + CELL(0.477 ns) = 30.285 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 4; COMB Node = 'WideNor4~3'
        Info: 54: + IC(0.828 ns) + CELL(0.322 ns) = 31.435 ns; Loc. = LCCOMB_X42_Y14_N16; Fanout = 1; COMB Node = 'temp3~15'
        Info: 55: + IC(0.782 ns) + CELL(0.521 ns) = 32.738 ns; Loc. = LCCOMB_X44_Y14_N24; Fanout = 1; COMB Node = 'temp3~21'
        Info: 56: + IC(5.301 ns) + CELL(3.015 ns) = 41.054 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'SEG3[2]'
        Info: Total cell delay = 18.072 ns ( 44.02 % )
        Info: Total interconnect delay = 22.982 ns ( 55.98 % )
Info: Longest tpd from source pin "display" to destination pin "SEG3[2]" is 15.204 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 43; PIN Node = 'display'
    Info: 2: + IC(2.505 ns) + CELL(0.422 ns) = 3.953 ns; Loc. = LCCOMB_X43_Y12_N20; Fanout = 1; COMB Node = 'temp3~17'
    Info: 3: + IC(0.330 ns) + CELL(0.545 ns) = 4.828 ns; Loc. = LCCOMB_X43_Y12_N30; Fanout = 1; COMB Node = 'temp3~19'
    Info: 4: + IC(0.930 ns) + CELL(0.545 ns) = 6.303 ns; Loc. = LCCOMB_X44_Y14_N14; Fanout = 1; COMB Node = 'temp3~20'
    Info: 5: + IC(0.307 ns) + CELL(0.278 ns) = 6.888 ns; Loc. = LCCOMB_X44_Y14_N24; Fanout = 1; COMB Node = 'temp3~21'
    Info: 6: + IC(5.301 ns) + CELL(3.015 ns) = 15.204 ns; Loc. = PIN_D6; Fanout = 0; PIN Node = 'SEG3[2]'
    Info: Total cell delay = 5.831 ns ( 38.35 % )
    Info: Total interconnect delay = 9.373 ns ( 61.65 % )
Info: th for register "state_current.S5" (data pin = "reset", clock pin = "clock[1]") is 0.566 ns
    Info: + Longest clock path from clock "clock[1]" to destination register is 2.849 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock[1]'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 56; COMB Node = 'clock[1]~clkctrl'
        Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 17; REG Node = 'state_current.S5'
        Info: Total cell delay = 1.628 ns ( 57.14 % )
        Info: Total interconnect delay = 1.221 ns ( 42.86 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.569 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 18; PIN Node = 'reset'
        Info: 2: + IC(1.270 ns) + CELL(0.177 ns) = 2.473 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 1; COMB Node = 'state_current~32'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.569 ns; Loc. = LCFF_X29_Y14_N31; Fanout = 17; REG Node = 'state_current.S5'
        Info: Total cell delay = 1.299 ns ( 50.56 % )
        Info: Total interconnect delay = 1.270 ns ( 49.44 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 184 megabytes
    Info: Processing ended: Fri May 03 15:17:33 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


