$date
	Mon Jun 12 15:49:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcd_counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module bc $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5
b0 !
b0 $
1"
#10
0"
0#
#15
b1 !
b1 $
1"
#20
0"
1#
#25
b0 !
b0 $
1"
#30
0"
0#
#35
b1 !
b1 $
1"
#40
0"
1#
#45
b0 !
b0 $
1"
#50
0"
