module op_or_32(input [31:0] Ain, Bin, output [31:0] Zout);
    genvar i;
    generate
        for (i=0; i<32; i=i+1) begin
            assign Zout[i] = Ain[i] | Bin[i];
        end
    endgenerate
endmodule