Classic Timing Analyzer report for PQP
Fri May 17 22:22:02 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 21.100 ns                        ; ControlUnit:ControlUnit|state.Bgt            ; MuxMemToRegOut[0]                                 ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 44.40 MHz ( period = 22.520 ns ) ; ControlUnit:ControlUnit|nextstate.Addiu_3819 ; ControlUnit:ControlUnit|state.Addiu               ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Beq            ; ControlUnit:ControlUnit|nextstate.BeqCompare_3749 ; clock      ; clock    ; 657          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                                   ;            ;          ; 657          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 44.40 MHz ( period = 22.520 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_3819          ; ControlUnit:ControlUnit|state.Addiu                ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.366 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_4426            ; ControlUnit:ControlUnit|state.Sll                  ; clock      ; clock    ; None                        ; None                      ; 0.837 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.364 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; ControlUnit:ControlUnit|state.Srl                  ; clock      ; clock    ; None                        ; None                      ; 0.834 ns                ;
; N/A                                     ; 45.12 MHz ( period = 22.162 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_3644            ; ControlUnit:ControlUnit|state.Bgt                  ; clock      ; clock    ; None                        ; None                      ; 0.729 ns                ;
; N/A                                     ; 45.13 MHz ( period = 22.160 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; ControlUnit:ControlUnit|state.Bne                  ; clock      ; clock    ; None                        ; None                      ; 0.730 ns                ;
; N/A                                     ; 45.14 MHz ( period = 22.152 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; ControlUnit:ControlUnit|state.Beq                  ; clock      ; clock    ; None                        ; None                      ; 0.725 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.148 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; ControlUnit:ControlUnit|state.Ble                  ; clock      ; clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A                                     ; 45.16 MHz ( period = 22.144 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_4751           ; ControlUnit:ControlUnit|state.Addi                 ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 45.18 MHz ( period = 22.132 ns )                    ; ControlUnit:ControlUnit|nextstate.Store_3041          ; ControlUnit:ControlUnit|state.Store                ; clock      ; clock    ; None                        ; None                      ; 0.716 ns                ;
; N/A                                     ; 45.22 MHz ( period = 22.114 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_3504             ; ControlUnit:ControlUnit|state.Lw                   ; clock      ; clock    ; None                        ; None                      ; 0.704 ns                ;
; N/A                                     ; 45.23 MHz ( period = 22.108 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; ControlUnit:ControlUnit|state.Jal                  ; clock      ; clock    ; None                        ; None                      ; 0.710 ns                ;
; N/A                                     ; 45.28 MHz ( period = 22.084 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_4282            ; ControlUnit:ControlUnit|state.Sra                  ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 45.29 MHz ( period = 22.080 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_4609            ; ControlUnit:ControlUnit|state.Sub                  ; clock      ; clock    ; None                        ; None                      ; 0.717 ns                ;
; N/A                                     ; 45.30 MHz ( period = 22.074 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_4858            ; ControlUnit:ControlUnit|state.Add                  ; clock      ; clock    ; None                        ; None                      ; 0.703 ns                ;
; N/A                                     ; 45.31 MHz ( period = 22.072 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_4572          ; ControlUnit:ControlUnit|state.Break                ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 45.32 MHz ( period = 22.064 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_3891            ; ControlUnit:ControlUnit|state.Slt                  ; clock      ; clock    ; None                        ; None                      ; 0.703 ns                ;
; N/A                                     ; 45.34 MHz ( period = 22.058 ns )                    ; ControlUnit:ControlUnit|nextstate.And_4646            ; ControlUnit:ControlUnit|state.And                  ; clock      ; clock    ; None                        ; None                      ; 0.695 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.404 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; ControlUnit:ControlUnit|state.StoreSaveb           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.404 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; ControlUnit:ControlUnit|state.StoreSave            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.402 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; ControlUnit:ControlUnit|state.StoreSaveh           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.97 MHz ( period = 21.288 ns )                    ; ControlUnit:ControlUnit|nextstate.Mult_3078           ; ControlUnit:ControlUnit|state.Mult                 ; clock      ; clock    ; None                        ; None                      ; 0.703 ns                ;
; N/A                                     ; 47.36 MHz ( period = 21.116 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_3323            ; ControlUnit:ControlUnit|state.Lui                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.38 MHz ( period = 21.108 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_4354           ; ControlUnit:ControlUnit|state.Sllv                 ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.38 MHz ( period = 21.104 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; ControlUnit:ControlUnit|state.Srav                 ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.46 MHz ( period = 21.070 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; ControlUnit:ControlUnit|state.Jr                   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.50 MHz ( period = 21.052 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_4500            ; ControlUnit:ControlUnit|state.Rte                  ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 47.82 MHz ( period = 20.912 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_3749     ; ControlUnit:ControlUnit|state.BeqCompare           ; clock      ; clock    ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.642 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_3679     ; ControlUnit:ControlUnit|state.BneCompare           ; clock      ; clock    ; None                        ; None                      ; 0.846 ns                ;
; N/A                                     ; 48.46 MHz ( period = 20.634 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet3_3113          ; ControlUnit:ControlUnit|state.LGet3                ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 48.85 MHz ( period = 20.470 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; ControlUnit:ControlUnit|state.LSave                ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 48.87 MHz ( period = 20.462 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; ControlUnit:ControlUnit|state.LSaveh               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 48.88 MHz ( period = 20.460 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; ControlUnit:ControlUnit|state.LSaveb               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.01 MHz ( period = 20.404 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_3183       ; ControlUnit:ControlUnit|state.WriteJal             ; clock      ; clock    ; None                        ; None                      ; 0.706 ns                ;
; N/A                                     ; 49.01 MHz ( period = 20.404 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_3253           ; ControlUnit:ControlUnit|state.Jump                 ; clock      ; clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; 49.08 MHz ( period = 20.374 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_3609     ; ControlUnit:ControlUnit|state.BgtCompare           ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.370 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_4963          ; ControlUnit:ControlUnit|state.Start                ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 49.12 MHz ( period = 20.360 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_4210    ; ControlUnit:ControlUnit|state.SraWriteReg          ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 49.12 MHz ( period = 20.360 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_4786           ; ControlUnit:ControlUnit|state.Wait                 ; clock      ; clock    ; None                        ; None                      ; 0.702 ns                ;
; N/A                                     ; 49.25 MHz ( period = 20.306 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_3539     ; ControlUnit:ControlUnit|state.BleCompare           ; clock      ; clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; 49.25 MHz ( period = 20.306 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_3539     ; ControlUnit:ControlUnit|state.BleCompare~DUPLICATE ; clock      ; clock    ; None                        ; None                      ; 0.705 ns                ;
; N/A                                     ; 50.85 MHz ( period = 19.664 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_4893         ; ControlUnit:ControlUnit|state.Decode               ; clock      ; clock    ; None                        ; None                      ; 0.726 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_4317   ; ControlUnit:ControlUnit|state.SllvWriteReg         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4033   ; ControlUnit:ControlUnit|state.SravWriteReg         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_4140          ; ControlUnit:ControlUnit|state.SllOp                ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.434 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_3961          ; ControlUnit:ControlUnit|state.SrlOp                ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.434 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_4175         ; ControlUnit:ControlUnit|state.SllvOp               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_4068         ; ControlUnit:ControlUnit|state.SravOp               ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_3926    ; ControlUnit:ControlUnit|state.SrlWriteReg          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.432 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4389    ; ControlUnit:ControlUnit|state.SllWriteReg          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.62 MHz ( period = 19.374 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_4821     ; ControlUnit:ControlUnit|state.WriteInReg           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.62 MHz ( period = 19.372 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_3288           ; ControlUnit:ControlUnit|state.Lui2                 ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.370 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData_2971      ; ControlUnit:ControlUnit|state.StoreData            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.370 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_4535      ; ControlUnit:ControlUnit|state.WriteInPC            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.63 MHz ( period = 19.368 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreGet_3006       ; ControlUnit:ControlUnit|state.StoreGet             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.364 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_3469           ; ControlUnit:ControlUnit|state.LGet                 ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.65 MHz ( period = 19.360 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_3148          ; ControlUnit:ControlUnit|state.LGet2                ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.69 MHz ( period = 19.346 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_4245          ; ControlUnit:ControlUnit|state.SraOp                ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.70 MHz ( period = 19.342 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_4681   ; ControlUnit:ControlUnit|state.WaitMemRead2         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.70 MHz ( period = 19.342 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_4928    ; ControlUnit:ControlUnit|state.WaitMemRead          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.340 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_3854    ; ControlUnit:ControlUnit|state.OverflowExc          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.340 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4716 ; ControlUnit:ControlUnit|state.WriteInRegAddi       ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData2_2825     ; ControlUnit:ControlUnit|state.StoreData2           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 58.95 MHz ( period = 16.963 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.677 ns               ;
; N/A                                     ; 58.95 MHz ( period = 16.963 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.677 ns               ;
; N/A                                     ; 59.00 MHz ( period = 16.949 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.668 ns               ;
; N/A                                     ; 59.00 MHz ( period = 16.948 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.667 ns               ;
; N/A                                     ; 59.00 MHz ( period = 16.948 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.667 ns               ;
; N/A                                     ; 59.10 MHz ( period = 16.920 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.637 ns               ;
; N/A                                     ; 59.10 MHz ( period = 16.920 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.637 ns               ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.604 ns               ;
; N/A                                     ; 59.21 MHz ( period = 16.890 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.604 ns               ;
; N/A                                     ; 59.26 MHz ( period = 16.876 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.595 ns               ;
; N/A                                     ; 59.26 MHz ( period = 16.875 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.594 ns               ;
; N/A                                     ; 59.26 MHz ( period = 16.875 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.594 ns               ;
; N/A                                     ; 59.27 MHz ( period = 16.871 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.585 ns               ;
; N/A                                     ; 59.27 MHz ( period = 16.871 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.585 ns               ;
; N/A                                     ; 59.32 MHz ( period = 16.857 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.576 ns               ;
; N/A                                     ; 59.33 MHz ( period = 16.856 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.575 ns               ;
; N/A                                     ; 59.33 MHz ( period = 16.856 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.575 ns               ;
; N/A                                     ; 59.36 MHz ( period = 16.847 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.564 ns               ;
; N/A                                     ; 59.36 MHz ( period = 16.847 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.564 ns               ;
; N/A                                     ; 59.38 MHz ( period = 16.840 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.554 ns               ;
; N/A                                     ; 59.38 MHz ( period = 16.840 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.554 ns               ;
; N/A                                     ; 59.40 MHz ( period = 16.836 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.566 ns               ;
; N/A                                     ; 59.40 MHz ( period = 16.836 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.566 ns               ;
; N/A                                     ; 59.42 MHz ( period = 16.828 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.545 ns               ;
; N/A                                     ; 59.42 MHz ( period = 16.828 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.545 ns               ;
; N/A                                     ; 59.43 MHz ( period = 16.826 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.545 ns               ;
; N/A                                     ; 59.44 MHz ( period = 16.825 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.544 ns               ;
; N/A                                     ; 59.44 MHz ( period = 16.825 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.544 ns               ;
; N/A                                     ; 59.45 MHz ( period = 16.822 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.557 ns               ;
; N/A                                     ; 59.45 MHz ( period = 16.821 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.556 ns               ;
; N/A                                     ; 59.45 MHz ( period = 16.821 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.556 ns               ;
; N/A                                     ; 59.49 MHz ( period = 16.809 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.528 ns               ;
; N/A                                     ; 59.49 MHz ( period = 16.809 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.528 ns               ;
; N/A                                     ; 59.52 MHz ( period = 16.801 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.518 ns               ;
; N/A                                     ; 59.53 MHz ( period = 16.797 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.514 ns               ;
; N/A                                     ; 59.53 MHz ( period = 16.797 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.514 ns               ;
; N/A                                     ; 59.53 MHz ( period = 16.797 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.532 ns               ;
; N/A                                     ; 59.54 MHz ( period = 16.795 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.519 ns               ;
; N/A                                     ; 59.55 MHz ( period = 16.794 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.518 ns               ;
; N/A                                     ; 59.55 MHz ( period = 16.794 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.518 ns               ;
; N/A                                     ; 59.55 MHz ( period = 16.793 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.526 ns               ;
; N/A                                     ; 59.55 MHz ( period = 16.793 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.526 ns               ;
; N/A                                     ; 59.64 MHz ( period = 16.766 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.488 ns               ;
; N/A                                     ; 59.64 MHz ( period = 16.766 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.488 ns               ;
; N/A                                     ; 59.67 MHz ( period = 16.760 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.474 ns               ;
; N/A                                     ; 59.67 MHz ( period = 16.760 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.474 ns               ;
; N/A                                     ; 59.70 MHz ( period = 16.751 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.470 ns               ;
; N/A                                     ; 59.70 MHz ( period = 16.751 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.470 ns               ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[8]                            ; clock      ; clock    ; None                        ; None                      ; 16.453 ns               ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.465 ns               ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[9]                            ; clock      ; clock    ; None                        ; None                      ; 16.453 ns               ;
; N/A                                     ; 59.72 MHz ( period = 16.745 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.464 ns               ;
; N/A                                     ; 59.72 MHz ( period = 16.745 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.464 ns               ;
; N/A                                     ; 59.73 MHz ( period = 16.743 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[0]                            ; clock      ; clock    ; None                        ; None                      ; 16.448 ns               ;
; N/A                                     ; 59.73 MHz ( period = 16.743 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[1]                            ; clock      ; clock    ; None                        ; None                      ; 16.448 ns               ;
; N/A                                     ; 59.73 MHz ( period = 16.743 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[31]                           ; clock      ; clock    ; None                        ; None                      ; 16.448 ns               ;
; N/A                                     ; 59.75 MHz ( period = 16.737 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.461 ns               ;
; N/A                                     ; 59.75 MHz ( period = 16.736 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.460 ns               ;
; N/A                                     ; 59.75 MHz ( period = 16.736 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.460 ns               ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.445 ns               ;
; N/A                                     ; 59.79 MHz ( period = 16.724 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.459 ns               ;
; N/A                                     ; 59.82 MHz ( period = 16.717 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.434 ns               ;
; N/A                                     ; 59.82 MHz ( period = 16.717 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.434 ns               ;
; N/A                                     ; 59.85 MHz ( period = 16.709 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.426 ns               ;
; N/A                                     ; 59.85 MHz ( period = 16.708 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.430 ns               ;
; N/A                                     ; 59.85 MHz ( period = 16.708 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.430 ns               ;
; N/A                                     ; 59.86 MHz ( period = 16.705 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.419 ns               ;
; N/A                                     ; 59.86 MHz ( period = 16.705 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.419 ns               ;
; N/A                                     ; 59.86 MHz ( period = 16.705 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.440 ns               ;
; N/A                                     ; 59.87 MHz ( period = 16.704 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[14]                           ; clock      ; clock    ; None                        ; None                      ; 16.417 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.693 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[26]                           ; clock      ; clock    ; None                        ; None                      ; 16.437 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.693 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[27]                           ; clock      ; clock    ; None                        ; None                      ; 16.437 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.691 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[23]                           ; clock      ; clock    ; None                        ; None                      ; 16.433 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.691 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[22]                           ; clock      ; clock    ; None                        ; None                      ; 16.433 ns               ;
; N/A                                     ; 59.91 MHz ( period = 16.691 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.410 ns               ;
; N/A                                     ; 59.92 MHz ( period = 16.690 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.409 ns               ;
; N/A                                     ; 59.92 MHz ( period = 16.690 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.409 ns               ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.400 ns               ;
; N/A                                     ; 59.95 MHz ( period = 16.680 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.400 ns               ;
; N/A                                     ; 59.96 MHz ( period = 16.678 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.395 ns               ;
; N/A                                     ; 59.97 MHz ( period = 16.674 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.407 ns               ;
; N/A                                     ; 59.97 MHz ( period = 16.674 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.409 ns               ;
; N/A                                     ; 59.98 MHz ( period = 16.673 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[8]                            ; clock      ; clock    ; None                        ; None                      ; 16.380 ns               ;
; N/A                                     ; 59.98 MHz ( period = 16.673 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[9]                            ; clock      ; clock    ; None                        ; None                      ; 16.380 ns               ;
; N/A                                     ; 59.99 MHz ( period = 16.670 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[0]                            ; clock      ; clock    ; None                        ; None                      ; 16.375 ns               ;
; N/A                                     ; 59.99 MHz ( period = 16.670 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[1]                            ; clock      ; clock    ; None                        ; None                      ; 16.375 ns               ;
; N/A                                     ; 59.99 MHz ( period = 16.670 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[31]                           ; clock      ; clock    ; None                        ; None                      ; 16.375 ns               ;
; N/A                                     ; 59.99 MHz ( period = 16.670 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.421 ns               ;
; N/A                                     ; 60.00 MHz ( period = 16.666 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[12]                           ; clock      ; clock    ; None                        ; None                      ; 16.391 ns               ;
; N/A                                     ; 60.01 MHz ( period = 16.665 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[19]                           ; clock      ; clock    ; None                        ; None                      ; 16.390 ns               ;
; N/A                                     ; 60.01 MHz ( period = 16.665 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[18]                           ; clock      ; clock    ; None                        ; None                      ; 16.390 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.379 ns               ;
; N/A                                     ; 60.02 MHz ( period = 16.662 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.379 ns               ;
; N/A                                     ; 60.05 MHz ( period = 16.654 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[8]                            ; clock      ; clock    ; None                        ; None                      ; 16.361 ns               ;
; N/A                                     ; 60.05 MHz ( period = 16.654 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[9]                            ; clock      ; clock    ; None                        ; None                      ; 16.361 ns               ;
; N/A                                     ; 60.06 MHz ( period = 16.651 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[0]                            ; clock      ; clock    ; None                        ; None                      ; 16.356 ns               ;
; N/A                                     ; 60.06 MHz ( period = 16.651 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[1]                            ; clock      ; clock    ; None                        ; None                      ; 16.356 ns               ;
; N/A                                     ; 60.06 MHz ( period = 16.651 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[31]                           ; clock      ; clock    ; None                        ; None                      ; 16.356 ns               ;
; N/A                                     ; 60.07 MHz ( period = 16.647 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.369 ns               ;
; N/A                                     ; 60.09 MHz ( period = 16.643 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.383 ns               ;
; N/A                                     ; 60.10 MHz ( period = 16.639 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[25]                           ; clock      ; clock    ; None                        ; None                      ; 16.388 ns               ;
; N/A                                     ; 60.11 MHz ( period = 16.637 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[10]                           ; clock      ; clock    ; None                        ; None                      ; 16.360 ns               ;
; N/A                                     ; 60.11 MHz ( period = 16.637 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[11]                           ; clock      ; clock    ; None                        ; None                      ; 16.360 ns               ;
; N/A                                     ; 60.13 MHz ( period = 16.631 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[14]                           ; clock      ; clock    ; None                        ; None                      ; 16.344 ns               ;
; N/A                                     ; 60.16 MHz ( period = 16.623 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[8]                            ; clock      ; clock    ; None                        ; None                      ; 16.330 ns               ;
; N/A                                     ; 60.16 MHz ( period = 16.623 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[9]                            ; clock      ; clock    ; None                        ; None                      ; 16.330 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[0]                            ; clock      ; clock    ; None                        ; None                      ; 16.325 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[1]                            ; clock      ; clock    ; None                        ; None                      ; 16.325 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[31]                           ; clock      ; clock    ; None                        ; None                      ; 16.325 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[26]                           ; clock      ; clock    ; None                        ; None                      ; 16.364 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.620 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[27]                           ; clock      ; clock    ; None                        ; None                      ; 16.364 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.619 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                            ; clock      ; clock    ; None                        ; None                      ; 16.342 ns               ;
; N/A                                     ; 60.17 MHz ( period = 16.619 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[9]                            ; clock      ; clock    ; None                        ; None                      ; 16.342 ns               ;
; N/A                                     ; 60.18 MHz ( period = 16.618 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[23]                           ; clock      ; clock    ; None                        ; None                      ; 16.360 ns               ;
; N/A                                     ; 60.18 MHz ( period = 16.618 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[22]                           ; clock      ; clock    ; None                        ; None                      ; 16.360 ns               ;
; N/A                                     ; 60.18 MHz ( period = 16.616 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[0]                            ; clock      ; clock    ; None                        ; None                      ; 16.337 ns               ;
; N/A                                     ; 60.18 MHz ( period = 16.616 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                            ; clock      ; clock    ; None                        ; None                      ; 16.337 ns               ;
; N/A                                     ; 60.18 MHz ( period = 16.616 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[31]                           ; clock      ; clock    ; None                        ; None                      ; 16.337 ns               ;
; N/A                                     ; 60.20 MHz ( period = 16.612 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[14]                           ; clock      ; clock    ; None                        ; None                      ; 16.325 ns               ;
; N/A                                     ; 60.24 MHz ( period = 16.601 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[26]                           ; clock      ; clock    ; None                        ; None                      ; 16.345 ns               ;
; N/A                                     ; 60.24 MHz ( period = 16.601 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[27]                           ; clock      ; clock    ; None                        ; None                      ; 16.345 ns               ;
; N/A                                     ; 60.24 MHz ( period = 16.599 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[23]                           ; clock      ; clock    ; None                        ; None                      ; 16.341 ns               ;
; N/A                                     ; 60.24 MHz ( period = 16.599 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[22]                           ; clock      ; clock    ; None                        ; None                      ; 16.341 ns               ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.315 ns               ;
; N/A                                     ; 60.26 MHz ( period = 16.594 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.329 ns               ;
; N/A                                     ; 60.27 MHz ( period = 16.592 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[8]                            ; clock      ; clock    ; None                        ; None                      ; 16.304 ns               ;
; N/A                                     ; 60.27 MHz ( period = 16.592 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[9]                            ; clock      ; clock    ; None                        ; None                      ; 16.304 ns               ;
; N/A                                     ; 60.28 MHz ( period = 16.589 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[0]                            ; clock      ; clock    ; None                        ; None                      ; 16.299 ns               ;
; N/A                                     ; 60.28 MHz ( period = 16.589 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[1]                            ; clock      ; clock    ; None                        ; None                      ; 16.299 ns               ;
; N/A                                     ; 60.28 MHz ( period = 16.589 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[31]                           ; clock      ; clock    ; None                        ; None                      ; 16.299 ns               ;
; N/A                                     ; 60.28 MHz ( period = 16.589 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[29]                           ; clock      ; clock    ; None                        ; None                      ; 16.311 ns               ;
; N/A                                     ; 60.30 MHz ( period = 16.585 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[15]                           ; clock      ; clock    ; None                        ; None                      ; 16.325 ns               ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[4]                            ; clock      ; clock    ; None                        ; None                      ; 16.335 ns               ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[5]                            ; clock      ; clock    ; None                        ; None                      ; 16.335 ns               ;
; N/A                                     ; 60.31 MHz ( period = 16.581 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[14]                           ; clock      ; clock    ; None                        ; None                      ; 16.294 ns               ;
; N/A                                     ; 60.32 MHz ( period = 16.577 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[14]                           ; clock      ; clock    ; None                        ; None                      ; 16.306 ns               ;
; N/A                                     ; 60.35 MHz ( period = 16.570 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[26]                           ; clock      ; clock    ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 60.35 MHz ( period = 16.570 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; Registrador:PC|Saida[27]                           ; clock      ; clock    ; None                        ; None                      ; 16.314 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_3749     ; clock      ; clock    ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4389    ; clock      ; clock    ; None                       ; None                       ; 0.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4033   ; clock      ; clock    ; None                       ; None                       ; 0.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_4068         ; clock      ; clock    ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_4245          ; clock      ; clock    ; None                       ; None                       ; 0.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_3609     ; clock      ; clock    ; None                       ; None                       ; 0.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_3679     ; clock      ; clock    ; None                       ; None                       ; 0.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_3961          ; clock      ; clock    ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_4140          ; clock      ; clock    ; None                       ; None                       ; 1.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_2971      ; clock      ; clock    ; None                       ; None                       ; 0.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_3183       ; clock      ; clock    ; None                       ; None                       ; 1.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_3148          ; clock      ; clock    ; None                       ; None                       ; 0.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_3113          ; clock      ; clock    ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_4681   ; clock      ; clock    ; None                       ; None                       ; 1.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_4535      ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_3253           ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_4317   ; clock      ; clock    ; None                       ; None                       ; 1.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_3926    ; clock      ; clock    ; None                       ; None                       ; 1.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_4175         ; clock      ; clock    ; None                       ; None                       ; 1.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_3819          ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_4210    ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_3006       ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_4282            ; clock      ; clock    ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 2.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; clock      ; clock    ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; clock      ; clock    ; None                       ; None                       ; 2.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; clock      ; clock    ; None                       ; None                       ; 2.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_3539     ; clock      ; clock    ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 2.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 2.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; clock      ; clock    ; None                       ; None                       ; 2.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 2.187 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_4426            ; clock      ; clock    ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2862     ; clock      ; clock    ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_4500            ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 2.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_4858            ; clock      ; clock    ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_4500            ; clock      ; clock    ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2936      ; clock      ; clock    ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_4963          ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_4751           ; clock      ; clock    ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_4893         ; clock      ; clock    ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 2.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 2.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_3891            ; clock      ; clock    ; None                       ; None                       ; 2.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 2.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; clock      ; clock    ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_4786           ; clock      ; clock    ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_4928    ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_4354           ; clock      ; clock    ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_4354           ; clock      ; clock    ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2899     ; clock      ; clock    ; None                       ; None                       ; 2.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_2825     ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_4572          ; clock      ; clock    ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_4963          ; clock      ; clock    ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jump_3253           ; clock      ; clock    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_3253           ; clock      ; clock    ; None                       ; None                       ; 2.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_3891            ; clock      ; clock    ; None                       ; None                       ; 2.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Slt_3891            ; clock      ; clock    ; None                       ; None                       ; 2.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_4821     ; clock      ; clock    ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bgt_3644            ; clock      ; clock    ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_4609            ; clock      ; clock    ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_4426            ; clock      ; clock    ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; clock      ; clock    ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 2.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; clock      ; clock    ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_3644            ; clock      ; clock    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_4572          ; clock      ; clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 2.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 2.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 2.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; clock      ; clock    ; None                       ; None                       ; 3.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_4500            ; clock      ; clock    ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_3504             ; clock      ; clock    ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_4354           ; clock      ; clock    ; None                       ; None                       ; 3.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_3323            ; clock      ; clock    ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_3434          ; clock      ; clock    ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 2.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_4858            ; clock      ; clock    ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2                  ; ControlUnit:ControlUnit|nextstate.Wait_4786           ; clock      ; clock    ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_3323            ; clock      ; clock    ; None                       ; None                       ; 3.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_4426            ; clock      ; clock    ; None                       ; None                       ; 3.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_3469           ; clock      ; clock    ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 2.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 3.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_4426            ; clock      ; clock    ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4716 ; clock      ; clock    ; None                       ; None                       ; 2.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_3819          ; clock      ; clock    ; None                       ; None                       ; 3.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; clock      ; clock    ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 3.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_4751           ; clock      ; clock    ; None                       ; None                       ; 3.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 2.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Store_3041          ; clock      ; clock    ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 3.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_3323            ; clock      ; clock    ; None                       ; None                       ; 3.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Store_3041          ; clock      ; clock    ; None                       ; None                       ; 3.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_4572          ; clock      ; clock    ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_4858            ; clock      ; clock    ; None                       ; None                       ; 3.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_3397         ; clock      ; clock    ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_4572          ; clock      ; clock    ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_4786           ; clock      ; clock    ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_4282            ; clock      ; clock    ; None                       ; None                       ; 3.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 3.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_3218            ; clock      ; clock    ; None                       ; None                       ; 3.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_3891            ; clock      ; clock    ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bgt_3644            ; clock      ; clock    ; None                       ; None                       ; 3.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_4786           ; clock      ; clock    ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3360         ; clock      ; clock    ; None                       ; None                       ; 3.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_3323            ; clock      ; clock    ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Mult                  ; ControlUnit:ControlUnit|nextstate.Wait_4786           ; clock      ; clock    ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bgt_3644            ; clock      ; clock    ; None                       ; None                       ; 3.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; clock      ; clock    ; None                       ; None                       ; 3.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; clock      ; clock    ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_4751           ; clock      ; clock    ; None                       ; None                       ; 3.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_3819          ; clock      ; clock    ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_3288           ; clock      ; clock    ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; clock      ; clock    ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_3323            ; clock      ; clock    ; None                       ; None                       ; 3.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_4821     ; clock      ; clock    ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; clock      ; clock    ; None                       ; None                       ; 3.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 3.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; clock      ; clock    ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bgt_3644            ; clock      ; clock    ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_3891            ; clock      ; clock    ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_4821     ; clock      ; clock    ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Store_3041          ; clock      ; clock    ; None                       ; None                       ; 3.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; clock      ; clock    ; None                       ; None                       ; 3.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Bne_3714            ; clock      ; clock    ; None                       ; None                       ; 3.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_4646            ; clock      ; clock    ; None                       ; None                       ; 3.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Beq_3784            ; clock      ; clock    ; None                       ; None                       ; 3.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_3504             ; clock      ; clock    ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sllv_4354           ; clock      ; clock    ; None                       ; None                       ; 3.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lw_3504             ; clock      ; clock    ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Ble_3574            ; clock      ; clock    ; None                       ; None                       ; 3.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; LoadBox:LoadBox|out[1]                                ; clock      ; clock    ; None                       ; None                       ; 0.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jr_4463             ; clock      ; clock    ; None                       ; None                       ; 3.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[7]                     ; LoadBox:LoadBox|out[7]                                ; clock      ; clock    ; None                       ; None                       ; 0.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Add_4858            ; clock      ; clock    ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_4282            ; clock      ; clock    ; None                       ; None                       ; 3.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Sllv_4354           ; clock      ; clock    ; None                       ; None                       ; 3.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_3854    ; clock      ; clock    ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Jump_3253           ; clock      ; clock    ; None                       ; None                       ; 2.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_3819          ; clock      ; clock    ; None                       ; None                       ; 3.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addi_4751           ; clock      ; clock    ; None                       ; None                       ; 3.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Srl_3998            ; clock      ; clock    ; None                       ; None                       ; 3.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Srav_4105           ; clock      ; clock    ; None                       ; None                       ; 3.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Sll_4426            ; clock      ; clock    ; None                       ; None                       ; 3.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Add_4858            ; clock      ; clock    ; None                       ; None                       ; 3.658 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 21.100 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.027 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.008 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.977 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.973 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.946 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.897 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.888 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.842 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.817 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.721 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.701 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.686 ns  ; ControlUnit:ControlUnit|state.Store         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.683 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.638 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.471 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.305 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.230 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.212 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.206 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.151 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.007 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.952 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.674 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.627 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.539 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.522 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.439 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.374 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.327 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.314 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.162 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.127 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.855 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.828 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.733 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.430 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.368 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.348 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.315 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.311 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.230 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.152 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.111 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.997 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.862 ns  ; LoadBox:LoadBox|out[12]                     ; MuxMemToRegOut[12] ; clock      ;
; N/A                                     ; None                                                ; 17.842 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.695 ns  ; LoadBox:LoadBox|out[17]                     ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 17.610 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.607 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.519 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.480 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.457 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.417 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.329 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.309 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.306 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.275 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.228 ns  ; LoadBox:LoadBox|out[29]                     ; MuxMemToRegOut[29] ; clock      ;
; N/A                                     ; None                                                ; 17.174 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.167 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.151 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.133 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.009 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.938 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.927 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.907 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.905 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.898 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.893 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.893 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.886 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.879 ns  ; LoadBox:LoadBox|out[15]                     ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 16.824 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.823 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.783 ns  ; LoadBox:LoadBox|out[9]                      ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 16.770 ns  ; LoadBox:LoadBox|out[22]                     ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 16.746 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.718 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.646 ns  ; LoadBox:LoadBox|out[21]                     ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 16.597 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.569 ns  ; LoadBox:LoadBox|out[27]                     ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.561 ns  ; LoadBox:LoadBox|out[7]                      ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 16.512 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.485 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.430 ns  ; LoadBox:LoadBox|out[16]                     ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 16.393 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.354 ns  ; LoadBox:LoadBox|out[6]                      ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 16.344 ns  ; LoadBox:LoadBox|out[25]                     ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 16.334 ns  ; LoadBox:LoadBox|out[31]                     ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 16.326 ns  ; LoadBox:LoadBox|out[4]                      ; MuxMemToRegOut[4]  ; clock      ;
; N/A                                     ; None                                                ; 16.309 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.291 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.276 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.270 ns  ; LoadBox:LoadBox|out[23]                     ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 16.255 ns  ; LoadBox:LoadBox|out[13]                     ; MuxMemToRegOut[13] ; clock      ;
; N/A                                     ; None                                                ; 16.211 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.156 ns  ; LoadBox:LoadBox|out[5]                      ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 16.148 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.126 ns  ; LoadBox:LoadBox|out[20]                     ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 16.123 ns  ; LoadBox:LoadBox|out[1]                      ; MuxMemToRegOut[1]  ; clock      ;
; N/A                                     ; None                                                ; 16.082 ns  ; Registrador:B|Saida[29]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.964 ns  ; LoadBox:LoadBox|out[30]                     ; MuxMemToRegOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.936 ns  ; LoadBox:LoadBox|out[2]                      ; MuxMemToRegOut[2]  ; clock      ;
; N/A                                     ; None                                                ; 15.902 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.884 ns  ; LoadBox:LoadBox|out[10]                     ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 15.867 ns  ; LoadBox:LoadBox|out[26]                     ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.842 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.826 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.824 ns  ; LoadBox:LoadBox|out[3]                      ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 15.808 ns  ; LoadBox:LoadBox|out[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.792 ns  ; LoadBox:LoadBox|out[19]                     ; MuxMemToRegOut[19] ; clock      ;
; N/A                                     ; None                                                ; 15.761 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.737 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.699 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.647 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.612 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.593 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.558 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.549 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[10]     ; clock      ;
; N/A                                     ; None                                                ; 15.493 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.482 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.428 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.413 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[25]     ; clock      ;
; N/A                                     ; None                                                ; 15.393 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 15.370 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.364 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[13]     ; clock      ;
; N/A                                     ; None                                                ; 15.353 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[7]      ; clock      ;
; N/A                                     ; None                                                ; 15.339 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 15.333 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.331 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[4]      ; clock      ;
; N/A                                     ; None                                                ; 15.325 ns  ; LoadBox:LoadBox|out[14]                     ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.318 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[10]     ; clock      ;
; N/A                                     ; None                                                ; 15.315 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.313 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[1]      ; clock      ;
; N/A                                     ; None                                                ; 15.279 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; Registrador:B|Saida[31]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; LoadBox:LoadBox|out[28]                     ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.257 ns  ; LoadBox:LoadBox|out[8]                      ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; LoadBox:LoadBox|out[18]                     ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.217 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[23]     ; clock      ;
; N/A                                     ; None                                                ; 15.210 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.194 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.182 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[25]     ; clock      ;
; N/A                                     ; None                                                ; 15.171 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.150 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.140 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.135 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[20]     ; clock      ;
; N/A                                     ; None                                                ; 15.134 ns  ; LoadBox:LoadBox|out[11]                     ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 15.133 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[13]     ; clock      ;
; N/A                                     ; None                                                ; 15.131 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.122 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[7]      ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.108 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.100 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[4]      ; clock      ;
; N/A                                     ; None                                                ; 15.098 ns  ; Registrador:B|Saida[30]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.082 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[1]      ; clock      ;
; N/A                                     ; None                                                ; 15.077 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[10]     ; clock      ;
; N/A                                     ; None                                                ; 15.061 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 15.055 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[22]     ; clock      ;
; N/A                                     ; None                                                ; 15.044 ns  ; Registrador:A|Saida[28]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.003 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.001 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 14.991 ns  ; Registrador:B|Saida[24]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.986 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[23]     ; clock      ;
; N/A                                     ; None                                                ; 14.983 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 14.976 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 14.951 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[19]     ; clock      ;
; N/A                                     ; None                                                ; 14.949 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[26] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[25]     ; clock      ;
; N/A                                     ; None                                                ; 14.904 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[20]     ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.887 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[13]     ; clock      ;
; N/A                                     ; None                                                ; 14.876 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[7]      ; clock      ;
; N/A                                     ; None                                                ; 14.867 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[29]     ; clock      ;
; N/A                                     ; None                                                ; 14.857 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.854 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[4]      ; clock      ;
; N/A                                     ; None                                                ; 14.852 ns  ; LoadBox:LoadBox|out[24]                     ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 14.849 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 14.840 ns  ; Registrador:A|Saida[21]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.836 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[1]      ; clock      ;
; N/A                                     ; None                                                ; 14.824 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[22]     ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 14.799 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[5]  ; clock      ;
; N/A                                     ; None                                                ; 14.795 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 14.794 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 14.769 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 14.756 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[8]      ; clock      ;
; N/A                                     ; None                                                ; 14.752 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[23]     ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 14.732 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[27]     ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[19]     ; clock      ;
; N/A                                     ; None                                                ; 14.715 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 14.704 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 14.698 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 14.692 ns  ; ControlUnit:ControlUnit|state.WaitMemRead   ; stateout[3]        ; clock      ;
; N/A                                     ; None                                                ; 14.691 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[28] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 22:22:01 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_3961" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_4105" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_4354" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_4317" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_4175" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_4033" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_4210" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_4068" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_4245" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_4426" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_3998" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_4282" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_4140" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_3926" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_4389" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_4681" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_4463" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_4893" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_3041" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_3504" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_3609" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_3679" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_3749" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_3891" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_2862" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_2899" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_2936" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_3854" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_4928" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_3539" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_3469" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_3006" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_2825" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_3113" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_3644" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_3714" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_3784" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_4646" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_3218" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_4500" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_4963" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_3574" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_3183" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_3253" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_4751" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_4572" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_3323" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_4609" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_4858" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_2971" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_3148" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_3819" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_4535" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_3360" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_3434" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_3397" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_4821" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4716" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_3288" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_4786" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_3078" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector79~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 58 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector79~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal16~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector20~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector20~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector20~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector20~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector85~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr49" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr23~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr21~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector153~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector153~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector153~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector157~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector153~3" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector157~1" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 44.4 MHz between source register "ControlUnit:ControlUnit|nextstate.Addiu_3819" and destination register "ControlUnit:ControlUnit|state.Addiu" (period= 22.52 ns)
    Info: + Longest register to register delay is 0.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Addiu_3819'
        Info: 2: + IC(0.282 ns) + CELL(0.414 ns) = 0.696 ns; Loc. = LCFF_X13_Y13_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.Addiu'
        Info: Total cell delay = 0.414 ns ( 59.48 % )
        Info: Total interconnect delay = 0.282 ns ( 40.52 % )
    Info: - Smallest clock skew is -10.443 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.288 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1456; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.874 ns) + CELL(0.828 ns) = 3.288 ns; Loc. = LCFF_X13_Y13_N7; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.Addiu'
            Info: Total cell delay = 1.955 ns ( 59.46 % )
            Info: Total interconnect delay = 1.333 ns ( 40.54 % )
        Info: - Longest clock path from clock "clock" to source register is 13.731 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.625 ns) + CELL(0.955 ns) = 3.707 ns; Loc. = LCFF_X13_Y13_N27; Fanout = 17; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(1.142 ns) + CELL(0.464 ns) = 5.313 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.478 ns) + CELL(0.464 ns) = 6.255 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~3'
            Info: 5: + IC(1.171 ns) + CELL(0.478 ns) = 7.904 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 6: + IC(0.695 ns) + CELL(0.364 ns) = 8.963 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector153~1'
            Info: 7: + IC(0.305 ns) + CELL(0.302 ns) = 9.570 ns; Loc. = LCCOMB_X7_Y11_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector153~3'
            Info: 8: + IC(2.670 ns) + CELL(0.000 ns) = 12.240 ns; Loc. = CLKCTRL_G5; Fanout = 22; COMB Node = 'ControlUnit:ControlUnit|Selector153~3clkctrl'
            Info: 9: + IC(1.189 ns) + CELL(0.302 ns) = 13.731 ns; Loc. = LCCOMB_X13_Y13_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Addiu_3819'
            Info: Total cell delay = 4.456 ns ( 32.45 % )
            Info: Total interconnect delay = 9.275 ns ( 67.55 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Beq" and destination pin or register "ControlUnit:ControlUnit|nextstate.BeqCompare_3749" for clock "clock" (Hold time is 8.802 ns)
    Info: + Largest clock skew is 9.644 ns
        Info: + Longest clock path from clock "clock" to destination register is 12.969 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.625 ns) + CELL(0.955 ns) = 3.707 ns; Loc. = LCFF_X13_Y13_N27; Fanout = 17; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(1.142 ns) + CELL(0.464 ns) = 5.313 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.478 ns) + CELL(0.464 ns) = 6.255 ns; Loc. = LCCOMB_X9_Y14_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~3'
            Info: 5: + IC(1.171 ns) + CELL(0.478 ns) = 7.904 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 6: + IC(0.660 ns) + CELL(0.071 ns) = 8.635 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector157~1'
            Info: 7: + IC(2.733 ns) + CELL(0.000 ns) = 11.368 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'ControlUnit:ControlUnit|Selector157~1clkctrl'
            Info: 8: + IC(1.295 ns) + CELL(0.306 ns) = 12.969 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare_3749'
            Info: Total cell delay = 3.865 ns ( 29.80 % )
            Info: Total interconnect delay = 9.104 ns ( 70.20 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.325 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1456; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.911 ns) + CELL(0.828 ns) = 3.325 ns; Loc. = LCFF_X9_Y13_N27; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Beq'
            Info: Total cell delay = 1.955 ns ( 58.80 % )
            Info: Total interconnect delay = 1.370 ns ( 41.20 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.715 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y13_N27; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Beq'
        Info: 2: + IC(0.413 ns) + CELL(0.302 ns) = 0.715 ns; Loc. = LCCOMB_X9_Y13_N20; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.BeqCompare_3749'
        Info: Total cell delay = 0.302 ns ( 42.24 % )
        Info: Total interconnect delay = 0.413 ns ( 57.76 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Bgt" is 21.100 ns
    Info: + Longest clock path from clock "clock" to source register is 3.325 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1456; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.911 ns) + CELL(0.828 ns) = 3.325 ns; Loc. = LCFF_X9_Y13_N1; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Bgt'
        Info: Total cell delay = 1.955 ns ( 58.80 % )
        Info: Total interconnect delay = 1.370 ns ( 41.20 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 17.648 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y13_N1; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Bgt'
        Info: 2: + IC(0.385 ns) + CELL(0.464 ns) = 0.849 ns; Loc. = LCCOMB_X9_Y13_N10; Fanout = 37; COMB Node = 'ControlUnit:ControlUnit|WideOr1~1'
        Info: 3: + IC(1.987 ns) + CELL(0.206 ns) = 3.042 ns; Loc. = LCCOMB_X13_Y14_N10; Fanout = 4; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux2~2'
        Info: 4: + IC(1.021 ns) + CELL(0.071 ns) = 4.134 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~4'
        Info: 5: + IC(0.341 ns) + CELL(0.306 ns) = 4.781 ns; Loc. = LCCOMB_X14_Y13_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 6: + IC(0.300 ns) + CELL(0.071 ns) = 5.152 ns; Loc. = LCCOMB_X14_Y13_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~6'
        Info: 7: + IC(0.793 ns) + CELL(0.071 ns) = 6.016 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 8: + IC(0.321 ns) + CELL(0.071 ns) = 6.408 ns; Loc. = LCCOMB_X14_Y12_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 9: + IC(0.288 ns) + CELL(0.071 ns) = 6.767 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~9'
        Info: 10: + IC(0.289 ns) + CELL(0.071 ns) = 7.127 ns; Loc. = LCCOMB_X14_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~10'
        Info: 11: + IC(0.295 ns) + CELL(0.071 ns) = 7.493 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~11'
        Info: 12: + IC(0.307 ns) + CELL(0.071 ns) = 7.871 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~12'
        Info: 13: + IC(0.306 ns) + CELL(0.071 ns) = 8.248 ns; Loc. = LCCOMB_X14_Y12_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~13'
        Info: 14: + IC(0.290 ns) + CELL(0.206 ns) = 8.744 ns; Loc. = LCCOMB_X14_Y12_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~14'
        Info: 15: + IC(0.697 ns) + CELL(0.071 ns) = 9.512 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~15'
        Info: 16: + IC(0.305 ns) + CELL(0.206 ns) = 10.023 ns; Loc. = LCCOMB_X10_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~16'
        Info: 17: + IC(0.301 ns) + CELL(0.071 ns) = 10.395 ns; Loc. = LCCOMB_X10_Y12_N18; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[27]~17'
        Info: 18: + IC(0.378 ns) + CELL(0.464 ns) = 11.237 ns; Loc. = LCCOMB_X10_Y12_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[30]~20'
        Info: 19: + IC(1.747 ns) + CELL(0.071 ns) = 13.055 ns; Loc. = LCCOMB_X14_Y17_N20; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 20: + IC(2.190 ns) + CELL(2.403 ns) = 17.648 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 5.107 ns ( 28.94 % )
        Info: Total interconnect delay = 12.541 ns ( 71.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Fri May 17 22:22:03 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


