Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Tue Feb 21 15:36:52 2017
| Host             : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
| Command          : report_power -file test_pound_wrapper_power_routed.rpt -pb test_pound_wrapper_power_summary_routed.pb -rpx test_pound_wrapper_power_routed.rpx
| Design           : test_pound_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.101 |
| Dynamic (W)              | 1.963 |
| Device Static (W)        | 0.138 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 60.8  |
| Junction Temperature (C) | 49.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.052 |       11 |       --- |             --- |
| Slice Logic              |     0.023 |    24880 |       --- |             --- |
|   LUT as Logic           |     0.019 |     7405 |     17600 |           42.07 |
|   Register               |     0.002 |    12418 |     35200 |           35.28 |
|   CARRY4                 |     0.001 |      269 |      4400 |            6.11 |
|   LUT as Shift Register  |    <0.001 |     1129 |      6000 |           18.82 |
|   F7/F8 Muxes            |    <0.001 |      184 |     17600 |            1.05 |
|   LUT as Distributed RAM |    <0.001 |       60 |      6000 |            1.00 |
|   Others                 |     0.000 |     1063 |       --- |             --- |
| Signals                  |     0.041 |    18419 |       --- |             --- |
| Block RAM                |     0.004 |      1.5 |        60 |            2.50 |
| PLL                      |     0.102 |        1 |         2 |           50.00 |
| DSPs                     |     0.021 |       16 |        80 |           20.00 |
| I/O                      |     0.197 |       59 |       100 |           59.00 |
| PS7                      |     1.523 |        1 |       --- |             --- |
| Static Power             |     0.138 |          |           |                 |
| Total                    |     2.101 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.158 |       0.150 |      0.009 |
| Vccaux    |       1.800 |     0.069 |       0.057 |      0.012 |
| Vcco33    |       3.300 |     0.058 |       0.057 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.718 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+---------------------------------------------------------------+-----------------+
| Clock        | Domain                                                        | Constraint (ns) |
+--------------+---------------------------------------------------------------+-----------------+
| adc_clk      | adc_clk_p_i                                                   |             8.0 |
| clk_fpga_0   | test_pound_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |             8.0 |
| dac_2clk_out | test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_2clk_out        |             4.0 |
| dac_2ph_out  | test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_2ph_out         |             4.0 |
| dac_clk_fb   | test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_fb          |             8.0 |
| dac_clk_out  | test_pound_i/redpitaya_adc_dac_clk_0/inst/dac_clk_out         |             8.0 |
+--------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| test_pound_wrapper                                           |     1.963 |
|   spi_0_io0_iobuf                                            |     0.002 |
|   spi_0_io1_iobuf                                            |     0.002 |
|   spi_0_sck_iobuf                                            |     0.002 |
|   spi_0_ss_iobuf                                             |     0.002 |
|   test_pound_i                                               |     1.768 |
|     ad9767_0                                                 |     0.004 |
|       inst                                                   |     0.004 |
|     add_const_0                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         add_constLogic                                       |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_1                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         add_constLogic                                       |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_2                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         add_constLogic                                       |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_3                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         add_constLogic                                       |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_4                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         add_constLogic                                       |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_5                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_6                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     add_const_7                                              |    <0.001 |
|       U0                                                     |    <0.001 |
|         add_constHandComm                                    |    <0.001 |
|         wb_add_const_inst                                    |    <0.001 |
|     axi_gpio_0                                               |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     data16_multi_to_ram_1                                    |    <0.001 |
|       U0                                                     |    <0.001 |
|         data32_top_inst                                      |    <0.001 |
|           subtop_loop[0].data_subtop_inst                    |    <0.001 |
|             acquisition_fsm_inst                             |    <0.001 |
|             ram_msb                                          |    <0.001 |
|               mem_reg_0_1_0_5                                |    <0.001 |
|               mem_reg_0_1_12_15                              |    <0.001 |
|               mem_reg_0_1_6_11                               |    <0.001 |
|         handle_comm                                          |    <0.001 |
|         wb_inst                                              |    <0.001 |
|     data32Real_multi_to_ram_0                                |     0.001 |
|       U0                                                     |     0.001 |
|         data32_top_inst                                      |    <0.001 |
|           subtop_loop[0].data_subtop_inst                    |    <0.001 |
|             acquisition_fsm_inst                             |    <0.001 |
|             ram_msb                                          |    <0.001 |
|               mem_reg_0_1_0_5                                |    <0.001 |
|               mem_reg_0_1_12_17                              |    <0.001 |
|               mem_reg_0_1_18_23                              |    <0.001 |
|               mem_reg_0_1_24_29                              |    <0.001 |
|               mem_reg_0_1_30_31                              |    <0.001 |
|               mem_reg_0_1_6_11                               |    <0.001 |
|           subtop_loop[1].data_subtop_inst                    |    <0.001 |
|             acquisition_fsm_inst                             |    <0.001 |
|             ram_msb                                          |    <0.001 |
|               mem_reg_0_1_0_5                                |    <0.001 |
|               mem_reg_0_1_12_17                              |    <0.001 |
|               mem_reg_0_1_18_23                              |    <0.001 |
|               mem_reg_0_1_24_29                              |    <0.001 |
|               mem_reg_0_1_30_31                              |    <0.001 |
|               mem_reg_0_1_6_11                               |    <0.001 |
|         handle_comm                                          |    <0.001 |
|         wb_inst                                              |    <0.001 |
|     dupplReal_1_to_2_0                                       |     0.000 |
|     dupplReal_1_to_2_1                                       |     0.000 |
|     expanderReal_0                                           |     0.000 |
|     fir16RealbitsOneInTwoMult_v1_0_0                         |     0.035 |
|       U0                                                     |     0.035 |
|         fir16bitsOneInTwoMult_v1_0_S00_AXI_inst              |    <0.001 |
|         fir_top_inst                                         |     0.035 |
|           cpt_ram                                            |    <0.001 |
|           generate_fir[0].fir_glob_inst                      |     0.003 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[10].fir_glob_inst                     |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[11].fir_glob_inst                     |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[12].fir_glob_inst                     |     0.004 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.004 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[1].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[2].fir_glob_inst                      |     0.003 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[3].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[4].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[5].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[6].fir_glob_inst                      |     0.003 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[7].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[8].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           generate_fir[9].fir_glob_inst                      |     0.002 |
|             coeff_reg_delay                                  |    <0.001 |
|             fir_proc_inst                                    |     0.002 |
|               multiplier_i                                   |     0.002 |
|             reset_delay                                      |    <0.001 |
|           ram1                                               |     0.001 |
|             BRAM_TDP_MACRO_inst                              |     0.001 |
|         handle_comm                                          |    <0.001 |
|     limiteur_0                                               |    <0.001 |
|       U0                                                     |    <0.001 |
|     ltc2145_0                                                |    <0.001 |
|       U0                                                     |    <0.001 |
|         ltc2145_capture_inst                                 |    <0.001 |
|     mixer_sin_0                                              |     0.001 |
|       U0                                                     |     0.001 |
|     moyenneurReal_0                                          |    <0.001 |
|       U0                                                     |    <0.001 |
|     moyenneurReal_2                                          |    <0.001 |
|       U0                                                     |    <0.001 |
|     moyenneurReal_3                                          |    <0.001 |
|       U0                                                     |    <0.001 |
|     nco_counter_0                                            |     0.003 |
|       U0                                                     |     0.003 |
|         handle_comm                                          |    <0.001 |
|         nco_inst1                                            |     0.002 |
|           rom_10.rom_inst                                    |     0.002 |
|         wb_nco_inst                                          |    <0.001 |
|     nco_counter_1                                            |     0.003 |
|       U0                                                     |     0.003 |
|         handle_comm                                          |    <0.001 |
|         nco_inst1                                            |     0.002 |
|           rom_10.rom_inst                                    |     0.002 |
|         wb_nco_inst                                          |    <0.001 |
|     processing_system7_0                                     |     1.525 |
|       inst                                                   |     1.525 |
|     processing_system7_0_axi_periph                          |     0.079 |
|       m00_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m01_couplers                                           |     0.005 |
|         auto_pc                                              |     0.005 |
|           inst                                               |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m02_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m04_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m05_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m06_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m07_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m08_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m09_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m10_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m11_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m12_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m13_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |    <0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m14_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m15_couplers                                           |     0.004 |
|         auto_pc                                              |     0.004 |
|           inst                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.004 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.001 |
|                 rd_data_fifo_0                               |    <0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       s00_couplers                                           |     0.000 |
|         auto_pc                                              |     0.000 |
|       xbar                                                   |     0.019 |
|         inst                                                 |     0.019 |
|           gen_samd.crossbar_samd                             |     0.019 |
|             addr_arbiter_ar                                  |     0.002 |
|             addr_arbiter_aw                                  |     0.001 |
|             gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[10].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[11].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[12].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[13].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[14].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[15].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[16].reg_slice_mi                |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[9].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.003 |
|               gen_multi_thread.arbiter_resp_inst             |     0.002 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw |     0.004 |
|               gen_multi_thread.arbiter_resp_inst             |     0.002 |
|               gen_multi_thread.mux_resp_multi_thread         |     0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|               wrouter_aw_fifo                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[4].srl_nx1               |    <0.001 |
|             splitter_aw_mi                                   |    <0.001 |
|     red_pitaya_pidv2_0                                       |     0.004 |
|       U0                                                     |     0.004 |
|         axi_red_pitaya_pidv2_inst                            |    <0.001 |
|         red_pitaya_pidv2Logic                                |     0.003 |
|         red_pitaya_pidv2handComm                             |    <0.001 |
|     redpitaya_adc_dac_clk_0                                  |     0.104 |
|       inst                                                   |     0.104 |
|     rst_processing_system7_0_125M                            |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     shifterReal_0                                            |    <0.001 |
|       U0                                                     |    <0.001 |
|     shifterReal_1                                            |    <0.001 |
|       U0                                                     |    <0.001 |
+--------------------------------------------------------------+-----------+


