// Seed: 4006315030
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7 = id_6;
endmodule
module module_2 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    output wor id_3
);
  wire id_5;
  id_6 :
  assert property (@(negedge -1) -1)
  else $signed(95);
  ;
  module_0 modCall_1 ();
endmodule
