#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 29 23:45:27 2022
# Process ID: 5176
# Current directory: C:/Users/bianca.palade/Desktop/assignment1/assign1.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10916 C:\Users\bianca.palade\Desktop\assignment1\assign1.2\assign1.xpr
# Log file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2/vivado.log
# Journal file: C:/Users/bianca.palade/Desktop/assignment1/assign1.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/bianca.palade/assign1/assign1' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/bianca.palade/Desktop/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'; using path 'C:/Users/bianca.palade/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 690.086 ; gain = 44.121
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'seq_core_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.sim/sim_1/behav/xsim/data_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj seq_core_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.srcs/sources_1/new/opcode.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.srcs/sim_1/new/seq_core_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.sim/sim_1/behav/xsim'
"xelab -wto f2d9520accde4101adaca746b9fef6bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_test_behav xil_defaultlib.seq_core_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f2d9520accde4101adaca746b9fef6bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_core_test_behav xil_defaultlib.seq_core_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_core
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.seq_core_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_core_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "seq_core_test_behav -key {Behavioral:sim_1:Functional:seq_core_test} -tclbatch {seq_core_test.tcl} -view {C:/Users/bianca.palade/Desktop/assignment1/assign1.2/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/bianca.palade/Desktop/assignment1/assign1.2/testbench_behav.wcfg
source seq_core_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 738.297 ; gain = 41.703
INFO: [USF-XSim-96] XSim completed. Design snapshot 'seq_core_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 738.297 ; gain = 44.008
launch_runs synth_1 -jobs 2
[Fri Apr 29 23:46:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Apr 29 23:47:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/bianca.palade/Desktop/assignment1/assign1.2/assign1.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 23:48:44 2022...
