Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e88ecc1c052c491188eb0a6f64fcd704 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rippleCarryCounterTestBench_behav xil_defaultlib.rippleCarryCounterTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.TFlipFlop
Compiling module xil_defaultlib.rippleCarryCounter
Compiling module xil_defaultlib.rippleCarryCounterTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot rippleCarryCounterTestBench_behav
