<profile>

<section name = "Vivado HLS Report for 'bitset_next'" level="0">
<item name = "Date">Mon Jul 14 21:51:15 2014
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">oil_plainc_hls</item>
<item name = "Solution">solution_virtex5</item>
<item name = "Product family">virtex5 virtex5_fpv5 </item>
<item name = "Target device">xc5vlx50tff1136-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">8.00, 4.69, 3.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="tmp_i1_p_bsf32_hw_fu_120">p_bsf32_hw, 0, 0, 1, 1, function</column>
<column name="tmp_i_p_bsf32_hw_fu_126">p_bsf32_hw, 0, 0, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 87</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, 110</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 84</column>
<column name="Register">-, -, 80, -</column>
<specialColumn name="Available">120, 48, 28800, 28800</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="tmp_i1_p_bsf32_hw_fu_120">p_bsf32_hw, 0, 0, 0, 55</column>
<column name="tmp_i_p_bsf32_hw_fu_126">p_bsf32_hw, 0, 0, 0, 55</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_1_fu_135_p2">+, 0, 0, 32, 32, 2</column>
<column name="bus_assign_fu_141_p2">and, 0, 0, 32, 32, 32</column>
<column name="tmp_25_1_fu_153_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_27_1_fu_159_p2">icmp, 0, 0, 11, 32, 1</column>
<column name="tmp_3_fu_147_p2">icmp, 0, 0, 11, 32, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="agg_result_bit_write_assign_phi_fu_109_p8">8, 2, 8, 16</column>
<column name="agg_result_bucket_index_write_assign_phi_fu_93_p8">2, 2, 2, 4</column>
<column name="agg_result_bucket_write_assign_phi_fu_58_p8">32, 2, 32, 64</column>
<column name="ap_reg_phiprechg_agg_result_bit_write_assign_reg_106pp0_it1">8, 3, 8, 24</column>
<column name="ap_reg_phiprechg_agg_result_bucket_index_write_assign_reg_88pp0_it1">2, 3, 2, 6</column>
<column name="ap_reg_phiprechg_agg_result_bucket_write_assign_reg_54pp0_it1">32, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_reg_phiprechg_agg_result_bit_write_assign_reg_106pp0_it1">8, 0, 8, 0</column>
<column name="ap_reg_phiprechg_agg_result_bucket_index_write_assign_reg_88pp0_it1">2, 0, 2, 0</column>
<column name="ap_reg_phiprechg_agg_result_bucket_write_assign_reg_54pp0_it1">32, 0, 32, 0</column>
<column name="ap_reg_phiprechg_agg_result_end_write_assign_reg_69pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="bus_assign_reg_219">32, 0, 32, 0</column>
<column name="tmp_3_reg_225">1, 0, 1, 0</column>
<column name="tmp_reg_214">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_return_0">out, 8, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_return_2">out, 32, ap_ctrl_hs, bitset_next, return value</column>
<column name="ap_return_3">out, 1, ap_ctrl_hs, bitset_next, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="r_bit">in, 8, ap_none, r_bit, scalar</column>
<column name="r_bucket_index">in, 8, ap_none, r_bucket_index, scalar</column>
<column name="r_bucket">in, 32, ap_none, r_bucket, scalar</column>
</table>
</item>
</section>
</profile>
