Analysis & Synthesis report for bus
Sun Aug 29 15:37:32 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |lcdlab3|LCD_Display:u1|next_command
  9. State Machine - |lcdlab3|LCD_Display:u1|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: LCD_Display:u1
 14. Port Connectivity Checks: "LCD_Display:u1"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Aug 29 15:37:32 2021       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; bus                                         ;
; Top-level Entity Name              ; lcdlab3                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 117                                         ;
;     Total combinational functions  ; 115                                         ;
;     Dedicated logic registers      ; 80                                          ;
; Total registers                    ; 80                                          ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lcdlab3            ; bus                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; reset_delay.v                    ; yes             ; User Verilog HDL File  ; C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v ;         ;
; lcdlab3.v                        ; yes             ; User Verilog HDL File  ; C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v     ;         ;
; LCD_Display.v                    ; yes             ; User Verilog HDL File  ; C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 117                   ;
;                                             ;                       ;
; Total combinational functions               ; 115                   ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 47                    ;
;     -- 3 input functions                    ; 5                     ;
;     -- <=2 input functions                  ; 63                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 74                    ;
;     -- arithmetic mode                      ; 41                    ;
;                                             ;                       ;
; Total registers                             ; 80                    ;
;     -- Dedicated logic registers            ; 80                    ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 15                    ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; Reset_Delay:r0|oRESET ;
; Maximum fan-out                             ; 58                    ;
; Total fan-out                               ; 625                   ;
; Average fan-out                             ; 2.68                  ;
+---------------------------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                          ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                           ; Entity Name        ; Library Name ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------------+--------------+
; |lcdlab3                      ; 115 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 15   ; 0            ; |lcdlab3                                      ; lcdlab3            ; work         ;
;    |LCD_Display:u1|           ; 88 (82)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcdlab3|LCD_Display:u1                       ; LCD_Display        ; work         ;
;       |LCD_display_string:u1| ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcdlab3|LCD_Display:u1|LCD_display_string:u1 ; LCD_display_string ; work         ;
;    |Reset_Delay:r0|           ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lcdlab3|Reset_Delay:r0                       ; Reset_Delay        ; work         ;
+-------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lcdlab3|LCD_Display:u1|next_command                                                                                                                                                                                                                                 ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lcdlab3|LCD_Display:u1|state                                                                                                                                                                                                          ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; LCD_Display:u1|LCD_RW_INT             ; Stuck at GND due to stuck port data_in ;
; LCD_Display:u1|next_command~2         ; Lost fanout                            ;
; LCD_Display:u1|next_command~3         ; Lost fanout                            ;
; LCD_Display:u1|next_command~4         ; Lost fanout                            ;
; LCD_Display:u1|next_command~5         ; Lost fanout                            ;
; LCD_Display:u1|state~14               ; Lost fanout                            ;
; LCD_Display:u1|state~15               ; Lost fanout                            ;
; LCD_Display:u1|state~16               ; Lost fanout                            ;
; LCD_Display:u1|state~17               ; Lost fanout                            ;
; Total Number of Removed Registers = 9 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 80    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lcdlab3|LCD_Display:u1|DATA_BUS_VALUE[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Display:u1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                    ;
; FUNC_SET       ; 0001  ; Unsigned Binary                    ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                    ;
; MODE_SET       ; 0011  ; Unsigned Binary                    ;
; Print_String   ; 0100  ; Unsigned Binary                    ;
; LINE2          ; 0101  ; Unsigned Binary                    ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                    ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                    ;
; RESET1         ; 1000  ; Unsigned Binary                    ;
; RESET2         ; 1001  ; Unsigned Binary                    ;
; RESET3         ; 1010  ; Unsigned Binary                    ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                    ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------+
; Port Connectivity Checks: "LCD_Display:u1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; hex0 ; Input ; Info     ; Stuck at GND     ;
; hex1 ; Input ; Info     ; Stuck at GND     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 80                          ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 38                          ;
;     ENA SLD           ; 5                           ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 117                         ;
;     arith             ; 41                          ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 76                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Aug 29 15:37:06 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/reset_delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcdlab3.v
    Info (12023): Found entity 1: lcdlab3 File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file lcd_display.v
    Info (12023): Found entity 1: LCD_Display File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 40
    Info (12023): Found entity 2: LCD_display_string File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_slow.v
    Info (12023): Found entity 1: slave_port_slow File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port_slow.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_slow.v
    Info (12023): Found entity 1: slave_4k_slow File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_4k_slow.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file tester.v
    Info (12023): Found entity 1: tester File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/tester.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file master_port_tb.v
    Info (12023): Found entity 1: master_port_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_port.v
    Info (12023): Found entity 1: master_port File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port_tb.v
    Info (12023): Found entity 1: master_out_port_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_out_port.v
    Info (12023): Found entity 1: master_out_port File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file master_module_tb.v
    Info (12023): Found entity 1: master_4k_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_module_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_module.v
    Info (12023): Found entity 1: master_module File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_module.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port_tb.v
    Info (12023): Found entity 1: master_in_port_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file master_in_port.v
    Info (12023): Found entity 1: master_in_port File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux_tb.v
    Info (12023): Found entity 1: Bus_mux_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_mux_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_mux.v
    Info (12023): Found entity 1: Bus_mux File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect_tb.v
    Info (12023): Found entity 1: Bus_interconnect_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_interconnect.v
    Info (12023): Found entity 1: Bus_interconnect File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter_tb.v
    Info (12023): Found entity 1: Bus_Arbiter_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus_arbiter.v
    Info (12023): Found entity 1: Bus_Arbiter File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k_tb.v
    Info (12023): Found entity 1: slave_4k_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_4k_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_4k.v
    Info (12023): Found entity 1: slave_4k File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port_tb.v
    Info (12023): Found entity 1: slave_out_port_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_out_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_out_port.v
    Info (12023): Found entity 1: slave_out_port File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port_tb.v
    Info (12023): Found entity 1: slave_in_port_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_in_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file slave_in_port.v
    Info (12023): Found entity 1: slave_in_port File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scaledclock.v
    Info (12023): Found entity 1: scaledclock File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/scaledclock.v Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file bin27.v
    Info (12023): Found entity 1: decoder File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 1
    Info (12023): Found entity 2: bin27 File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/bin27.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file slave_port.v
    Info (12023): Found entity 1: slave_port File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file slave_port_tb.v
    Info (12023): Found entity 1: slave_port_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/slave_port_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bram.v
    Info (12023): Found entity 1: BRAM File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/BRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file bram_test.v
    Info (12023): Found entity 1: BRAM_test File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/BRAM_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_event1.v
    Info (12023): Found entity 1: button_event1 File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file top_tb.v
    Info (12023): Found entity 1: top_tb File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/top_tb.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at Bus_interconnect_tb.v(65): created implicit net for "bus_busy" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect_tb.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(32): created implicit net for "s1_split_enabled" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(33): created implicit net for "s2_split_enabled" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at Bus_Arbiter_tb.v(34): created implicit net for "s3_split_enabled" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter_tb.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at top.v(122): created implicit net for "clk" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/top.v Line: 122
Warning (10222): Verilog HDL Parameter Declaration warning at master_in_port.v(31): Parameter Declaration in module "master_in_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v Line: 31
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(53): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at master_out_port.v(54): Parameter Declaration in module "master_out_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at button_event1.v(33): Parameter Declaration in module "button_event1" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/button_event1.v Line: 33
Info (12127): Elaborating entity "lcdlab3" for the top level hierarchy
Warning (10858): Verilog HDL warning at lcdlab3.v(18): object SW used but never assigned File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 18
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX0" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX1" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX2" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX3" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX4" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX5" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX6" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(19): object "HEX7" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(21): object "LEDR" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(22): object "GPIO_0" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(22): object "GPIO_1" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(29): object "RST" assigned a value but never read File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 29
Warning (10030): Net "SW[7..0]" at lcdlab3.v(18) has no driver or initial value, using a default initial value '0' File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 18
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 36
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_Display:u1" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 61
Info (12128): Elaborating entity "LCD_display_string" for hierarchy "LCD_Display:u1|LCD_display_string:u1" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 77
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[0]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[1]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[2]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[3]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[4]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[5]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[6]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
    Warning (13010): Node "LCD_Display:u1|DATA_BUS[7]~synth" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/LCD_Display.v Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 10
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 11
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/lcdlab3.v Line: 3
Info (21057): Implemented 134 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 119 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4743 megabytes
    Info: Processing ended: Sun Aug 29 15:37:32 2021
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sswic/System_BUS_Design/3. Quartus Projects/bus/output_files/bus.map.smsg.


