# Cryptographic processor configuration and initialization vector endianness

**Source**: Page 76, Chunk 385  
**Category**: Cryptographic processor configuration and initialization vector endianness  
**Chunk Index**: 385

---

Table 290. Initialization vector endianness in CRYP_IVx(L/R)R registers (AES). . . . . . . . . . . . . . . 1309
Table 291. Initialization vector endianness in CRYP_IVx(L/R)R registers (DES/TDES) . . . . . . . . . 1309
Table 292. Cryptographic processor configuration for
memory-to-peripheral DMA transfers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1309
peripheral-to-memory DMA transfers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1310

---

**AI Reasoning**: The content chunk discusses the initialization vector endianness and cryptographic processor configuration, which are technical specifications related to the hardware's cryptographic capabilities. Grouping this under 'specifications' keeps it broad and accessible, while the filename highlights the main focus on cryptographic processor and DMA transfers.
