<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln24_fu_227_p2" SOURCE="d5.cpp:24" VARIABLE="icmp_ln24" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_233_p2" SOURCE="d5.cpp:24" VARIABLE="add_ln24" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_227_p2" SOURCE="d5.cpp:34" VARIABLE="icmp_ln34" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_233_p2" SOURCE="d5.cpp:34" VARIABLE="add_ln34" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U53" SOURCE="d5.cpp:52" VARIABLE="tmp" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_614_p2" SOURCE="d5.cpp:51" VARIABLE="add_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_620_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_fu_626_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_fu_474_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_1_fu_647_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U54" SOURCE="d5.cpp:67" VARIABLE="tmp_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U44" SOURCE="d5.cpp:52" VARIABLE="mul_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1137_p2" SOURCE="d5.cpp:52" VARIABLE="add_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_2_fu_680_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U55" SOURCE="d5.cpp:52" VARIABLE="tmp_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U49" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_fu_1146_p2" SOURCE="d5.cpp:52" VARIABLE="icmp_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_707_p2" SOURCE="d5.cpp:51" VARIABLE="add_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_1_fu_713_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_1_fu_719_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_2_fu_478_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_3_fu_740_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U56" SOURCE="d5.cpp:67" VARIABLE="tmp_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U45" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_1156_p2" SOURCE="d5.cpp:52" VARIABLE="add_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_4_fu_773_p11" SOURCE="d5.cpp:52" VARIABLE="xor_ln52" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U57" SOURCE="d5.cpp:52" VARIABLE="tmp_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U50" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_1_fu_1165_p2" SOURCE="d5.cpp:52" VARIABLE="icmp_ln52_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_800_p2" SOURCE="" VARIABLE="empty_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_2_fu_806_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_2_fu_812_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_4_fu_482_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_5_fu_833_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U58" SOURCE="d5.cpp:52" VARIABLE="tmp_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U46" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_2_fu_1175_p2" SOURCE="d5.cpp:52" VARIABLE="add_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_6_fu_866_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U59" SOURCE="d5.cpp:52" VARIABLE="tmp_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U51" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_2_fu_1184_p2" SOURCE="d5.cpp:52" VARIABLE="icmp_ln52_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_893_p2" SOURCE="d5.cpp:51" VARIABLE="add_ln51_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_3_fu_899_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_3_fu_905_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_6_fu_486_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_7_fu_926_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U60" SOURCE="d5.cpp:52" VARIABLE="tmp_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U47" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_3_fu_1194_p2" SOURCE="d5.cpp:52" VARIABLE="add_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_8_fu_959_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U61" SOURCE="d5.cpp:52" VARIABLE="tmp_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_6ns_32_1_1_U52" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln52_3_fu_1203_p2" SOURCE="d5.cpp:52" VARIABLE="icmp_ln52_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_1209_p2" SOURCE="d5.cpp:51" VARIABLE="add_ln51_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_4_fu_986_p2" SOURCE="d5.cpp:51" VARIABLE="icmp_ln51_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln51_4_fu_992_p2" SOURCE="d5.cpp:51" VARIABLE="and_ln51_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="mul_ln52_8_fu_490_p10" SOURCE="d5.cpp:52" VARIABLE="select_ln52_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_9_fu_1013_p11" SOURCE="d5.cpp:52" VARIABLE="sub_ln52_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U62" SOURCE="d5.cpp:52" VARIABLE="tmp_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_7s_32_1_1_U48" SOURCE="d5.cpp:52" VARIABLE="mul_ln52_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_s_fu_1223_p11" SOURCE="d5.cpp:67" VARIABLE="sub_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_32_1_1_U63" SOURCE="d5.cpp:67" VARIABLE="tmp_s" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U25" SOURCE="d5.cpp:67" VARIABLE="mul_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_1244_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_fu_1040_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_fu_1250_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_10_fu_1259_p10" SOURCE="d5.cpp:67" VARIABLE="sub_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_32_1_1_U64" SOURCE="d5.cpp:67" VARIABLE="tmp_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_fu_1280_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U26" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_5_fu_1293_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_fu_1300_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U27" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_6_fu_1306_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_1_fu_1313_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_1_fu_1319_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_2_fu_1325_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_11_fu_1337_p9" SOURCE="d5.cpp:67" VARIABLE="xor_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_32_1_1_U65" SOURCE="d5.cpp:67" VARIABLE="tmp_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_fu_1356_p2" SOURCE="d5.cpp:67" VARIABLE="icmp_ln67" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U28" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_7_fu_1362_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_2_fu_1370_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U29" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_8_fu_1376_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_3_fu_1384_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_3_fu_1390_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_4_fu_1396_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_1_fu_1046_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_1_fu_1402_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_12_fu_1412_p8" SOURCE="d5.cpp:67" VARIABLE="sub_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_7_3_32_1_1_U66" SOURCE="d5.cpp:67" VARIABLE="tmp_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_1_fu_1431_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U30" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_9_fu_1444_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_4_fu_1451_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U31" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_10_fu_1457_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_5_fu_1464_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_5_fu_1470_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_5" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_6_fu_1476_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_13_fu_1488_p7" SOURCE="d5.cpp:67" VARIABLE="sub_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_6_3_32_1_1_U67" SOURCE="d5.cpp:67" VARIABLE="tmp_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_1_fu_1505_p2" SOURCE="d5.cpp:67" VARIABLE="icmp_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U32" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_11_fu_1511_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_6_fu_1519_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_6" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U33" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_12_fu_1525_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_7_fu_1533_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_7_fu_1539_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_7" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_8_fu_1545_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_2_fu_1052_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_2_fu_1551_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_14_fu_1561_p6" SOURCE="d5.cpp:67" VARIABLE="sub_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_32_1_1_U68" SOURCE="d5.cpp:67" VARIABLE="tmp_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_2_fu_1578_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U34" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_13_fu_1591_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_8_fu_1598_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_8" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U35" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_14_fu_1604_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_9_fu_1611_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_9_fu_1617_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_9" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_10_fu_1623_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="tmp_15_fu_1635_p5" SOURCE="d5.cpp:67" VARIABLE="xor_ln67_1" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_4_2_32_1_1_U69" SOURCE="d5.cpp:67" VARIABLE="tmp_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_2_fu_1650_p2" SOURCE="d5.cpp:67" VARIABLE="icmp_ln67_2" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U36" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_15_fu_1656_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_10_fu_1664_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_10" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U37" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_16_fu_1670_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_11_fu_1678_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_11_fu_1684_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_11" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_12_fu_1690_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_3_fu_1058_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_3_fu_1696_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_3_fu_1705_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U38" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_17_fu_1717_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_12_fu_1724_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_12" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U39" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_18_fu_1730_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_13_fu_1737_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_13_fu_1743_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_13" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_14_fu_1749_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln67_3_fu_1759_p2" SOURCE="d5.cpp:67" VARIABLE="icmp_ln67_3" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U40" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_19_fu_1765_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_19" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_14_fu_1773_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_14" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U41" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_20_fu_1779_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_20" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_15_fu_1787_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_15_fu_1793_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_15" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_16_fu_1799_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_4_fu_1805_p2" SOURCE="d5.cpp:66" VARIABLE="icmp_ln66_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln66_4_fu_1811_p2" SOURCE="d5.cpp:66" VARIABLE="and_ln66_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_4_fu_1821_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_4" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U42" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_21_fu_1833_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_21" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_16_fu_1840_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_16" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U43" SOURCE="d5.cpp:67" VARIABLE="mul_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln67_22_fu_1846_p3" SOURCE="d5.cpp:67" VARIABLE="select_ln67_22" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln67_17_fu_1854_p2" SOURCE="d5.cpp:67" VARIABLE="and_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_17_fu_1860_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_17" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln67_18_fu_1866_p2" SOURCE="d5.cpp:67" VARIABLE="add_ln67_18" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1064_p2" SOURCE="d5.cpp:39" VARIABLE="add_ln39" MODULE="fiat_25519_carry_mul_Pipeline_VITIS_LOOP_39_1" LOOP="VITIS_LOOP_39_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln86_fu_210_p2" SOURCE="d5.cpp:86" VARIABLE="icmp_ln86" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_216_p2" SOURCE="d5.cpp:86" VARIABLE="add_ln86" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_10_4_27_1_1_U110" SOURCE="d5.cpp:88" VARIABLE="tmp_s" MODULE="fiat_25519_carry_mul_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_516_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_550_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_2_fu_584_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_2" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_3_fu_653_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_3" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_4_fu_687_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_4" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_5_fu_721_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_5" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_6_fu_755_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_6" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_7_fu_789_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_7" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_8_fu_823_p2" SOURCE="d5.cpp:73" VARIABLE="add_ln73_8" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39ns_6ns_44_1_1_U124" SOURCE="d5.cpp:73" VARIABLE="mul_ln73" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_892_p2" SOURCE="d5.cpp:73" VARIABLE="out1_w" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_901_p2" SOURCE="d5.cpp:74" VARIABLE="add_ln74" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_610_p2" SOURCE="d5.cpp:74" VARIABLE="add_ln74_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_925_p2" SOURCE="d5.cpp:74" VARIABLE="out1_w_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_934_p2" SOURCE="d5.cpp:75" VARIABLE="add_ln75" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_616_p2" SOURCE="d5.cpp:75" VARIABLE="add_ln75_1" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_955_p2" SOURCE="d5.cpp:75" VARIABLE="out1_w_2" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_622_p2" SOURCE="d5.cpp:76" VARIABLE="out1_w_3" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_839_p2" SOURCE="d5.cpp:77" VARIABLE="out1_w_4" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_844_p2" SOURCE="d5.cpp:78" VARIABLE="out1_w_5" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_850_p2" SOURCE="d5.cpp:79" VARIABLE="out1_w_6" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_856_p2" SOURCE="d5.cpp:80" VARIABLE="out1_w_7" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_862_p2" SOURCE="d5.cpp:81" VARIABLE="out1_w_8" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_9_fu_868_p2" SOURCE="d5.cpp:82" VARIABLE="out1_w_9" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="fiat_25519_carry_mul" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="4" URAM="0"/>
</BindInfo>
