{
    "PDK": "gf180mcuD",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "DESIGN_NAME": "manchester_baby",
    "VERILOG_FILES": [
        "dir::logisim/hdl/base/logisimTickGenerator.v",
        "dir::logisim/hdl/base/LogisimClockComponent.v",
        "dir::logisim/hdl/gates/AND_GATE.v",
        "dir::logisim/hdl/gates/OR_GATE_BUS_5_INPUTS.v",
        "dir::logisim/hdl/gates/OR_GATE_3_INPUTS.v",
        "dir::logisim/hdl/gates/OR_GATE.v",
        "dir::logisim/hdl/gates/OR_GATE_BUS.v",
        "dir::logisim/hdl/circuit/main.v",
        "dir::logisim/hdl/toplevel/logisimTopLevelShell.v",
        "dir::logisim/hdl/plexers/Decoder_8.v",
        "dir::logisim/hdl/plexers/Multiplexer_bus_2.v",
        "dir::logisim/hdl/arith/Adder.v",
        "dir::logisim/hdl/arith/Comparator.v",
        "dir::logisim/hdl/arith/Subtractor.v",
        "dir::logisim/hdl/memory/REGISTER_FLIP_FLOP.v",
        "dir::logisim/hdl/memory/LogisimCounter.v",
        "dir::logisim/hdl/memory/S_R_FLIPFLOP.v",
        "dir::src/manchester_baby.v"
    ],
    "CLOCK_PORT": "clock",
    "CLOCK_PERIOD": "24.0",
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "_comment_FP_PDN_MACRO_HOOKS": "manchester_baby vdd vss vdd vss",
    "DESIGN_IS_CORE": 0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 210 210",

    "RT_MAX_LAYER": "Metal3",
    "VDD_NETS": [
        "vdd"
    ],
    "GND_NETS": [
        "vss"
    ],

    "_comment_GLB_RESIZER_DESIGN_OPTIMIZATIONS": false,
    "_comment_GLB_RESIZER_TIMING_OPTIMIZATIONS": false
}