#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan  1 15:44:14 2024
# Process ID: 3623
# Current directory: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1
# Command line: vivado -log FOC_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FOC_top.tcl
# Log file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/FOC_top.vds
# Journal file: /mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/vivado.jou
# Running On: LAPTOP-PAWEL, OS: Linux, CPU Frequency: 3193.908 MHz, CPU Physical cores: 16, Host memory: 8015 MB
#-----------------------------------------------------------
source FOC_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawel'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:12 . Memory (MB): peak = 2723.773 ; gain = 0.000 ; free physical = 2303 ; free virtual = 20609
Command: synth_design -top FOC_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3676
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 1398 ; free virtual = 19704
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FOC_top' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:62]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_AXI4Lite_Slave' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:7' bound to instance 'main_AXI4' of component 'FOC_AXI4Lite_Slave' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:189]
INFO: [Synth 8-638] synthesizing module 'FOC_AXI4Lite_Slave' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:91]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:235]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:365]
INFO: [Synth 8-256] done synthesizing module 'FOC_AXI4Lite_Slave' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4Lite_Slave.vhd:91]
	Parameter addr bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FOC_regXADC' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_regXADC.vhd:36' bound to instance 'main_regXADC' of component 'FOC_regXADC' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:222]
INFO: [Synth 8-638] synthesizing module 'FOC_regXADC' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_regXADC.vhd:48]
	Parameter addr bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FOC_regXADC' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_regXADC.vhd:48]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter valuesInputAmount bound to: 8 - type: integer 
	Parameter valuesOutputAmount bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FOC_AXI4RegistersHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:10' bound to instance 'main_AXI4RegistersHandler' of component 'FOC_AXI4RegistersHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:233]
INFO: [Synth 8-638] synthesizing module 'FOC_AXI4RegistersHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:29]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter valuesInputAmount bound to: 8 - type: integer 
	Parameter valuesOutputAmount bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FOC_AXI4RegistersHandler' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:29]
	Parameter sampling_time bound to: 0.000000 - type: double 
	Parameter step_scale bound to: 16 - type: integer 
	Parameter position_histeresis bound to: 8 - type: integer 
	Parameter pwm_period bound to: 4095 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
	Parameter fracBits bound to: 17 - type: integer 
	Parameter intBits bound to: 0 - type: integer 
	Parameter max_p_pid bound to: 18'b011111111111110011 
	Parameter min_p_pid bound to: 18'b100000000000001101 
	Parameter max_i_pid bound to: 18'b011111111111110011 
	Parameter min_i_pid bound to: 18'b100000000000001101 
	Parameter max_d_pid bound to: 18'b011111111111110011 
	Parameter min_d_pid bound to: 18'b100000000000001101 
	Parameter max_pid_pid bound to: 18'b011111111111110011 
	Parameter min_pid_pid bound to: 18'b000000000000000000 
INFO: [Synth 8-3491] module 'FOC_core' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:11' bound to instance 'FOC' of component 'FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:251]
INFO: [Synth 8-638] synthesizing module 'FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:56]
	Parameter sampling_time bound to: 0.000000 - type: double 
	Parameter step_scale bound to: 16 - type: integer 
	Parameter position_histeresis bound to: 8 - type: integer 
	Parameter pwm_period bound to: 4095 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
	Parameter fracBits bound to: 17 - type: integer 
	Parameter intBits bound to: 0 - type: integer 
	Parameter max_p_pid bound to: 18'b011111111111110011 
	Parameter min_p_pid bound to: 18'b100000000000001101 
	Parameter max_i_pid bound to: 18'b011111111111110011 
	Parameter min_i_pid bound to: 18'b100000000000001101 
	Parameter max_d_pid bound to: 18'b011111111111110011 
	Parameter min_d_pid bound to: 18'b100000000000001101 
	Parameter max_pid_pid bound to: 18'b011111111111110011 
	Parameter min_pid_pid bound to: 18'b000000000000000000 
INFO: [Synth 8-3491] module 'ILA_FOC_core' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-3623-LAPTOP-PAWEL/realtime/ILA_FOC_core_stub.vhdl:5' bound to instance 'ILA_main' of component 'ILA_FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:219]
INFO: [Synth 8-638] synthesizing module 'ILA_FOC_core' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-3623-LAPTOP-PAWEL/realtime/ILA_FOC_core_stub.vhdl:28]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringSTEPSignal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:245]
INFO: [Synth 8-638] synthesizing module 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:16]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'FOC_capacitiveFilter' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:16]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringDIRSignal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:256]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringEncoder0Signal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:267]
	Parameter capacity bound to: 10 - type: integer 
	Parameter histeresis bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FOC_capacitiveFilter' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:4' bound to instance 'filteringEncoder1PSignal' of component 'FOC_capacitiveFilter' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:278]
	Parameter step_scale bound to: 16 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'FOC_position_checker' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd:6' bound to instance 'position_checker' of component 'foc_position_checker' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:294]
INFO: [Synth 8-638] synthesizing module 'FOC_position_checker' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd:24]
	Parameter STEP_scale bound to: 16 - type: integer 
	Parameter full_rotate_pulses bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FOC_position_checker' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_position_checker.vhd:24]
	Parameter amountScalingParameters bound to: 1 - type: integer 
	Parameter positionScaler bound to: 18'b000000000010000000 
INFO: [Synth 8-3491] module 'FOC_torqueVectorGenerator' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:9' bound to instance 'torqueVectorGenerator' of component 'FOC_torqueVectorGenerator' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:317]
INFO: [Synth 8-638] synthesizing module 'FOC_torqueVectorGenerator' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:23]
	Parameter amountScalingParameters bound to: 1 - type: integer 
	Parameter positionScaler bound to: 18'b000000000010000000 
	Parameter amount bound to: 6 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:8' bound to instance 'calcProcessing' of component 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
	Parameter amount bound to: 6 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP_DSP_macro' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-3623-LAPTOP-PAWEL/realtime/mpDSP_DSP_macro_stub.vhdl:5' bound to instance 'DSP' of component 'mpDSP_DSP_macro' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:54]
INFO: [Synth 8-638] synthesizing module 'mpDSP_DSP_macro' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-3623-LAPTOP-PAWEL/realtime/mpDSP_DSP_macro_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'mpDSP' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:24]
INFO: [Synth 8-3491] module 'BRAM_SIN' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-3623-LAPTOP-PAWEL/realtime/BRAM_SIN_stub.vhdl:5' bound to instance 'sin_data' of component 'BRAM_SIN' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:83]
INFO: [Synth 8-638] synthesizing module 'BRAM_SIN' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/.Xil/Vivado-3623-LAPTOP-PAWEL/realtime/BRAM_SIN_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'FOC_torqueVectorGenerator' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:23]
INFO: [Synth 8-3491] module 'FOC_3levelSwitching' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:9' bound to instance 'torqueVectorGenerator_3levelSwitching' of component 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:330]
INFO: [Synth 8-638] synthesizing module 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:23]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FOC_3levelSwitching' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:23]
	Parameter max_p_pid bound to: 18'b011111111111110011 
	Parameter min_p_pid bound to: 18'b100000000000001101 
	Parameter max_i_pid bound to: 18'b011111111111110011 
	Parameter min_i_pid bound to: 18'b100000000000001101 
	Parameter max_d_pid bound to: 18'b011111111111110011 
	Parameter min_d_pid bound to: 18'b100000000000001101 
	Parameter max_pid_pid bound to: 18'b011111111111110011 
	Parameter min_pid_pid bound to: 18'b000000000000000000 
INFO: [Synth 8-3491] module 'PID' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:8' bound to instance 'PID_current' of component 'PID' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'PID' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:35]
	Parameter fracBits bound to: 17 - type: integer 
	Parameter intBits bound to: 0 - type: integer 
	Parameter max_p_pid bound to: 18'b011111111111110011 
	Parameter min_p_pid bound to: 18'b100000000000001101 
	Parameter max_i_pid bound to: 18'b011111111111110011 
	Parameter min_i_pid bound to: 18'b100000000000001101 
	Parameter max_d_pid bound to: 18'b011111111111110011 
	Parameter min_d_pid bound to: 18'b100000000000001101 
	Parameter max_pid_pid bound to: 18'b011111111111110011 
	Parameter min_pid_pid bound to: 18'b000000000000000000 
	Parameter amount bound to: 6 - type: integer 
	Parameter waitCycles bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'mpDSP' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/mpDSP.vhd:8' bound to instance 'DSP_instance' of component 'mpDSP' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:61]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:93]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:101]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'PID' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/PID.vhd:35]
INFO: [Synth 8-3491] module 'FOC_3levelSwitching' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:9' bound to instance 'PID_3levelSwitching' of component 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:372]
	Parameter PWMPeriod bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'PWM' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_PWM.vhd:9' bound to instance 'PWM_FOC' of component 'PWM' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:389]
INFO: [Synth 8-638] synthesizing module 'PWM' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_PWM.vhd:23]
	Parameter PWMPeriod bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_PWM.vhd:23]
INFO: [Synth 8-3491] module 'FOC_3levelSwitching' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:9' bound to instance 'PWM_FOC_3levelSwitching' of component 'FOC_3levelSwitching' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:402]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'FOC_deadTimeMOSFETsHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:4' bound to instance 'CH_U' of component 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:417]
INFO: [Synth 8-638] synthesizing module 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:17]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:25]
INFO: [Synth 8-226] default block is never used [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'FOC_deadTimeMOSFETsHandler' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:17]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'FOC_deadTimeMOSFETsHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:4' bound to instance 'CH_W' of component 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:429]
	Parameter deadTime bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'FOC_deadTimeMOSFETsHandler' declared at '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_deadTimeMOSFETsHandler.vhd:4' bound to instance 'CH_V' of component 'FOC_deadTimeMOSFETsHandler' [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'FOC_core' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'FOC_top' (0#1) [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:62]
WARNING: [Synth 8-3848] Net ext_slv_reg3 in module/entity FOC_AXI4RegistersHandler does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:23]
WARNING: [Synth 8-6014] Unused sequential element OUTPUT_reg was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_capacitiveFilter.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element B_reg_reg[3] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element B_reg_reg[2] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:76]
WARNING: [Synth 8-6014] Unused sequential element D_reg_reg[3] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element D_reg_reg[2] was removed.  [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_torqueVectorGenerator.vhd:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'torqueVectorGenerator'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:317]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PWM_FOC'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:389]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PID_3levelSwitching'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:372]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PID_current'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:346]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'torqueVectorGenerator_3levelSwitching'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:330]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PWM_FOC_3levelSwitching'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:402]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringSTEPSignal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:245]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'position_checker'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:294]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringDIRSignal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:256]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CH_U'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:417]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CH_V'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:441]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'CH_W'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:429]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FOC'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:251]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringEncoder1PSignal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:278]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filteringEncoder0Signal'. This will prevent further optimization [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_core.vhd:267]
WARNING: [Synth 8-3848] Net outputValues[7] in module/entity FOC_top does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:71]
WARNING: [Synth 8-3848] Net outputValues[6] in module/entity FOC_top does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:71]
WARNING: [Synth 8-3848] Net outputValues[5] in module/entity FOC_top does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:71]
WARNING: [Synth 8-3848] Net outputValues[4] in module/entity FOC_top does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:71]
WARNING: [Synth 8-3848] Net outputValues[3] in module/entity FOC_top does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:71]
WARNING: [Synth 8-3848] Net outputValues[0] in module/entity FOC_top does not have driver. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_TOP.vhd:71]
WARNING: [Synth 8-7129] Port ext_slv_reg3[31] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[30] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[29] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[28] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[27] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[26] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[25] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[24] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[23] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[22] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[21] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[20] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[19] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[18] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[17] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[16] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[15] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[14] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[13] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[12] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[11] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[10] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[9] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[8] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[7] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[6] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[5] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[4] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[3] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[2] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[1] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg3[0] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[31] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[30] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[29] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[28] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[23] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[22] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[21] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[20] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[19] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg0[18] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[31] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[30] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[29] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[28] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[27] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[26] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[25] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[24] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[23] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[22] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[21] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[20] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[19] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[18] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[17] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[16] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[15] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[14] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[13] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[12] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[11] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[10] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[9] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[8] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[7] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[6] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[5] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port ext_slv_reg1[4] in module FOC_AXI4RegistersHandler is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module FOC_AXI4Lite_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module FOC_AXI4Lite_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module FOC_AXI4Lite_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module FOC_AXI4Lite_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module FOC_AXI4Lite_Slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module FOC_AXI4Lite_Slave is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 1368 ; free virtual = 19674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 1368 ; free virtual = 19674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 1368 ; free virtual = 19674
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2723.777 ; gain = 0.000 ; free physical = 1360 ; free virtual = 19665
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN/BRAM_SIN_in_context.xdc] for cell 'FOC/torqueVectorGenerator/sin_data'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/BRAM_SIN/ip/BRAM_SIN/BRAM_SIN/BRAM_SIN_in_context.xdc] for cell 'FOC/torqueVectorGenerator/sin_data'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/torqueVectorGenerator/calcProcessing/DSP'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/torqueVectorGenerator/calcProcessing/DSP'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_current/DSP_instance/DSP'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/mpDSP_DSP_macro/mpDSP_DSP_macro/mpDSP_DSP_macro_in_context.xdc] for cell 'FOC/PID_current/DSP_instance/DSP'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/ILA_FOC_core/ILA_FOC_core_in_context.xdc] for cell 'FOC/ILA_main'
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.gen/sources_1/ip/ILA_FOC_core/ILA_FOC_core/ILA_FOC_core_in_context.xdc] for cell 'FOC/ILA_main'
Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc]
Finished Parsing XDC File [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/constrs_1/new/firstconstraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.805 ; gain = 0.000 ; free physical = 1187 ; free virtual = 19493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2787.805 ; gain = 0.000 ; free physical = 1191 ; free virtual = 19496
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FOC/torqueVectorGenerator/sin_data' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1333 ; free virtual = 19639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1333 ; free virtual = 19639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FOC/torqueVectorGenerator/sin_data. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/torqueVectorGenerator/calcProcessing/DSP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/PID_current/DSP_instance/DSP. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FOC/ILA_main. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1332 ; free virtual = 19638
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'operationSelector_reg' in module 'mpDSP__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'phaseSelectionHandler.poleIndex_reg' in module 'FOC_torqueVectorGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'phaseSelectionHandler.operationIndex_reg' in module 'FOC_torqueVectorGenerator'
INFO: [Synth 8-802] inferred FSM for state register 'operationSelector_reg' in module 'mpDSP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'operationSelector_reg' using encoding 'one-hot' in module 'mpDSP__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phaseSelectionHandler.poleIndex_reg' using encoding 'one-hot' in module 'FOC_torqueVectorGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'phaseSelectionHandler.operationIndex_reg' using encoding 'one-hot' in module 'FOC_torqueVectorGenerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'operationSelector_reg' using encoding 'one-hot' in module 'mpDSP'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1321 ; free virtual = 19627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   49 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 4     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               48 Bit    Registers := 20    
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 49    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 32    
+---Muxes : 
	   3 Input   48 Bit        Muxes := 5     
	   2 Input   48 Bit        Muxes := 7     
	   4 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   3 Input   18 Bit        Muxes := 10    
	   2 Input   18 Bit        Muxes := 30    
	   7 Input   18 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 28    
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 97    
	   5 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 51    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[5]' and it is trimmed from '18' to '1' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'main_AXI4RegistersHandler/inputValues_reg[4]' and it is trimmed from '18' to '15' bits. [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_AXI4RegistersHandler.vhd:39]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module FOC_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module FOC_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module FOC_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module FOC_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module FOC_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module FOC_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1299 ; free virtual = 19605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1180 ; free virtual = 19485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1165 ; free virtual = 19471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1162 ; free virtual = 19468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.srcs/sources_1/new/FOC_3levelSwitching.vhd:33]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |BRAM_SIN        |         1|
|2     |mpDSP_DSP_macro |         2|
|3     |ILA_FOC_core    |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |BRAM_SIN_bbox          |     1|
|2     |ILA_FOC_core_bbox      |     1|
|3     |mpDSP_DSP_macro_bbox   |     1|
|4     |mpDSP_DSP_macro_bbox_1 |     1|
|5     |BUFG                   |     2|
|6     |CARRY4                 |   138|
|7     |LUT1                   |   145|
|8     |LUT2                   |   389|
|9     |LUT3                   |   243|
|10    |LUT4                   |   236|
|11    |LUT5                   |   185|
|12    |LUT6                   |   360|
|13    |FDRE                   |  1543|
|14    |FDSE                   |   104|
|15    |IBUF                   |    75|
|16    |OBUF                   |    75|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1160 ; free virtual = 19466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 2787.805 ; gain = 0.000 ; free physical = 1214 ; free virtual = 19520
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2787.805 ; gain = 64.027 ; free physical = 1218 ; free virtual = 19523
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2787.805 ; gain = 0.000 ; free physical = 1312 ; free virtual = 19618
INFO: [Netlist 29-17] Analyzing 138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2787.805 ; gain = 0.000 ; free physical = 1251 ; free virtual = 19557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c2f719f3
INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 2787.805 ; gain = 64.031 ; free physical = 1348 ; free virtual = 19654
INFO: [Common 17-1381] The checkpoint '/mnt/d/Xilinx/Projects/Vivado/Field-Oriented-Control-on-ZYNQ/ip_repo/FOC_BLDC/FOC_BLDC.runs/synth_1/FOC_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FOC_top_utilization_synth.rpt -pb FOC_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  1 15:45:29 2024...
