
CONTROL_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000384e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011c  00800060  0000384e  000038e2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  0080017c  0080017c  000039fe  2**0
                  ALLOC
  3 .stab         00002874  00000000  00000000  00003a00  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001502  00000000  00000000  00006274  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00007776  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001ef  00000000  00000000  00007916  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002795  00000000  00000000  00007b05  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000012b4  00000000  00000000  0000a29a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001187  00000000  00000000  0000b54e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000c6d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000033f  00000000  00000000  0000c898  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001806  00000000  00000000  0000cbd7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000068  00000000  00000000  0000e3dd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 30 16 	jmp	0x2c60	; 0x2c60 <__vector_3>
      10:	0c 94 fd 15 	jmp	0x2bfa	; 0x2bfa <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 ca 15 	jmp	0x2b94	; 0x2b94 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 97 15 	jmp	0x2b2e	; 0x2b2e <__vector_8>
      24:	0c 94 31 15 	jmp	0x2a62	; 0x2a62 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 64 15 	jmp	0x2ac8	; 0x2ac8 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e4       	ldi	r30, 0x4E	; 78
      68:	f8 e3       	ldi	r31, 0x38	; 56
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e7       	ldi	r26, 0x7C	; 124
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 39       	cpi	r26, 0x96	; 150
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <main>
      8a:	0c 94 25 1c 	jmp	0x384a	; 0x384a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__muldi3>:
      92:	a0 e3       	ldi	r26, 0x30	; 48
      94:	b0 e0       	ldi	r27, 0x00	; 0
      96:	ef e4       	ldi	r30, 0x4F	; 79
      98:	f0 e0       	ldi	r31, 0x00	; 0
      9a:	0c 94 ee 1b 	jmp	0x37dc	; 0x37dc <__prologue_saves__>
      9e:	a8 e0       	ldi	r26, 0x08	; 8
      a0:	4e 01       	movw	r8, r28
      a2:	08 94       	sec
      a4:	81 1c       	adc	r8, r1
      a6:	91 1c       	adc	r9, r1
      a8:	f4 01       	movw	r30, r8
      aa:	ba 2f       	mov	r27, r26
      ac:	11 92       	st	Z+, r1
      ae:	ba 95       	dec	r27
      b0:	e9 f7       	brne	.-6      	; 0xac <__muldi3+0x1a>
      b2:	29 83       	std	Y+1, r18	; 0x01
      b4:	3a 83       	std	Y+2, r19	; 0x02
      b6:	4b 83       	std	Y+3, r20	; 0x03
      b8:	5c 83       	std	Y+4, r21	; 0x04
      ba:	6d 83       	std	Y+5, r22	; 0x05
      bc:	7e 83       	std	Y+6, r23	; 0x06
      be:	8f 83       	std	Y+7, r24	; 0x07
      c0:	98 87       	std	Y+8, r25	; 0x08
      c2:	ce 01       	movw	r24, r28
      c4:	09 96       	adiw	r24, 0x09	; 9
      c6:	fc 01       	movw	r30, r24
      c8:	11 92       	st	Z+, r1
      ca:	aa 95       	dec	r26
      cc:	e9 f7       	brne	.-6      	; 0xc8 <__muldi3+0x36>
      ce:	a9 86       	std	Y+9, r10	; 0x09
      d0:	ba 86       	std	Y+10, r11	; 0x0a
      d2:	cb 86       	std	Y+11, r12	; 0x0b
      d4:	dc 86       	std	Y+12, r13	; 0x0c
      d6:	ed 86       	std	Y+13, r14	; 0x0d
      d8:	fe 86       	std	Y+14, r15	; 0x0e
      da:	0f 87       	std	Y+15, r16	; 0x0f
      dc:	18 8b       	std	Y+16, r17	; 0x10
      de:	29 81       	ldd	r18, Y+1	; 0x01
      e0:	3a 81       	ldd	r19, Y+2	; 0x02
      e2:	4b 81       	ldd	r20, Y+3	; 0x03
      e4:	5c 81       	ldd	r21, Y+4	; 0x04
      e6:	2d a7       	std	Y+45, r18	; 0x2d
      e8:	3e a7       	std	Y+46, r19	; 0x2e
      ea:	4f a7       	std	Y+47, r20	; 0x2f
      ec:	58 ab       	std	Y+48, r21	; 0x30
      ee:	79 01       	movw	r14, r18
      f0:	8a 01       	movw	r16, r20
      f2:	8f ef       	ldi	r24, 0xFF	; 255
      f4:	9f ef       	ldi	r25, 0xFF	; 255
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b0 e0       	ldi	r27, 0x00	; 0
      fa:	e8 22       	and	r14, r24
      fc:	f9 22       	and	r15, r25
      fe:	0a 23       	and	r16, r26
     100:	1b 23       	and	r17, r27
     102:	1a 01       	movw	r2, r20
     104:	44 24       	eor	r4, r4
     106:	55 24       	eor	r5, r5
     108:	29 85       	ldd	r18, Y+9	; 0x09
     10a:	3a 85       	ldd	r19, Y+10	; 0x0a
     10c:	4b 85       	ldd	r20, Y+11	; 0x0b
     10e:	5c 85       	ldd	r21, Y+12	; 0x0c
     110:	29 a7       	std	Y+41, r18	; 0x29
     112:	3a a7       	std	Y+42, r19	; 0x2a
     114:	4b a7       	std	Y+43, r20	; 0x2b
     116:	5c a7       	std	Y+44, r21	; 0x2c
     118:	59 01       	movw	r10, r18
     11a:	6a 01       	movw	r12, r20
     11c:	a8 22       	and	r10, r24
     11e:	b9 22       	and	r11, r25
     120:	ca 22       	and	r12, r26
     122:	db 22       	and	r13, r27
     124:	3a 01       	movw	r6, r20
     126:	88 24       	eor	r8, r8
     128:	99 24       	eor	r9, r9
     12a:	c6 01       	movw	r24, r12
     12c:	b5 01       	movw	r22, r10
     12e:	a8 01       	movw	r20, r16
     130:	97 01       	movw	r18, r14
     132:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     136:	6d a3       	std	Y+37, r22	; 0x25
     138:	7e a3       	std	Y+38, r23	; 0x26
     13a:	8f a3       	std	Y+39, r24	; 0x27
     13c:	98 a7       	std	Y+40, r25	; 0x28
     13e:	c4 01       	movw	r24, r8
     140:	b3 01       	movw	r22, r6
     142:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     146:	69 a3       	std	Y+33, r22	; 0x21
     148:	7a a3       	std	Y+34, r23	; 0x22
     14a:	8b a3       	std	Y+35, r24	; 0x23
     14c:	9c a3       	std	Y+36, r25	; 0x24
     14e:	c6 01       	movw	r24, r12
     150:	b5 01       	movw	r22, r10
     152:	a2 01       	movw	r20, r4
     154:	91 01       	movw	r18, r2
     156:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     15a:	7b 01       	movw	r14, r22
     15c:	8c 01       	movw	r16, r24
     15e:	c4 01       	movw	r24, r8
     160:	b3 01       	movw	r22, r6
     162:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     166:	5b 01       	movw	r10, r22
     168:	6c 01       	movw	r12, r24
     16a:	89 a1       	ldd	r24, Y+33	; 0x21
     16c:	9a a1       	ldd	r25, Y+34	; 0x22
     16e:	ab a1       	ldd	r26, Y+35	; 0x23
     170:	bc a1       	ldd	r27, Y+36	; 0x24
     172:	8e 0d       	add	r24, r14
     174:	9f 1d       	adc	r25, r15
     176:	a0 1f       	adc	r26, r16
     178:	b1 1f       	adc	r27, r17
     17a:	89 a3       	std	Y+33, r24	; 0x21
     17c:	9a a3       	std	Y+34, r25	; 0x22
     17e:	ab a3       	std	Y+35, r26	; 0x23
     180:	bc a3       	std	Y+36, r27	; 0x24
     182:	2d a1       	ldd	r18, Y+37	; 0x25
     184:	3e a1       	ldd	r19, Y+38	; 0x26
     186:	4f a1       	ldd	r20, Y+39	; 0x27
     188:	58 a5       	ldd	r21, Y+40	; 0x28
     18a:	ca 01       	movw	r24, r20
     18c:	aa 27       	eor	r26, r26
     18e:	bb 27       	eor	r27, r27
     190:	29 a1       	ldd	r18, Y+33	; 0x21
     192:	3a a1       	ldd	r19, Y+34	; 0x22
     194:	4b a1       	ldd	r20, Y+35	; 0x23
     196:	5c a1       	ldd	r21, Y+36	; 0x24
     198:	28 0f       	add	r18, r24
     19a:	39 1f       	adc	r19, r25
     19c:	4a 1f       	adc	r20, r26
     19e:	5b 1f       	adc	r21, r27
     1a0:	29 a3       	std	Y+33, r18	; 0x21
     1a2:	3a a3       	std	Y+34, r19	; 0x22
     1a4:	4b a3       	std	Y+35, r20	; 0x23
     1a6:	5c a3       	std	Y+36, r21	; 0x24
     1a8:	2e 15       	cp	r18, r14
     1aa:	3f 05       	cpc	r19, r15
     1ac:	40 07       	cpc	r20, r16
     1ae:	51 07       	cpc	r21, r17
     1b0:	40 f4       	brcc	.+16     	; 0x1c2 <__muldi3+0x130>
     1b2:	80 e0       	ldi	r24, 0x00	; 0
     1b4:	90 e0       	ldi	r25, 0x00	; 0
     1b6:	a1 e0       	ldi	r26, 0x01	; 1
     1b8:	b0 e0       	ldi	r27, 0x00	; 0
     1ba:	a8 0e       	add	r10, r24
     1bc:	b9 1e       	adc	r11, r25
     1be:	ca 1e       	adc	r12, r26
     1c0:	db 1e       	adc	r13, r27
     1c2:	89 a1       	ldd	r24, Y+33	; 0x21
     1c4:	9a a1       	ldd	r25, Y+34	; 0x22
     1c6:	ab a1       	ldd	r26, Y+35	; 0x23
     1c8:	bc a1       	ldd	r27, Y+36	; 0x24
     1ca:	9d 01       	movw	r18, r26
     1cc:	44 27       	eor	r20, r20
     1ce:	55 27       	eor	r21, r21
     1d0:	2a 0d       	add	r18, r10
     1d2:	3b 1d       	adc	r19, r11
     1d4:	4c 1d       	adc	r20, r12
     1d6:	5d 1d       	adc	r21, r13
     1d8:	2d 8f       	std	Y+29, r18	; 0x1d
     1da:	3e 8f       	std	Y+30, r19	; 0x1e
     1dc:	4f 8f       	std	Y+31, r20	; 0x1f
     1de:	58 a3       	std	Y+32, r21	; 0x20
     1e0:	6c 01       	movw	r12, r24
     1e2:	bb 24       	eor	r11, r11
     1e4:	aa 24       	eor	r10, r10
     1e6:	8d a1       	ldd	r24, Y+37	; 0x25
     1e8:	9e a1       	ldd	r25, Y+38	; 0x26
     1ea:	af a1       	ldd	r26, Y+39	; 0x27
     1ec:	b8 a5       	ldd	r27, Y+40	; 0x28
     1ee:	a0 70       	andi	r26, 0x00	; 0
     1f0:	b0 70       	andi	r27, 0x00	; 0
     1f2:	a8 0e       	add	r10, r24
     1f4:	b9 1e       	adc	r11, r25
     1f6:	ca 1e       	adc	r12, r26
     1f8:	db 1e       	adc	r13, r27
     1fa:	a9 8e       	std	Y+25, r10	; 0x19
     1fc:	ba 8e       	std	Y+26, r11	; 0x1a
     1fe:	cb 8e       	std	Y+27, r12	; 0x1b
     200:	dc 8e       	std	Y+28, r13	; 0x1c
     202:	9a 8c       	ldd	r9, Y+26	; 0x1a
     204:	8b 8c       	ldd	r8, Y+27	; 0x1b
     206:	7c 8c       	ldd	r7, Y+28	; 0x1c
     208:	9e 8d       	ldd	r25, Y+30	; 0x1e
     20a:	6f 8d       	ldd	r22, Y+31	; 0x1f
     20c:	78 a1       	ldd	r23, Y+32	; 0x20
     20e:	fe 01       	movw	r30, r28
     210:	71 96       	adiw	r30, 0x11	; 17
     212:	88 e0       	ldi	r24, 0x08	; 8
     214:	df 01       	movw	r26, r30
     216:	1d 92       	st	X+, r1
     218:	8a 95       	dec	r24
     21a:	e9 f7       	brne	.-6      	; 0x216 <__muldi3+0x184>
     21c:	2d 8b       	std	Y+21, r18	; 0x15
     21e:	9e 8b       	std	Y+22, r25	; 0x16
     220:	6f 8b       	std	Y+23, r22	; 0x17
     222:	78 8f       	std	Y+24, r23	; 0x18
     224:	2d 85       	ldd	r18, Y+13	; 0x0d
     226:	3e 85       	ldd	r19, Y+14	; 0x0e
     228:	4f 85       	ldd	r20, Y+15	; 0x0f
     22a:	58 89       	ldd	r21, Y+16	; 0x10
     22c:	6d a5       	ldd	r22, Y+45	; 0x2d
     22e:	7e a5       	ldd	r23, Y+46	; 0x2e
     230:	8f a5       	ldd	r24, Y+47	; 0x2f
     232:	98 a9       	ldd	r25, Y+48	; 0x30
     234:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     238:	7b 01       	movw	r14, r22
     23a:	8c 01       	movw	r16, r24
     23c:	2d 81       	ldd	r18, Y+5	; 0x05
     23e:	3e 81       	ldd	r19, Y+6	; 0x06
     240:	4f 81       	ldd	r20, Y+7	; 0x07
     242:	58 85       	ldd	r21, Y+8	; 0x08
     244:	69 a5       	ldd	r22, Y+41	; 0x29
     246:	7a a5       	ldd	r23, Y+42	; 0x2a
     248:	8b a5       	ldd	r24, Y+43	; 0x2b
     24a:	9c a5       	ldd	r25, Y+44	; 0x2c
     24c:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     250:	e6 0e       	add	r14, r22
     252:	f7 1e       	adc	r15, r23
     254:	08 1f       	adc	r16, r24
     256:	19 1f       	adc	r17, r25
     258:	6d 89       	ldd	r22, Y+21	; 0x15
     25a:	7e 89       	ldd	r23, Y+22	; 0x16
     25c:	8f 89       	ldd	r24, Y+23	; 0x17
     25e:	98 8d       	ldd	r25, Y+24	; 0x18
     260:	6e 0d       	add	r22, r14
     262:	7f 1d       	adc	r23, r15
     264:	80 1f       	adc	r24, r16
     266:	91 1f       	adc	r25, r17
     268:	6d 8b       	std	Y+21, r22	; 0x15
     26a:	7e 8b       	std	Y+22, r23	; 0x16
     26c:	8f 8b       	std	Y+23, r24	; 0x17
     26e:	98 8f       	std	Y+24, r25	; 0x18
     270:	ee 89       	ldd	r30, Y+22	; 0x16
     272:	2a 2d       	mov	r18, r10
     274:	39 2d       	mov	r19, r9
     276:	48 2d       	mov	r20, r8
     278:	57 2d       	mov	r21, r7
     27a:	7e 2f       	mov	r23, r30
     27c:	8f 89       	ldd	r24, Y+23	; 0x17
     27e:	98 8d       	ldd	r25, Y+24	; 0x18
     280:	e0 96       	adiw	r28, 0x30	; 48
     282:	e2 e1       	ldi	r30, 0x12	; 18
     284:	0c 94 0a 1c 	jmp	0x3814	; 0x3814 <__epilogue_restores__>

00000288 <__lshrdi3>:
     288:	ef 92       	push	r14
     28a:	ff 92       	push	r15
     28c:	0f 93       	push	r16
     28e:	df 93       	push	r29
     290:	cf 93       	push	r28
     292:	cd b7       	in	r28, 0x3d	; 61
     294:	de b7       	in	r29, 0x3e	; 62
     296:	60 97       	sbiw	r28, 0x10	; 16
     298:	0f b6       	in	r0, 0x3f	; 63
     29a:	f8 94       	cli
     29c:	de bf       	out	0x3e, r29	; 62
     29e:	0f be       	out	0x3f, r0	; 63
     2a0:	cd bf       	out	0x3d, r28	; 61
     2a2:	a8 2f       	mov	r26, r24
     2a4:	00 23       	and	r16, r16
     2a6:	09 f4       	brne	.+2      	; 0x2aa <__lshrdi3+0x22>
     2a8:	61 c0       	rjmp	.+194    	; 0x36c <__lshrdi3+0xe4>
     2aa:	7e 01       	movw	r14, r28
     2ac:	08 94       	sec
     2ae:	e1 1c       	adc	r14, r1
     2b0:	f1 1c       	adc	r15, r1
     2b2:	88 e0       	ldi	r24, 0x08	; 8
     2b4:	f7 01       	movw	r30, r14
     2b6:	11 92       	st	Z+, r1
     2b8:	8a 95       	dec	r24
     2ba:	e9 f7       	brne	.-6      	; 0x2b6 <__lshrdi3+0x2e>
     2bc:	29 83       	std	Y+1, r18	; 0x01
     2be:	3a 83       	std	Y+2, r19	; 0x02
     2c0:	4b 83       	std	Y+3, r20	; 0x03
     2c2:	5c 83       	std	Y+4, r21	; 0x04
     2c4:	6d 83       	std	Y+5, r22	; 0x05
     2c6:	7e 83       	std	Y+6, r23	; 0x06
     2c8:	af 83       	std	Y+7, r26	; 0x07
     2ca:	98 87       	std	Y+8, r25	; 0x08
     2cc:	80 e2       	ldi	r24, 0x20	; 32
     2ce:	80 1b       	sub	r24, r16
     2d0:	e8 2f       	mov	r30, r24
     2d2:	ff 27       	eor	r31, r31
     2d4:	e7 fd       	sbrc	r30, 7
     2d6:	f0 95       	com	r31
     2d8:	4d 81       	ldd	r20, Y+5	; 0x05
     2da:	5e 81       	ldd	r21, Y+6	; 0x06
     2dc:	6f 81       	ldd	r22, Y+7	; 0x07
     2de:	78 85       	ldd	r23, Y+8	; 0x08
     2e0:	18 16       	cp	r1, r24
     2e2:	84 f0       	brlt	.+32     	; 0x304 <__lshrdi3+0x7c>
     2e4:	1d 86       	std	Y+13, r1	; 0x0d
     2e6:	1e 86       	std	Y+14, r1	; 0x0e
     2e8:	1f 86       	std	Y+15, r1	; 0x0f
     2ea:	18 8a       	std	Y+16, r1	; 0x10
     2ec:	88 27       	eor	r24, r24
     2ee:	99 27       	eor	r25, r25
     2f0:	8e 1b       	sub	r24, r30
     2f2:	9f 0b       	sbc	r25, r31
     2f4:	04 c0       	rjmp	.+8      	; 0x2fe <__lshrdi3+0x76>
     2f6:	76 95       	lsr	r23
     2f8:	67 95       	ror	r22
     2fa:	57 95       	ror	r21
     2fc:	47 95       	ror	r20
     2fe:	8a 95       	dec	r24
     300:	d2 f7       	brpl	.-12     	; 0x2f6 <__lshrdi3+0x6e>
     302:	28 c0       	rjmp	.+80     	; 0x354 <__lshrdi3+0xcc>
     304:	20 2f       	mov	r18, r16
     306:	33 27       	eor	r19, r19
     308:	27 fd       	sbrc	r18, 7
     30a:	30 95       	com	r19
     30c:	db 01       	movw	r26, r22
     30e:	ca 01       	movw	r24, r20
     310:	02 2e       	mov	r0, r18
     312:	04 c0       	rjmp	.+8      	; 0x31c <__lshrdi3+0x94>
     314:	b6 95       	lsr	r27
     316:	a7 95       	ror	r26
     318:	97 95       	ror	r25
     31a:	87 95       	ror	r24
     31c:	0a 94       	dec	r0
     31e:	d2 f7       	brpl	.-12     	; 0x314 <__lshrdi3+0x8c>
     320:	8d 87       	std	Y+13, r24	; 0x0d
     322:	9e 87       	std	Y+14, r25	; 0x0e
     324:	af 87       	std	Y+15, r26	; 0x0f
     326:	b8 8b       	std	Y+16, r27	; 0x10
     328:	04 c0       	rjmp	.+8      	; 0x332 <__lshrdi3+0xaa>
     32a:	44 0f       	add	r20, r20
     32c:	55 1f       	adc	r21, r21
     32e:	66 1f       	adc	r22, r22
     330:	77 1f       	adc	r23, r23
     332:	ea 95       	dec	r30
     334:	d2 f7       	brpl	.-12     	; 0x32a <__lshrdi3+0xa2>
     336:	89 81       	ldd	r24, Y+1	; 0x01
     338:	9a 81       	ldd	r25, Y+2	; 0x02
     33a:	ab 81       	ldd	r26, Y+3	; 0x03
     33c:	bc 81       	ldd	r27, Y+4	; 0x04
     33e:	04 c0       	rjmp	.+8      	; 0x348 <__lshrdi3+0xc0>
     340:	b6 95       	lsr	r27
     342:	a7 95       	ror	r26
     344:	97 95       	ror	r25
     346:	87 95       	ror	r24
     348:	2a 95       	dec	r18
     34a:	d2 f7       	brpl	.-12     	; 0x340 <__lshrdi3+0xb8>
     34c:	48 2b       	or	r20, r24
     34e:	59 2b       	or	r21, r25
     350:	6a 2b       	or	r22, r26
     352:	7b 2b       	or	r23, r27
     354:	49 87       	std	Y+9, r20	; 0x09
     356:	5a 87       	std	Y+10, r21	; 0x0a
     358:	6b 87       	std	Y+11, r22	; 0x0b
     35a:	7c 87       	std	Y+12, r23	; 0x0c
     35c:	29 85       	ldd	r18, Y+9	; 0x09
     35e:	3a 85       	ldd	r19, Y+10	; 0x0a
     360:	4b 85       	ldd	r20, Y+11	; 0x0b
     362:	5c 85       	ldd	r21, Y+12	; 0x0c
     364:	6d 85       	ldd	r22, Y+13	; 0x0d
     366:	7e 85       	ldd	r23, Y+14	; 0x0e
     368:	af 85       	ldd	r26, Y+15	; 0x0f
     36a:	98 89       	ldd	r25, Y+16	; 0x10
     36c:	8a 2f       	mov	r24, r26
     36e:	60 96       	adiw	r28, 0x10	; 16
     370:	0f b6       	in	r0, 0x3f	; 63
     372:	f8 94       	cli
     374:	de bf       	out	0x3e, r29	; 62
     376:	0f be       	out	0x3f, r0	; 63
     378:	cd bf       	out	0x3d, r28	; 61
     37a:	cf 91       	pop	r28
     37c:	df 91       	pop	r29
     37e:	0f 91       	pop	r16
     380:	ff 90       	pop	r15
     382:	ef 90       	pop	r14
     384:	08 95       	ret

00000386 <__fixunssfsi>:
     386:	ef 92       	push	r14
     388:	ff 92       	push	r15
     38a:	0f 93       	push	r16
     38c:	1f 93       	push	r17
     38e:	7b 01       	movw	r14, r22
     390:	8c 01       	movw	r16, r24
     392:	20 e0       	ldi	r18, 0x00	; 0
     394:	30 e0       	ldi	r19, 0x00	; 0
     396:	40 e0       	ldi	r20, 0x00	; 0
     398:	5f e4       	ldi	r21, 0x4F	; 79
     39a:	0e 94 38 0b 	call	0x1670	; 0x1670 <__gesf2>
     39e:	88 23       	and	r24, r24
     3a0:	8c f0       	brlt	.+34     	; 0x3c4 <__fixunssfsi+0x3e>
     3a2:	c8 01       	movw	r24, r16
     3a4:	b7 01       	movw	r22, r14
     3a6:	20 e0       	ldi	r18, 0x00	; 0
     3a8:	30 e0       	ldi	r19, 0x00	; 0
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	5f e4       	ldi	r21, 0x4F	; 79
     3ae:	0e 94 b0 09 	call	0x1360	; 0x1360 <__subsf3>
     3b2:	0e 94 98 0b 	call	0x1730	; 0x1730 <__fixsfsi>
     3b6:	9b 01       	movw	r18, r22
     3b8:	ac 01       	movw	r20, r24
     3ba:	20 50       	subi	r18, 0x00	; 0
     3bc:	30 40       	sbci	r19, 0x00	; 0
     3be:	40 40       	sbci	r20, 0x00	; 0
     3c0:	50 48       	sbci	r21, 0x80	; 128
     3c2:	06 c0       	rjmp	.+12     	; 0x3d0 <__fixunssfsi+0x4a>
     3c4:	c8 01       	movw	r24, r16
     3c6:	b7 01       	movw	r22, r14
     3c8:	0e 94 98 0b 	call	0x1730	; 0x1730 <__fixsfsi>
     3cc:	9b 01       	movw	r18, r22
     3ce:	ac 01       	movw	r20, r24
     3d0:	b9 01       	movw	r22, r18
     3d2:	ca 01       	movw	r24, r20
     3d4:	1f 91       	pop	r17
     3d6:	0f 91       	pop	r16
     3d8:	ff 90       	pop	r15
     3da:	ef 90       	pop	r14
     3dc:	08 95       	ret

000003de <__udivdi3>:
     3de:	ae e5       	ldi	r26, 0x5E	; 94
     3e0:	b0 e0       	ldi	r27, 0x00	; 0
     3e2:	e5 ef       	ldi	r30, 0xF5	; 245
     3e4:	f1 e0       	ldi	r31, 0x01	; 1
     3e6:	0c 94 ee 1b 	jmp	0x37dc	; 0x37dc <__prologue_saves__>
     3ea:	a8 e0       	ldi	r26, 0x08	; 8
     3ec:	4e 01       	movw	r8, r28
     3ee:	08 94       	sec
     3f0:	81 1c       	adc	r8, r1
     3f2:	91 1c       	adc	r9, r1
     3f4:	f4 01       	movw	r30, r8
     3f6:	6a 2e       	mov	r6, r26
     3f8:	11 92       	st	Z+, r1
     3fa:	6a 94       	dec	r6
     3fc:	e9 f7       	brne	.-6      	; 0x3f8 <__udivdi3+0x1a>
     3fe:	29 83       	std	Y+1, r18	; 0x01
     400:	3a 83       	std	Y+2, r19	; 0x02
     402:	4b 83       	std	Y+3, r20	; 0x03
     404:	5c 83       	std	Y+4, r21	; 0x04
     406:	6d 83       	std	Y+5, r22	; 0x05
     408:	7e 83       	std	Y+6, r23	; 0x06
     40a:	8f 83       	std	Y+7, r24	; 0x07
     40c:	98 87       	std	Y+8, r25	; 0x08
     40e:	ce 01       	movw	r24, r28
     410:	09 96       	adiw	r24, 0x09	; 9
     412:	fc 01       	movw	r30, r24
     414:	11 92       	st	Z+, r1
     416:	aa 95       	dec	r26
     418:	e9 f7       	brne	.-6      	; 0x414 <__udivdi3+0x36>
     41a:	a9 86       	std	Y+9, r10	; 0x09
     41c:	ba 86       	std	Y+10, r11	; 0x0a
     41e:	cb 86       	std	Y+11, r12	; 0x0b
     420:	dc 86       	std	Y+12, r13	; 0x0c
     422:	ed 86       	std	Y+13, r14	; 0x0d
     424:	fe 86       	std	Y+14, r15	; 0x0e
     426:	0f 87       	std	Y+15, r16	; 0x0f
     428:	18 8b       	std	Y+16, r17	; 0x10
     42a:	29 84       	ldd	r2, Y+9	; 0x09
     42c:	3a 84       	ldd	r3, Y+10	; 0x0a
     42e:	4b 84       	ldd	r4, Y+11	; 0x0b
     430:	5c 84       	ldd	r5, Y+12	; 0x0c
     432:	ed 84       	ldd	r14, Y+13	; 0x0d
     434:	fe 84       	ldd	r15, Y+14	; 0x0e
     436:	0f 85       	ldd	r16, Y+15	; 0x0f
     438:	18 89       	ldd	r17, Y+16	; 0x10
     43a:	69 80       	ldd	r6, Y+1	; 0x01
     43c:	7a 80       	ldd	r7, Y+2	; 0x02
     43e:	8b 80       	ldd	r8, Y+3	; 0x03
     440:	9c 80       	ldd	r9, Y+4	; 0x04
     442:	6d a6       	std	Y+45, r6	; 0x2d
     444:	7e a6       	std	Y+46, r7	; 0x2e
     446:	8f a6       	std	Y+47, r8	; 0x2f
     448:	98 aa       	std	Y+48, r9	; 0x30
     44a:	6d 80       	ldd	r6, Y+5	; 0x05
     44c:	7e 80       	ldd	r7, Y+6	; 0x06
     44e:	8f 80       	ldd	r8, Y+7	; 0x07
     450:	98 84       	ldd	r9, Y+8	; 0x08
     452:	e1 14       	cp	r14, r1
     454:	f1 04       	cpc	r15, r1
     456:	01 05       	cpc	r16, r1
     458:	11 05       	cpc	r17, r1
     45a:	09 f0       	breq	.+2      	; 0x45e <__udivdi3+0x80>
     45c:	b3 c3       	rjmp	.+1894   	; 0xbc4 <__stack+0x765>
     45e:	62 14       	cp	r6, r2
     460:	73 04       	cpc	r7, r3
     462:	84 04       	cpc	r8, r4
     464:	95 04       	cpc	r9, r5
     466:	08 f0       	brcs	.+2      	; 0x46a <__stack+0xb>
     468:	3d c1       	rjmp	.+634    	; 0x6e4 <__stack+0x285>
     46a:	00 e0       	ldi	r16, 0x00	; 0
     46c:	20 16       	cp	r2, r16
     46e:	00 e0       	ldi	r16, 0x00	; 0
     470:	30 06       	cpc	r3, r16
     472:	01 e0       	ldi	r16, 0x01	; 1
     474:	40 06       	cpc	r4, r16
     476:	00 e0       	ldi	r16, 0x00	; 0
     478:	50 06       	cpc	r5, r16
     47a:	88 f4       	brcc	.+34     	; 0x49e <__stack+0x3f>
     47c:	1f ef       	ldi	r17, 0xFF	; 255
     47e:	21 16       	cp	r2, r17
     480:	31 04       	cpc	r3, r1
     482:	41 04       	cpc	r4, r1
     484:	51 04       	cpc	r5, r1
     486:	39 f0       	breq	.+14     	; 0x496 <__stack+0x37>
     488:	30 f0       	brcs	.+12     	; 0x496 <__stack+0x37>
     48a:	48 e0       	ldi	r20, 0x08	; 8
     48c:	e4 2e       	mov	r14, r20
     48e:	f1 2c       	mov	r15, r1
     490:	01 2d       	mov	r16, r1
     492:	11 2d       	mov	r17, r1
     494:	18 c0       	rjmp	.+48     	; 0x4c6 <__stack+0x67>
     496:	ee 24       	eor	r14, r14
     498:	ff 24       	eor	r15, r15
     49a:	87 01       	movw	r16, r14
     49c:	14 c0       	rjmp	.+40     	; 0x4c6 <__stack+0x67>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	22 16       	cp	r2, r18
     4a2:	20 e0       	ldi	r18, 0x00	; 0
     4a4:	32 06       	cpc	r3, r18
     4a6:	20 e0       	ldi	r18, 0x00	; 0
     4a8:	42 06       	cpc	r4, r18
     4aa:	21 e0       	ldi	r18, 0x01	; 1
     4ac:	52 06       	cpc	r5, r18
     4ae:	30 f0       	brcs	.+12     	; 0x4bc <__stack+0x5d>
     4b0:	38 e1       	ldi	r19, 0x18	; 24
     4b2:	e3 2e       	mov	r14, r19
     4b4:	f1 2c       	mov	r15, r1
     4b6:	01 2d       	mov	r16, r1
     4b8:	11 2d       	mov	r17, r1
     4ba:	05 c0       	rjmp	.+10     	; 0x4c6 <__stack+0x67>
     4bc:	20 e1       	ldi	r18, 0x10	; 16
     4be:	e2 2e       	mov	r14, r18
     4c0:	f1 2c       	mov	r15, r1
     4c2:	01 2d       	mov	r16, r1
     4c4:	11 2d       	mov	r17, r1
     4c6:	d2 01       	movw	r26, r4
     4c8:	c1 01       	movw	r24, r2
     4ca:	0e 2c       	mov	r0, r14
     4cc:	04 c0       	rjmp	.+8      	; 0x4d6 <__stack+0x77>
     4ce:	b6 95       	lsr	r27
     4d0:	a7 95       	ror	r26
     4d2:	97 95       	ror	r25
     4d4:	87 95       	ror	r24
     4d6:	0a 94       	dec	r0
     4d8:	d2 f7       	brpl	.-12     	; 0x4ce <__stack+0x6f>
     4da:	88 59       	subi	r24, 0x98	; 152
     4dc:	9f 4f       	sbci	r25, 0xFF	; 255
     4de:	dc 01       	movw	r26, r24
     4e0:	2c 91       	ld	r18, X
     4e2:	80 e2       	ldi	r24, 0x20	; 32
     4e4:	90 e0       	ldi	r25, 0x00	; 0
     4e6:	a0 e0       	ldi	r26, 0x00	; 0
     4e8:	b0 e0       	ldi	r27, 0x00	; 0
     4ea:	8e 19       	sub	r24, r14
     4ec:	9f 09       	sbc	r25, r15
     4ee:	a0 0b       	sbc	r26, r16
     4f0:	b1 0b       	sbc	r27, r17
     4f2:	7c 01       	movw	r14, r24
     4f4:	8d 01       	movw	r16, r26
     4f6:	e2 1a       	sub	r14, r18
     4f8:	f1 08       	sbc	r15, r1
     4fa:	01 09       	sbc	r16, r1
     4fc:	11 09       	sbc	r17, r1
     4fe:	e1 14       	cp	r14, r1
     500:	f1 04       	cpc	r15, r1
     502:	01 05       	cpc	r16, r1
     504:	11 05       	cpc	r17, r1
     506:	a1 f1       	breq	.+104    	; 0x570 <__stack+0x111>
     508:	0e 2c       	mov	r0, r14
     50a:	04 c0       	rjmp	.+8      	; 0x514 <__stack+0xb5>
     50c:	22 0c       	add	r2, r2
     50e:	33 1c       	adc	r3, r3
     510:	44 1c       	adc	r4, r4
     512:	55 1c       	adc	r5, r5
     514:	0a 94       	dec	r0
     516:	d2 f7       	brpl	.-12     	; 0x50c <__stack+0xad>
     518:	a4 01       	movw	r20, r8
     51a:	93 01       	movw	r18, r6
     51c:	0e 2c       	mov	r0, r14
     51e:	04 c0       	rjmp	.+8      	; 0x528 <__stack+0xc9>
     520:	22 0f       	add	r18, r18
     522:	33 1f       	adc	r19, r19
     524:	44 1f       	adc	r20, r20
     526:	55 1f       	adc	r21, r21
     528:	0a 94       	dec	r0
     52a:	d2 f7       	brpl	.-12     	; 0x520 <__stack+0xc1>
     52c:	80 e2       	ldi	r24, 0x20	; 32
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	8e 19       	sub	r24, r14
     532:	9f 09       	sbc	r25, r15
     534:	6d a4       	ldd	r6, Y+45	; 0x2d
     536:	7e a4       	ldd	r7, Y+46	; 0x2e
     538:	8f a4       	ldd	r8, Y+47	; 0x2f
     53a:	98 a8       	ldd	r9, Y+48	; 0x30
     53c:	04 c0       	rjmp	.+8      	; 0x546 <__stack+0xe7>
     53e:	96 94       	lsr	r9
     540:	87 94       	ror	r8
     542:	77 94       	ror	r7
     544:	67 94       	ror	r6
     546:	8a 95       	dec	r24
     548:	d2 f7       	brpl	.-12     	; 0x53e <__stack+0xdf>
     54a:	62 2a       	or	r6, r18
     54c:	73 2a       	or	r7, r19
     54e:	84 2a       	or	r8, r20
     550:	95 2a       	or	r9, r21
     552:	ad a4       	ldd	r10, Y+45	; 0x2d
     554:	be a4       	ldd	r11, Y+46	; 0x2e
     556:	cf a4       	ldd	r12, Y+47	; 0x2f
     558:	d8 a8       	ldd	r13, Y+48	; 0x30
     55a:	04 c0       	rjmp	.+8      	; 0x564 <__stack+0x105>
     55c:	aa 0c       	add	r10, r10
     55e:	bb 1c       	adc	r11, r11
     560:	cc 1c       	adc	r12, r12
     562:	dd 1c       	adc	r13, r13
     564:	ea 94       	dec	r14
     566:	d2 f7       	brpl	.-12     	; 0x55c <__stack+0xfd>
     568:	ad a6       	std	Y+45, r10	; 0x2d
     56a:	be a6       	std	Y+46, r11	; 0x2e
     56c:	cf a6       	std	Y+47, r12	; 0x2f
     56e:	d8 aa       	std	Y+48, r13	; 0x30
     570:	62 01       	movw	r12, r4
     572:	ee 24       	eor	r14, r14
     574:	ff 24       	eor	r15, r15
     576:	cd aa       	std	Y+53, r12	; 0x35
     578:	de aa       	std	Y+54, r13	; 0x36
     57a:	ef aa       	std	Y+55, r14	; 0x37
     57c:	f8 ae       	std	Y+56, r15	; 0x38
     57e:	92 01       	movw	r18, r4
     580:	81 01       	movw	r16, r2
     582:	20 70       	andi	r18, 0x00	; 0
     584:	30 70       	andi	r19, 0x00	; 0
     586:	09 af       	std	Y+57, r16	; 0x39
     588:	1a af       	std	Y+58, r17	; 0x3a
     58a:	2b af       	std	Y+59, r18	; 0x3b
     58c:	3c af       	std	Y+60, r19	; 0x3c
     58e:	c4 01       	movw	r24, r8
     590:	b3 01       	movw	r22, r6
     592:	a7 01       	movw	r20, r14
     594:	96 01       	movw	r18, r12
     596:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     59a:	7b 01       	movw	r14, r22
     59c:	8c 01       	movw	r16, r24
     59e:	c4 01       	movw	r24, r8
     5a0:	b3 01       	movw	r22, r6
     5a2:	2d a9       	ldd	r18, Y+53	; 0x35
     5a4:	3e a9       	ldd	r19, Y+54	; 0x36
     5a6:	4f a9       	ldd	r20, Y+55	; 0x37
     5a8:	58 ad       	ldd	r21, Y+56	; 0x38
     5aa:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     5ae:	c9 01       	movw	r24, r18
     5b0:	da 01       	movw	r26, r20
     5b2:	3c 01       	movw	r6, r24
     5b4:	4d 01       	movw	r8, r26
     5b6:	c4 01       	movw	r24, r8
     5b8:	b3 01       	movw	r22, r6
     5ba:	29 ad       	ldd	r18, Y+57	; 0x39
     5bc:	3a ad       	ldd	r19, Y+58	; 0x3a
     5be:	4b ad       	ldd	r20, Y+59	; 0x3b
     5c0:	5c ad       	ldd	r21, Y+60	; 0x3c
     5c2:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     5c6:	9b 01       	movw	r18, r22
     5c8:	ac 01       	movw	r20, r24
     5ca:	87 01       	movw	r16, r14
     5cc:	ff 24       	eor	r15, r15
     5ce:	ee 24       	eor	r14, r14
     5d0:	ad a4       	ldd	r10, Y+45	; 0x2d
     5d2:	be a4       	ldd	r11, Y+46	; 0x2e
     5d4:	cf a4       	ldd	r12, Y+47	; 0x2f
     5d6:	d8 a8       	ldd	r13, Y+48	; 0x30
     5d8:	c6 01       	movw	r24, r12
     5da:	aa 27       	eor	r26, r26
     5dc:	bb 27       	eor	r27, r27
     5de:	57 01       	movw	r10, r14
     5e0:	68 01       	movw	r12, r16
     5e2:	a8 2a       	or	r10, r24
     5e4:	b9 2a       	or	r11, r25
     5e6:	ca 2a       	or	r12, r26
     5e8:	db 2a       	or	r13, r27
     5ea:	a2 16       	cp	r10, r18
     5ec:	b3 06       	cpc	r11, r19
     5ee:	c4 06       	cpc	r12, r20
     5f0:	d5 06       	cpc	r13, r21
     5f2:	e0 f4       	brcc	.+56     	; 0x62c <__stack+0x1cd>
     5f4:	08 94       	sec
     5f6:	61 08       	sbc	r6, r1
     5f8:	71 08       	sbc	r7, r1
     5fa:	81 08       	sbc	r8, r1
     5fc:	91 08       	sbc	r9, r1
     5fe:	a2 0c       	add	r10, r2
     600:	b3 1c       	adc	r11, r3
     602:	c4 1c       	adc	r12, r4
     604:	d5 1c       	adc	r13, r5
     606:	a2 14       	cp	r10, r2
     608:	b3 04       	cpc	r11, r3
     60a:	c4 04       	cpc	r12, r4
     60c:	d5 04       	cpc	r13, r5
     60e:	70 f0       	brcs	.+28     	; 0x62c <__stack+0x1cd>
     610:	a2 16       	cp	r10, r18
     612:	b3 06       	cpc	r11, r19
     614:	c4 06       	cpc	r12, r20
     616:	d5 06       	cpc	r13, r21
     618:	48 f4       	brcc	.+18     	; 0x62c <__stack+0x1cd>
     61a:	08 94       	sec
     61c:	61 08       	sbc	r6, r1
     61e:	71 08       	sbc	r7, r1
     620:	81 08       	sbc	r8, r1
     622:	91 08       	sbc	r9, r1
     624:	a2 0c       	add	r10, r2
     626:	b3 1c       	adc	r11, r3
     628:	c4 1c       	adc	r12, r4
     62a:	d5 1c       	adc	r13, r5
     62c:	a2 1a       	sub	r10, r18
     62e:	b3 0a       	sbc	r11, r19
     630:	c4 0a       	sbc	r12, r20
     632:	d5 0a       	sbc	r13, r21
     634:	c6 01       	movw	r24, r12
     636:	b5 01       	movw	r22, r10
     638:	2d a9       	ldd	r18, Y+53	; 0x35
     63a:	3e a9       	ldd	r19, Y+54	; 0x36
     63c:	4f a9       	ldd	r20, Y+55	; 0x37
     63e:	58 ad       	ldd	r21, Y+56	; 0x38
     640:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     644:	7b 01       	movw	r14, r22
     646:	8c 01       	movw	r16, r24
     648:	c6 01       	movw	r24, r12
     64a:	b5 01       	movw	r22, r10
     64c:	2d a9       	ldd	r18, Y+53	; 0x35
     64e:	3e a9       	ldd	r19, Y+54	; 0x36
     650:	4f a9       	ldd	r20, Y+55	; 0x37
     652:	58 ad       	ldd	r21, Y+56	; 0x38
     654:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     658:	c9 01       	movw	r24, r18
     65a:	da 01       	movw	r26, r20
     65c:	5c 01       	movw	r10, r24
     65e:	6d 01       	movw	r12, r26
     660:	c6 01       	movw	r24, r12
     662:	b5 01       	movw	r22, r10
     664:	29 ad       	ldd	r18, Y+57	; 0x39
     666:	3a ad       	ldd	r19, Y+58	; 0x3a
     668:	4b ad       	ldd	r20, Y+59	; 0x3b
     66a:	5c ad       	ldd	r21, Y+60	; 0x3c
     66c:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     670:	9b 01       	movw	r18, r22
     672:	ac 01       	movw	r20, r24
     674:	87 01       	movw	r16, r14
     676:	ff 24       	eor	r15, r15
     678:	ee 24       	eor	r14, r14
     67a:	8d a5       	ldd	r24, Y+45	; 0x2d
     67c:	9e a5       	ldd	r25, Y+46	; 0x2e
     67e:	af a5       	ldd	r26, Y+47	; 0x2f
     680:	b8 a9       	ldd	r27, Y+48	; 0x30
     682:	a0 70       	andi	r26, 0x00	; 0
     684:	b0 70       	andi	r27, 0x00	; 0
     686:	e8 2a       	or	r14, r24
     688:	f9 2a       	or	r15, r25
     68a:	0a 2b       	or	r16, r26
     68c:	1b 2b       	or	r17, r27
     68e:	e2 16       	cp	r14, r18
     690:	f3 06       	cpc	r15, r19
     692:	04 07       	cpc	r16, r20
     694:	15 07       	cpc	r17, r21
     696:	c0 f4       	brcc	.+48     	; 0x6c8 <__stack+0x269>
     698:	08 94       	sec
     69a:	a1 08       	sbc	r10, r1
     69c:	b1 08       	sbc	r11, r1
     69e:	c1 08       	sbc	r12, r1
     6a0:	d1 08       	sbc	r13, r1
     6a2:	e2 0c       	add	r14, r2
     6a4:	f3 1c       	adc	r15, r3
     6a6:	04 1d       	adc	r16, r4
     6a8:	15 1d       	adc	r17, r5
     6aa:	e2 14       	cp	r14, r2
     6ac:	f3 04       	cpc	r15, r3
     6ae:	04 05       	cpc	r16, r4
     6b0:	15 05       	cpc	r17, r5
     6b2:	50 f0       	brcs	.+20     	; 0x6c8 <__stack+0x269>
     6b4:	e2 16       	cp	r14, r18
     6b6:	f3 06       	cpc	r15, r19
     6b8:	04 07       	cpc	r16, r20
     6ba:	15 07       	cpc	r17, r21
     6bc:	28 f4       	brcc	.+10     	; 0x6c8 <__stack+0x269>
     6be:	08 94       	sec
     6c0:	a1 08       	sbc	r10, r1
     6c2:	b1 08       	sbc	r11, r1
     6c4:	c1 08       	sbc	r12, r1
     6c6:	d1 08       	sbc	r13, r1
     6c8:	d3 01       	movw	r26, r6
     6ca:	99 27       	eor	r25, r25
     6cc:	88 27       	eor	r24, r24
     6ce:	86 01       	movw	r16, r12
     6d0:	75 01       	movw	r14, r10
     6d2:	e8 2a       	or	r14, r24
     6d4:	f9 2a       	or	r15, r25
     6d6:	0a 2b       	or	r16, r26
     6d8:	1b 2b       	or	r17, r27
     6da:	e9 aa       	std	Y+49, r14	; 0x31
     6dc:	fa aa       	std	Y+50, r15	; 0x32
     6de:	0b ab       	std	Y+51, r16	; 0x33
     6e0:	1c ab       	std	Y+52, r17	; 0x34
     6e2:	cf c4       	rjmp	.+2462   	; 0x1082 <__stack+0xc23>
     6e4:	21 14       	cp	r2, r1
     6e6:	31 04       	cpc	r3, r1
     6e8:	41 04       	cpc	r4, r1
     6ea:	51 04       	cpc	r5, r1
     6ec:	71 f4       	brne	.+28     	; 0x70a <__stack+0x2ab>
     6ee:	61 e0       	ldi	r22, 0x01	; 1
     6f0:	70 e0       	ldi	r23, 0x00	; 0
     6f2:	80 e0       	ldi	r24, 0x00	; 0
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	20 e0       	ldi	r18, 0x00	; 0
     6f8:	30 e0       	ldi	r19, 0x00	; 0
     6fa:	40 e0       	ldi	r20, 0x00	; 0
     6fc:	50 e0       	ldi	r21, 0x00	; 0
     6fe:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     702:	c9 01       	movw	r24, r18
     704:	da 01       	movw	r26, r20
     706:	1c 01       	movw	r2, r24
     708:	2d 01       	movw	r4, r26
     70a:	00 e0       	ldi	r16, 0x00	; 0
     70c:	20 16       	cp	r2, r16
     70e:	00 e0       	ldi	r16, 0x00	; 0
     710:	30 06       	cpc	r3, r16
     712:	01 e0       	ldi	r16, 0x01	; 1
     714:	40 06       	cpc	r4, r16
     716:	00 e0       	ldi	r16, 0x00	; 0
     718:	50 06       	cpc	r5, r16
     71a:	88 f4       	brcc	.+34     	; 0x73e <__stack+0x2df>
     71c:	1f ef       	ldi	r17, 0xFF	; 255
     71e:	21 16       	cp	r2, r17
     720:	31 04       	cpc	r3, r1
     722:	41 04       	cpc	r4, r1
     724:	51 04       	cpc	r5, r1
     726:	31 f0       	breq	.+12     	; 0x734 <__stack+0x2d5>
     728:	28 f0       	brcs	.+10     	; 0x734 <__stack+0x2d5>
     72a:	48 e0       	ldi	r20, 0x08	; 8
     72c:	50 e0       	ldi	r21, 0x00	; 0
     72e:	60 e0       	ldi	r22, 0x00	; 0
     730:	70 e0       	ldi	r23, 0x00	; 0
     732:	17 c0       	rjmp	.+46     	; 0x762 <__stack+0x303>
     734:	40 e0       	ldi	r20, 0x00	; 0
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	60 e0       	ldi	r22, 0x00	; 0
     73a:	70 e0       	ldi	r23, 0x00	; 0
     73c:	12 c0       	rjmp	.+36     	; 0x762 <__stack+0x303>
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	22 16       	cp	r2, r18
     742:	20 e0       	ldi	r18, 0x00	; 0
     744:	32 06       	cpc	r3, r18
     746:	20 e0       	ldi	r18, 0x00	; 0
     748:	42 06       	cpc	r4, r18
     74a:	21 e0       	ldi	r18, 0x01	; 1
     74c:	52 06       	cpc	r5, r18
     74e:	28 f0       	brcs	.+10     	; 0x75a <__stack+0x2fb>
     750:	48 e1       	ldi	r20, 0x18	; 24
     752:	50 e0       	ldi	r21, 0x00	; 0
     754:	60 e0       	ldi	r22, 0x00	; 0
     756:	70 e0       	ldi	r23, 0x00	; 0
     758:	04 c0       	rjmp	.+8      	; 0x762 <__stack+0x303>
     75a:	40 e1       	ldi	r20, 0x10	; 16
     75c:	50 e0       	ldi	r21, 0x00	; 0
     75e:	60 e0       	ldi	r22, 0x00	; 0
     760:	70 e0       	ldi	r23, 0x00	; 0
     762:	d2 01       	movw	r26, r4
     764:	c1 01       	movw	r24, r2
     766:	04 2e       	mov	r0, r20
     768:	04 c0       	rjmp	.+8      	; 0x772 <__stack+0x313>
     76a:	b6 95       	lsr	r27
     76c:	a7 95       	ror	r26
     76e:	97 95       	ror	r25
     770:	87 95       	ror	r24
     772:	0a 94       	dec	r0
     774:	d2 f7       	brpl	.-12     	; 0x76a <__stack+0x30b>
     776:	88 59       	subi	r24, 0x98	; 152
     778:	9f 4f       	sbci	r25, 0xFF	; 255
     77a:	dc 01       	movw	r26, r24
     77c:	2c 91       	ld	r18, X
     77e:	e0 e2       	ldi	r30, 0x20	; 32
     780:	ee 2e       	mov	r14, r30
     782:	f1 2c       	mov	r15, r1
     784:	01 2d       	mov	r16, r1
     786:	11 2d       	mov	r17, r1
     788:	d8 01       	movw	r26, r16
     78a:	c7 01       	movw	r24, r14
     78c:	84 1b       	sub	r24, r20
     78e:	95 0b       	sbc	r25, r21
     790:	a6 0b       	sbc	r26, r22
     792:	b7 0b       	sbc	r27, r23
     794:	82 1b       	sub	r24, r18
     796:	91 09       	sbc	r25, r1
     798:	a1 09       	sbc	r26, r1
     79a:	b1 09       	sbc	r27, r1
     79c:	00 97       	sbiw	r24, 0x00	; 0
     79e:	a1 05       	cpc	r26, r1
     7a0:	b1 05       	cpc	r27, r1
     7a2:	61 f4       	brne	.+24     	; 0x7bc <__stack+0x35d>
     7a4:	64 01       	movw	r12, r8
     7a6:	53 01       	movw	r10, r6
     7a8:	a2 18       	sub	r10, r2
     7aa:	b3 08       	sbc	r11, r3
     7ac:	c4 08       	sbc	r12, r4
     7ae:	d5 08       	sbc	r13, r5
     7b0:	31 e0       	ldi	r19, 0x01	; 1
     7b2:	63 2e       	mov	r6, r19
     7b4:	71 2c       	mov	r7, r1
     7b6:	81 2c       	mov	r8, r1
     7b8:	91 2c       	mov	r9, r1
     7ba:	1e c1       	rjmp	.+572    	; 0x9f8 <__stack+0x599>
     7bc:	6f 96       	adiw	r28, 0x1f	; 31
     7be:	8f af       	std	Y+63, r24	; 0x3f
     7c0:	6f 97       	sbiw	r28, 0x1f	; 31
     7c2:	08 2e       	mov	r0, r24
     7c4:	04 c0       	rjmp	.+8      	; 0x7ce <__stack+0x36f>
     7c6:	22 0c       	add	r2, r2
     7c8:	33 1c       	adc	r3, r3
     7ca:	44 1c       	adc	r4, r4
     7cc:	55 1c       	adc	r5, r5
     7ce:	0a 94       	dec	r0
     7d0:	d2 f7       	brpl	.-12     	; 0x7c6 <__stack+0x367>
     7d2:	ee 2d       	mov	r30, r14
     7d4:	e8 1b       	sub	r30, r24
     7d6:	64 01       	movw	r12, r8
     7d8:	53 01       	movw	r10, r6
     7da:	0e 2e       	mov	r0, r30
     7dc:	04 c0       	rjmp	.+8      	; 0x7e6 <__stack+0x387>
     7de:	d6 94       	lsr	r13
     7e0:	c7 94       	ror	r12
     7e2:	b7 94       	ror	r11
     7e4:	a7 94       	ror	r10
     7e6:	0a 94       	dec	r0
     7e8:	d2 f7       	brpl	.-12     	; 0x7de <__stack+0x37f>
     7ea:	a4 01       	movw	r20, r8
     7ec:	93 01       	movw	r18, r6
     7ee:	6f 96       	adiw	r28, 0x1f	; 31
     7f0:	0f ac       	ldd	r0, Y+63	; 0x3f
     7f2:	6f 97       	sbiw	r28, 0x1f	; 31
     7f4:	04 c0       	rjmp	.+8      	; 0x7fe <__stack+0x39f>
     7f6:	22 0f       	add	r18, r18
     7f8:	33 1f       	adc	r19, r19
     7fa:	44 1f       	adc	r20, r20
     7fc:	55 1f       	adc	r21, r21
     7fe:	0a 94       	dec	r0
     800:	d2 f7       	brpl	.-12     	; 0x7f6 <__stack+0x397>
     802:	6d a4       	ldd	r6, Y+45	; 0x2d
     804:	7e a4       	ldd	r7, Y+46	; 0x2e
     806:	8f a4       	ldd	r8, Y+47	; 0x2f
     808:	98 a8       	ldd	r9, Y+48	; 0x30
     80a:	0e 2e       	mov	r0, r30
     80c:	04 c0       	rjmp	.+8      	; 0x816 <__stack+0x3b7>
     80e:	96 94       	lsr	r9
     810:	87 94       	ror	r8
     812:	77 94       	ror	r7
     814:	67 94       	ror	r6
     816:	0a 94       	dec	r0
     818:	d2 f7       	brpl	.-12     	; 0x80e <__stack+0x3af>
     81a:	84 01       	movw	r16, r8
     81c:	73 01       	movw	r14, r6
     81e:	e2 2a       	or	r14, r18
     820:	f3 2a       	or	r15, r19
     822:	04 2b       	or	r16, r20
     824:	15 2b       	or	r17, r21
     826:	e9 a6       	std	Y+41, r14	; 0x29
     828:	fa a6       	std	Y+42, r15	; 0x2a
     82a:	0b a7       	std	Y+43, r16	; 0x2b
     82c:	1c a7       	std	Y+44, r17	; 0x2c
     82e:	32 01       	movw	r6, r4
     830:	88 24       	eor	r8, r8
     832:	99 24       	eor	r9, r9
     834:	92 01       	movw	r18, r4
     836:	81 01       	movw	r16, r2
     838:	20 70       	andi	r18, 0x00	; 0
     83a:	30 70       	andi	r19, 0x00	; 0
     83c:	21 96       	adiw	r28, 0x01	; 1
     83e:	0c af       	std	Y+60, r16	; 0x3c
     840:	1d af       	std	Y+61, r17	; 0x3d
     842:	2e af       	std	Y+62, r18	; 0x3e
     844:	3f af       	std	Y+63, r19	; 0x3f
     846:	21 97       	sbiw	r28, 0x01	; 1
     848:	c6 01       	movw	r24, r12
     84a:	b5 01       	movw	r22, r10
     84c:	a4 01       	movw	r20, r8
     84e:	93 01       	movw	r18, r6
     850:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     854:	7b 01       	movw	r14, r22
     856:	8c 01       	movw	r16, r24
     858:	c6 01       	movw	r24, r12
     85a:	b5 01       	movw	r22, r10
     85c:	a4 01       	movw	r20, r8
     85e:	93 01       	movw	r18, r6
     860:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     864:	c9 01       	movw	r24, r18
     866:	da 01       	movw	r26, r20
     868:	25 96       	adiw	r28, 0x05	; 5
     86a:	8c af       	std	Y+60, r24	; 0x3c
     86c:	9d af       	std	Y+61, r25	; 0x3d
     86e:	ae af       	std	Y+62, r26	; 0x3e
     870:	bf af       	std	Y+63, r27	; 0x3f
     872:	25 97       	sbiw	r28, 0x05	; 5
     874:	bc 01       	movw	r22, r24
     876:	cd 01       	movw	r24, r26
     878:	21 96       	adiw	r28, 0x01	; 1
     87a:	2c ad       	ldd	r18, Y+60	; 0x3c
     87c:	3d ad       	ldd	r19, Y+61	; 0x3d
     87e:	4e ad       	ldd	r20, Y+62	; 0x3e
     880:	5f ad       	ldd	r21, Y+63	; 0x3f
     882:	21 97       	sbiw	r28, 0x01	; 1
     884:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     888:	9b 01       	movw	r18, r22
     88a:	ac 01       	movw	r20, r24
     88c:	87 01       	movw	r16, r14
     88e:	ff 24       	eor	r15, r15
     890:	ee 24       	eor	r14, r14
     892:	a9 a4       	ldd	r10, Y+41	; 0x29
     894:	ba a4       	ldd	r11, Y+42	; 0x2a
     896:	cb a4       	ldd	r12, Y+43	; 0x2b
     898:	dc a4       	ldd	r13, Y+44	; 0x2c
     89a:	c6 01       	movw	r24, r12
     89c:	aa 27       	eor	r26, r26
     89e:	bb 27       	eor	r27, r27
     8a0:	5c 01       	movw	r10, r24
     8a2:	6d 01       	movw	r12, r26
     8a4:	ae 28       	or	r10, r14
     8a6:	bf 28       	or	r11, r15
     8a8:	c0 2a       	or	r12, r16
     8aa:	d1 2a       	or	r13, r17
     8ac:	a2 16       	cp	r10, r18
     8ae:	b3 06       	cpc	r11, r19
     8b0:	c4 06       	cpc	r12, r20
     8b2:	d5 06       	cpc	r13, r21
     8b4:	60 f5       	brcc	.+88     	; 0x90e <__stack+0x4af>
     8b6:	25 96       	adiw	r28, 0x05	; 5
     8b8:	6c ad       	ldd	r22, Y+60	; 0x3c
     8ba:	7d ad       	ldd	r23, Y+61	; 0x3d
     8bc:	8e ad       	ldd	r24, Y+62	; 0x3e
     8be:	9f ad       	ldd	r25, Y+63	; 0x3f
     8c0:	25 97       	sbiw	r28, 0x05	; 5
     8c2:	61 50       	subi	r22, 0x01	; 1
     8c4:	70 40       	sbci	r23, 0x00	; 0
     8c6:	80 40       	sbci	r24, 0x00	; 0
     8c8:	90 40       	sbci	r25, 0x00	; 0
     8ca:	25 96       	adiw	r28, 0x05	; 5
     8cc:	6c af       	std	Y+60, r22	; 0x3c
     8ce:	7d af       	std	Y+61, r23	; 0x3d
     8d0:	8e af       	std	Y+62, r24	; 0x3e
     8d2:	9f af       	std	Y+63, r25	; 0x3f
     8d4:	25 97       	sbiw	r28, 0x05	; 5
     8d6:	a2 0c       	add	r10, r2
     8d8:	b3 1c       	adc	r11, r3
     8da:	c4 1c       	adc	r12, r4
     8dc:	d5 1c       	adc	r13, r5
     8de:	a2 14       	cp	r10, r2
     8e0:	b3 04       	cpc	r11, r3
     8e2:	c4 04       	cpc	r12, r4
     8e4:	d5 04       	cpc	r13, r5
     8e6:	98 f0       	brcs	.+38     	; 0x90e <__stack+0x4af>
     8e8:	a2 16       	cp	r10, r18
     8ea:	b3 06       	cpc	r11, r19
     8ec:	c4 06       	cpc	r12, r20
     8ee:	d5 06       	cpc	r13, r21
     8f0:	70 f4       	brcc	.+28     	; 0x90e <__stack+0x4af>
     8f2:	61 50       	subi	r22, 0x01	; 1
     8f4:	70 40       	sbci	r23, 0x00	; 0
     8f6:	80 40       	sbci	r24, 0x00	; 0
     8f8:	90 40       	sbci	r25, 0x00	; 0
     8fa:	25 96       	adiw	r28, 0x05	; 5
     8fc:	6c af       	std	Y+60, r22	; 0x3c
     8fe:	7d af       	std	Y+61, r23	; 0x3d
     900:	8e af       	std	Y+62, r24	; 0x3e
     902:	9f af       	std	Y+63, r25	; 0x3f
     904:	25 97       	sbiw	r28, 0x05	; 5
     906:	a2 0c       	add	r10, r2
     908:	b3 1c       	adc	r11, r3
     90a:	c4 1c       	adc	r12, r4
     90c:	d5 1c       	adc	r13, r5
     90e:	a2 1a       	sub	r10, r18
     910:	b3 0a       	sbc	r11, r19
     912:	c4 0a       	sbc	r12, r20
     914:	d5 0a       	sbc	r13, r21
     916:	c6 01       	movw	r24, r12
     918:	b5 01       	movw	r22, r10
     91a:	a4 01       	movw	r20, r8
     91c:	93 01       	movw	r18, r6
     91e:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     922:	7b 01       	movw	r14, r22
     924:	8c 01       	movw	r16, r24
     926:	c6 01       	movw	r24, r12
     928:	b5 01       	movw	r22, r10
     92a:	a4 01       	movw	r20, r8
     92c:	93 01       	movw	r18, r6
     92e:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     932:	c9 01       	movw	r24, r18
     934:	da 01       	movw	r26, r20
     936:	3c 01       	movw	r6, r24
     938:	4d 01       	movw	r8, r26
     93a:	c4 01       	movw	r24, r8
     93c:	b3 01       	movw	r22, r6
     93e:	21 96       	adiw	r28, 0x01	; 1
     940:	2c ad       	ldd	r18, Y+60	; 0x3c
     942:	3d ad       	ldd	r19, Y+61	; 0x3d
     944:	4e ad       	ldd	r20, Y+62	; 0x3e
     946:	5f ad       	ldd	r21, Y+63	; 0x3f
     948:	21 97       	sbiw	r28, 0x01	; 1
     94a:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     94e:	9b 01       	movw	r18, r22
     950:	ac 01       	movw	r20, r24
     952:	87 01       	movw	r16, r14
     954:	ff 24       	eor	r15, r15
     956:	ee 24       	eor	r14, r14
     958:	89 a5       	ldd	r24, Y+41	; 0x29
     95a:	9a a5       	ldd	r25, Y+42	; 0x2a
     95c:	ab a5       	ldd	r26, Y+43	; 0x2b
     95e:	bc a5       	ldd	r27, Y+44	; 0x2c
     960:	a0 70       	andi	r26, 0x00	; 0
     962:	b0 70       	andi	r27, 0x00	; 0
     964:	57 01       	movw	r10, r14
     966:	68 01       	movw	r12, r16
     968:	a8 2a       	or	r10, r24
     96a:	b9 2a       	or	r11, r25
     96c:	ca 2a       	or	r12, r26
     96e:	db 2a       	or	r13, r27
     970:	a2 16       	cp	r10, r18
     972:	b3 06       	cpc	r11, r19
     974:	c4 06       	cpc	r12, r20
     976:	d5 06       	cpc	r13, r21
     978:	e0 f4       	brcc	.+56     	; 0x9b2 <__stack+0x553>
     97a:	08 94       	sec
     97c:	61 08       	sbc	r6, r1
     97e:	71 08       	sbc	r7, r1
     980:	81 08       	sbc	r8, r1
     982:	91 08       	sbc	r9, r1
     984:	a2 0c       	add	r10, r2
     986:	b3 1c       	adc	r11, r3
     988:	c4 1c       	adc	r12, r4
     98a:	d5 1c       	adc	r13, r5
     98c:	a2 14       	cp	r10, r2
     98e:	b3 04       	cpc	r11, r3
     990:	c4 04       	cpc	r12, r4
     992:	d5 04       	cpc	r13, r5
     994:	70 f0       	brcs	.+28     	; 0x9b2 <__stack+0x553>
     996:	a2 16       	cp	r10, r18
     998:	b3 06       	cpc	r11, r19
     99a:	c4 06       	cpc	r12, r20
     99c:	d5 06       	cpc	r13, r21
     99e:	48 f4       	brcc	.+18     	; 0x9b2 <__stack+0x553>
     9a0:	08 94       	sec
     9a2:	61 08       	sbc	r6, r1
     9a4:	71 08       	sbc	r7, r1
     9a6:	81 08       	sbc	r8, r1
     9a8:	91 08       	sbc	r9, r1
     9aa:	a2 0c       	add	r10, r2
     9ac:	b3 1c       	adc	r11, r3
     9ae:	c4 1c       	adc	r12, r4
     9b0:	d5 1c       	adc	r13, r5
     9b2:	8d a5       	ldd	r24, Y+45	; 0x2d
     9b4:	9e a5       	ldd	r25, Y+46	; 0x2e
     9b6:	af a5       	ldd	r26, Y+47	; 0x2f
     9b8:	b8 a9       	ldd	r27, Y+48	; 0x30
     9ba:	6f 96       	adiw	r28, 0x1f	; 31
     9bc:	0f ac       	ldd	r0, Y+63	; 0x3f
     9be:	6f 97       	sbiw	r28, 0x1f	; 31
     9c0:	04 c0       	rjmp	.+8      	; 0x9ca <__stack+0x56b>
     9c2:	88 0f       	add	r24, r24
     9c4:	99 1f       	adc	r25, r25
     9c6:	aa 1f       	adc	r26, r26
     9c8:	bb 1f       	adc	r27, r27
     9ca:	0a 94       	dec	r0
     9cc:	d2 f7       	brpl	.-12     	; 0x9c2 <__stack+0x563>
     9ce:	8d a7       	std	Y+45, r24	; 0x2d
     9d0:	9e a7       	std	Y+46, r25	; 0x2e
     9d2:	af a7       	std	Y+47, r26	; 0x2f
     9d4:	b8 ab       	std	Y+48, r27	; 0x30
     9d6:	a2 1a       	sub	r10, r18
     9d8:	b3 0a       	sbc	r11, r19
     9da:	c4 0a       	sbc	r12, r20
     9dc:	d5 0a       	sbc	r13, r21
     9de:	25 96       	adiw	r28, 0x05	; 5
     9e0:	ec ac       	ldd	r14, Y+60	; 0x3c
     9e2:	fd ac       	ldd	r15, Y+61	; 0x3d
     9e4:	0e ad       	ldd	r16, Y+62	; 0x3e
     9e6:	1f ad       	ldd	r17, Y+63	; 0x3f
     9e8:	25 97       	sbiw	r28, 0x05	; 5
     9ea:	d7 01       	movw	r26, r14
     9ec:	99 27       	eor	r25, r25
     9ee:	88 27       	eor	r24, r24
     9f0:	68 2a       	or	r6, r24
     9f2:	79 2a       	or	r7, r25
     9f4:	8a 2a       	or	r8, r26
     9f6:	9b 2a       	or	r9, r27
     9f8:	82 01       	movw	r16, r4
     9fa:	22 27       	eor	r18, r18
     9fc:	33 27       	eor	r19, r19
     9fe:	29 96       	adiw	r28, 0x09	; 9
     a00:	0c af       	std	Y+60, r16	; 0x3c
     a02:	1d af       	std	Y+61, r17	; 0x3d
     a04:	2e af       	std	Y+62, r18	; 0x3e
     a06:	3f af       	std	Y+63, r19	; 0x3f
     a08:	29 97       	sbiw	r28, 0x09	; 9
     a0a:	a2 01       	movw	r20, r4
     a0c:	91 01       	movw	r18, r2
     a0e:	40 70       	andi	r20, 0x00	; 0
     a10:	50 70       	andi	r21, 0x00	; 0
     a12:	2d 96       	adiw	r28, 0x0d	; 13
     a14:	2c af       	std	Y+60, r18	; 0x3c
     a16:	3d af       	std	Y+61, r19	; 0x3d
     a18:	4e af       	std	Y+62, r20	; 0x3e
     a1a:	5f af       	std	Y+63, r21	; 0x3f
     a1c:	2d 97       	sbiw	r28, 0x0d	; 13
     a1e:	c6 01       	movw	r24, r12
     a20:	b5 01       	movw	r22, r10
     a22:	29 96       	adiw	r28, 0x09	; 9
     a24:	2c ad       	ldd	r18, Y+60	; 0x3c
     a26:	3d ad       	ldd	r19, Y+61	; 0x3d
     a28:	4e ad       	ldd	r20, Y+62	; 0x3e
     a2a:	5f ad       	ldd	r21, Y+63	; 0x3f
     a2c:	29 97       	sbiw	r28, 0x09	; 9
     a2e:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     a32:	7b 01       	movw	r14, r22
     a34:	8c 01       	movw	r16, r24
     a36:	c6 01       	movw	r24, r12
     a38:	b5 01       	movw	r22, r10
     a3a:	29 96       	adiw	r28, 0x09	; 9
     a3c:	2c ad       	ldd	r18, Y+60	; 0x3c
     a3e:	3d ad       	ldd	r19, Y+61	; 0x3d
     a40:	4e ad       	ldd	r20, Y+62	; 0x3e
     a42:	5f ad       	ldd	r21, Y+63	; 0x3f
     a44:	29 97       	sbiw	r28, 0x09	; 9
     a46:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     a4a:	c9 01       	movw	r24, r18
     a4c:	da 01       	movw	r26, r20
     a4e:	61 96       	adiw	r28, 0x11	; 17
     a50:	8c af       	std	Y+60, r24	; 0x3c
     a52:	9d af       	std	Y+61, r25	; 0x3d
     a54:	ae af       	std	Y+62, r26	; 0x3e
     a56:	bf af       	std	Y+63, r27	; 0x3f
     a58:	61 97       	sbiw	r28, 0x11	; 17
     a5a:	bc 01       	movw	r22, r24
     a5c:	cd 01       	movw	r24, r26
     a5e:	2d 96       	adiw	r28, 0x0d	; 13
     a60:	2c ad       	ldd	r18, Y+60	; 0x3c
     a62:	3d ad       	ldd	r19, Y+61	; 0x3d
     a64:	4e ad       	ldd	r20, Y+62	; 0x3e
     a66:	5f ad       	ldd	r21, Y+63	; 0x3f
     a68:	2d 97       	sbiw	r28, 0x0d	; 13
     a6a:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     a6e:	9b 01       	movw	r18, r22
     a70:	ac 01       	movw	r20, r24
     a72:	87 01       	movw	r16, r14
     a74:	ff 24       	eor	r15, r15
     a76:	ee 24       	eor	r14, r14
     a78:	ad a4       	ldd	r10, Y+45	; 0x2d
     a7a:	be a4       	ldd	r11, Y+46	; 0x2e
     a7c:	cf a4       	ldd	r12, Y+47	; 0x2f
     a7e:	d8 a8       	ldd	r13, Y+48	; 0x30
     a80:	c6 01       	movw	r24, r12
     a82:	aa 27       	eor	r26, r26
     a84:	bb 27       	eor	r27, r27
     a86:	57 01       	movw	r10, r14
     a88:	68 01       	movw	r12, r16
     a8a:	a8 2a       	or	r10, r24
     a8c:	b9 2a       	or	r11, r25
     a8e:	ca 2a       	or	r12, r26
     a90:	db 2a       	or	r13, r27
     a92:	a2 16       	cp	r10, r18
     a94:	b3 06       	cpc	r11, r19
     a96:	c4 06       	cpc	r12, r20
     a98:	d5 06       	cpc	r13, r21
     a9a:	60 f5       	brcc	.+88     	; 0xaf4 <__stack+0x695>
     a9c:	61 96       	adiw	r28, 0x11	; 17
     a9e:	6c ad       	ldd	r22, Y+60	; 0x3c
     aa0:	7d ad       	ldd	r23, Y+61	; 0x3d
     aa2:	8e ad       	ldd	r24, Y+62	; 0x3e
     aa4:	9f ad       	ldd	r25, Y+63	; 0x3f
     aa6:	61 97       	sbiw	r28, 0x11	; 17
     aa8:	61 50       	subi	r22, 0x01	; 1
     aaa:	70 40       	sbci	r23, 0x00	; 0
     aac:	80 40       	sbci	r24, 0x00	; 0
     aae:	90 40       	sbci	r25, 0x00	; 0
     ab0:	61 96       	adiw	r28, 0x11	; 17
     ab2:	6c af       	std	Y+60, r22	; 0x3c
     ab4:	7d af       	std	Y+61, r23	; 0x3d
     ab6:	8e af       	std	Y+62, r24	; 0x3e
     ab8:	9f af       	std	Y+63, r25	; 0x3f
     aba:	61 97       	sbiw	r28, 0x11	; 17
     abc:	a2 0c       	add	r10, r2
     abe:	b3 1c       	adc	r11, r3
     ac0:	c4 1c       	adc	r12, r4
     ac2:	d5 1c       	adc	r13, r5
     ac4:	a2 14       	cp	r10, r2
     ac6:	b3 04       	cpc	r11, r3
     ac8:	c4 04       	cpc	r12, r4
     aca:	d5 04       	cpc	r13, r5
     acc:	98 f0       	brcs	.+38     	; 0xaf4 <__stack+0x695>
     ace:	a2 16       	cp	r10, r18
     ad0:	b3 06       	cpc	r11, r19
     ad2:	c4 06       	cpc	r12, r20
     ad4:	d5 06       	cpc	r13, r21
     ad6:	70 f4       	brcc	.+28     	; 0xaf4 <__stack+0x695>
     ad8:	61 50       	subi	r22, 0x01	; 1
     ada:	70 40       	sbci	r23, 0x00	; 0
     adc:	80 40       	sbci	r24, 0x00	; 0
     ade:	90 40       	sbci	r25, 0x00	; 0
     ae0:	61 96       	adiw	r28, 0x11	; 17
     ae2:	6c af       	std	Y+60, r22	; 0x3c
     ae4:	7d af       	std	Y+61, r23	; 0x3d
     ae6:	8e af       	std	Y+62, r24	; 0x3e
     ae8:	9f af       	std	Y+63, r25	; 0x3f
     aea:	61 97       	sbiw	r28, 0x11	; 17
     aec:	a2 0c       	add	r10, r2
     aee:	b3 1c       	adc	r11, r3
     af0:	c4 1c       	adc	r12, r4
     af2:	d5 1c       	adc	r13, r5
     af4:	a2 1a       	sub	r10, r18
     af6:	b3 0a       	sbc	r11, r19
     af8:	c4 0a       	sbc	r12, r20
     afa:	d5 0a       	sbc	r13, r21
     afc:	c6 01       	movw	r24, r12
     afe:	b5 01       	movw	r22, r10
     b00:	29 96       	adiw	r28, 0x09	; 9
     b02:	2c ad       	ldd	r18, Y+60	; 0x3c
     b04:	3d ad       	ldd	r19, Y+61	; 0x3d
     b06:	4e ad       	ldd	r20, Y+62	; 0x3e
     b08:	5f ad       	ldd	r21, Y+63	; 0x3f
     b0a:	29 97       	sbiw	r28, 0x09	; 9
     b0c:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     b10:	7b 01       	movw	r14, r22
     b12:	8c 01       	movw	r16, r24
     b14:	c6 01       	movw	r24, r12
     b16:	b5 01       	movw	r22, r10
     b18:	29 96       	adiw	r28, 0x09	; 9
     b1a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b1c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b1e:	4e ad       	ldd	r20, Y+62	; 0x3e
     b20:	5f ad       	ldd	r21, Y+63	; 0x3f
     b22:	29 97       	sbiw	r28, 0x09	; 9
     b24:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     b28:	c9 01       	movw	r24, r18
     b2a:	da 01       	movw	r26, r20
     b2c:	5c 01       	movw	r10, r24
     b2e:	6d 01       	movw	r12, r26
     b30:	c6 01       	movw	r24, r12
     b32:	b5 01       	movw	r22, r10
     b34:	2d 96       	adiw	r28, 0x0d	; 13
     b36:	2c ad       	ldd	r18, Y+60	; 0x3c
     b38:	3d ad       	ldd	r19, Y+61	; 0x3d
     b3a:	4e ad       	ldd	r20, Y+62	; 0x3e
     b3c:	5f ad       	ldd	r21, Y+63	; 0x3f
     b3e:	2d 97       	sbiw	r28, 0x0d	; 13
     b40:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     b44:	9b 01       	movw	r18, r22
     b46:	ac 01       	movw	r20, r24
     b48:	87 01       	movw	r16, r14
     b4a:	ff 24       	eor	r15, r15
     b4c:	ee 24       	eor	r14, r14
     b4e:	8d a5       	ldd	r24, Y+45	; 0x2d
     b50:	9e a5       	ldd	r25, Y+46	; 0x2e
     b52:	af a5       	ldd	r26, Y+47	; 0x2f
     b54:	b8 a9       	ldd	r27, Y+48	; 0x30
     b56:	a0 70       	andi	r26, 0x00	; 0
     b58:	b0 70       	andi	r27, 0x00	; 0
     b5a:	e8 2a       	or	r14, r24
     b5c:	f9 2a       	or	r15, r25
     b5e:	0a 2b       	or	r16, r26
     b60:	1b 2b       	or	r17, r27
     b62:	e2 16       	cp	r14, r18
     b64:	f3 06       	cpc	r15, r19
     b66:	04 07       	cpc	r16, r20
     b68:	15 07       	cpc	r17, r21
     b6a:	c0 f4       	brcc	.+48     	; 0xb9c <__stack+0x73d>
     b6c:	08 94       	sec
     b6e:	a1 08       	sbc	r10, r1
     b70:	b1 08       	sbc	r11, r1
     b72:	c1 08       	sbc	r12, r1
     b74:	d1 08       	sbc	r13, r1
     b76:	e2 0c       	add	r14, r2
     b78:	f3 1c       	adc	r15, r3
     b7a:	04 1d       	adc	r16, r4
     b7c:	15 1d       	adc	r17, r5
     b7e:	e2 14       	cp	r14, r2
     b80:	f3 04       	cpc	r15, r3
     b82:	04 05       	cpc	r16, r4
     b84:	15 05       	cpc	r17, r5
     b86:	50 f0       	brcs	.+20     	; 0xb9c <__stack+0x73d>
     b88:	e2 16       	cp	r14, r18
     b8a:	f3 06       	cpc	r15, r19
     b8c:	04 07       	cpc	r16, r20
     b8e:	15 07       	cpc	r17, r21
     b90:	28 f4       	brcc	.+10     	; 0xb9c <__stack+0x73d>
     b92:	08 94       	sec
     b94:	a1 08       	sbc	r10, r1
     b96:	b1 08       	sbc	r11, r1
     b98:	c1 08       	sbc	r12, r1
     b9a:	d1 08       	sbc	r13, r1
     b9c:	61 96       	adiw	r28, 0x11	; 17
     b9e:	ec ac       	ldd	r14, Y+60	; 0x3c
     ba0:	fd ac       	ldd	r15, Y+61	; 0x3d
     ba2:	0e ad       	ldd	r16, Y+62	; 0x3e
     ba4:	1f ad       	ldd	r17, Y+63	; 0x3f
     ba6:	61 97       	sbiw	r28, 0x11	; 17
     ba8:	d7 01       	movw	r26, r14
     baa:	99 27       	eor	r25, r25
     bac:	88 27       	eor	r24, r24
     bae:	96 01       	movw	r18, r12
     bb0:	85 01       	movw	r16, r10
     bb2:	08 2b       	or	r16, r24
     bb4:	19 2b       	or	r17, r25
     bb6:	2a 2b       	or	r18, r26
     bb8:	3b 2b       	or	r19, r27
     bba:	09 ab       	std	Y+49, r16	; 0x31
     bbc:	1a ab       	std	Y+50, r17	; 0x32
     bbe:	2b ab       	std	Y+51, r18	; 0x33
     bc0:	3c ab       	std	Y+52, r19	; 0x34
     bc2:	62 c2       	rjmp	.+1220   	; 0x1088 <__stack+0xc29>
     bc4:	6e 14       	cp	r6, r14
     bc6:	7f 04       	cpc	r7, r15
     bc8:	80 06       	cpc	r8, r16
     bca:	91 06       	cpc	r9, r17
     bcc:	08 f4       	brcc	.+2      	; 0xbd0 <__stack+0x771>
     bce:	51 c2       	rjmp	.+1186   	; 0x1072 <__stack+0xc13>
     bd0:	20 e0       	ldi	r18, 0x00	; 0
     bd2:	e2 16       	cp	r14, r18
     bd4:	20 e0       	ldi	r18, 0x00	; 0
     bd6:	f2 06       	cpc	r15, r18
     bd8:	21 e0       	ldi	r18, 0x01	; 1
     bda:	02 07       	cpc	r16, r18
     bdc:	20 e0       	ldi	r18, 0x00	; 0
     bde:	12 07       	cpc	r17, r18
     be0:	88 f4       	brcc	.+34     	; 0xc04 <__stack+0x7a5>
     be2:	3f ef       	ldi	r19, 0xFF	; 255
     be4:	e3 16       	cp	r14, r19
     be6:	f1 04       	cpc	r15, r1
     be8:	01 05       	cpc	r16, r1
     bea:	11 05       	cpc	r17, r1
     bec:	31 f0       	breq	.+12     	; 0xbfa <__stack+0x79b>
     bee:	28 f0       	brcs	.+10     	; 0xbfa <__stack+0x79b>
     bf0:	48 e0       	ldi	r20, 0x08	; 8
     bf2:	50 e0       	ldi	r21, 0x00	; 0
     bf4:	60 e0       	ldi	r22, 0x00	; 0
     bf6:	70 e0       	ldi	r23, 0x00	; 0
     bf8:	17 c0       	rjmp	.+46     	; 0xc28 <__stack+0x7c9>
     bfa:	40 e0       	ldi	r20, 0x00	; 0
     bfc:	50 e0       	ldi	r21, 0x00	; 0
     bfe:	60 e0       	ldi	r22, 0x00	; 0
     c00:	70 e0       	ldi	r23, 0x00	; 0
     c02:	12 c0       	rjmp	.+36     	; 0xc28 <__stack+0x7c9>
     c04:	40 e0       	ldi	r20, 0x00	; 0
     c06:	e4 16       	cp	r14, r20
     c08:	40 e0       	ldi	r20, 0x00	; 0
     c0a:	f4 06       	cpc	r15, r20
     c0c:	40 e0       	ldi	r20, 0x00	; 0
     c0e:	04 07       	cpc	r16, r20
     c10:	41 e0       	ldi	r20, 0x01	; 1
     c12:	14 07       	cpc	r17, r20
     c14:	28 f0       	brcs	.+10     	; 0xc20 <__stack+0x7c1>
     c16:	48 e1       	ldi	r20, 0x18	; 24
     c18:	50 e0       	ldi	r21, 0x00	; 0
     c1a:	60 e0       	ldi	r22, 0x00	; 0
     c1c:	70 e0       	ldi	r23, 0x00	; 0
     c1e:	04 c0       	rjmp	.+8      	; 0xc28 <__stack+0x7c9>
     c20:	40 e1       	ldi	r20, 0x10	; 16
     c22:	50 e0       	ldi	r21, 0x00	; 0
     c24:	60 e0       	ldi	r22, 0x00	; 0
     c26:	70 e0       	ldi	r23, 0x00	; 0
     c28:	d8 01       	movw	r26, r16
     c2a:	c7 01       	movw	r24, r14
     c2c:	04 2e       	mov	r0, r20
     c2e:	04 c0       	rjmp	.+8      	; 0xc38 <__stack+0x7d9>
     c30:	b6 95       	lsr	r27
     c32:	a7 95       	ror	r26
     c34:	97 95       	ror	r25
     c36:	87 95       	ror	r24
     c38:	0a 94       	dec	r0
     c3a:	d2 f7       	brpl	.-12     	; 0xc30 <__stack+0x7d1>
     c3c:	88 59       	subi	r24, 0x98	; 152
     c3e:	9f 4f       	sbci	r25, 0xFF	; 255
     c40:	dc 01       	movw	r26, r24
     c42:	2c 91       	ld	r18, X
     c44:	30 e2       	ldi	r19, 0x20	; 32
     c46:	a3 2e       	mov	r10, r19
     c48:	b1 2c       	mov	r11, r1
     c4a:	c1 2c       	mov	r12, r1
     c4c:	d1 2c       	mov	r13, r1
     c4e:	d6 01       	movw	r26, r12
     c50:	c5 01       	movw	r24, r10
     c52:	84 1b       	sub	r24, r20
     c54:	95 0b       	sbc	r25, r21
     c56:	a6 0b       	sbc	r26, r22
     c58:	b7 0b       	sbc	r27, r23
     c5a:	82 1b       	sub	r24, r18
     c5c:	91 09       	sbc	r25, r1
     c5e:	a1 09       	sbc	r26, r1
     c60:	b1 09       	sbc	r27, r1
     c62:	00 97       	sbiw	r24, 0x00	; 0
     c64:	a1 05       	cpc	r26, r1
     c66:	b1 05       	cpc	r27, r1
     c68:	89 f4       	brne	.+34     	; 0xc8c <__stack+0x82d>
     c6a:	e6 14       	cp	r14, r6
     c6c:	f7 04       	cpc	r15, r7
     c6e:	08 05       	cpc	r16, r8
     c70:	19 05       	cpc	r17, r9
     c72:	08 f4       	brcc	.+2      	; 0xc76 <__stack+0x817>
     c74:	f2 c1       	rjmp	.+996    	; 0x105a <__stack+0xbfb>
     c76:	6d a4       	ldd	r6, Y+45	; 0x2d
     c78:	7e a4       	ldd	r7, Y+46	; 0x2e
     c7a:	8f a4       	ldd	r8, Y+47	; 0x2f
     c7c:	98 a8       	ldd	r9, Y+48	; 0x30
     c7e:	62 14       	cp	r6, r2
     c80:	73 04       	cpc	r7, r3
     c82:	84 04       	cpc	r8, r4
     c84:	95 04       	cpc	r9, r5
     c86:	08 f0       	brcs	.+2      	; 0xc8a <__stack+0x82b>
     c88:	e8 c1       	rjmp	.+976    	; 0x105a <__stack+0xbfb>
     c8a:	f3 c1       	rjmp	.+998    	; 0x1072 <__stack+0xc13>
     c8c:	6e 96       	adiw	r28, 0x1e	; 30
     c8e:	8f af       	std	Y+63, r24	; 0x3f
     c90:	6e 97       	sbiw	r28, 0x1e	; 30
     c92:	08 2e       	mov	r0, r24
     c94:	04 c0       	rjmp	.+8      	; 0xc9e <__stack+0x83f>
     c96:	ee 0c       	add	r14, r14
     c98:	ff 1c       	adc	r15, r15
     c9a:	00 1f       	adc	r16, r16
     c9c:	11 1f       	adc	r17, r17
     c9e:	0a 94       	dec	r0
     ca0:	d2 f7       	brpl	.-12     	; 0xc96 <__stack+0x837>
     ca2:	6a 2d       	mov	r22, r10
     ca4:	68 1b       	sub	r22, r24
     ca6:	d2 01       	movw	r26, r4
     ca8:	c1 01       	movw	r24, r2
     caa:	06 2e       	mov	r0, r22
     cac:	04 c0       	rjmp	.+8      	; 0xcb6 <__stack+0x857>
     cae:	b6 95       	lsr	r27
     cb0:	a7 95       	ror	r26
     cb2:	97 95       	ror	r25
     cb4:	87 95       	ror	r24
     cb6:	0a 94       	dec	r0
     cb8:	d2 f7       	brpl	.-12     	; 0xcae <__stack+0x84f>
     cba:	5c 01       	movw	r10, r24
     cbc:	6d 01       	movw	r12, r26
     cbe:	ae 28       	or	r10, r14
     cc0:	bf 28       	or	r11, r15
     cc2:	c0 2a       	or	r12, r16
     cc4:	d1 2a       	or	r13, r17
     cc6:	ad a2       	std	Y+37, r10	; 0x25
     cc8:	be a2       	std	Y+38, r11	; 0x26
     cca:	cf a2       	std	Y+39, r12	; 0x27
     ccc:	d8 a6       	std	Y+40, r13	; 0x28
     cce:	72 01       	movw	r14, r4
     cd0:	61 01       	movw	r12, r2
     cd2:	6e 96       	adiw	r28, 0x1e	; 30
     cd4:	0f ac       	ldd	r0, Y+63	; 0x3f
     cd6:	6e 97       	sbiw	r28, 0x1e	; 30
     cd8:	04 c0       	rjmp	.+8      	; 0xce2 <__stack+0x883>
     cda:	cc 0c       	add	r12, r12
     cdc:	dd 1c       	adc	r13, r13
     cde:	ee 1c       	adc	r14, r14
     ce0:	ff 1c       	adc	r15, r15
     ce2:	0a 94       	dec	r0
     ce4:	d2 f7       	brpl	.-12     	; 0xcda <__stack+0x87b>
     ce6:	c9 a2       	std	Y+33, r12	; 0x21
     ce8:	da a2       	std	Y+34, r13	; 0x22
     cea:	eb a2       	std	Y+35, r14	; 0x23
     cec:	fc a2       	std	Y+36, r15	; 0x24
     cee:	64 01       	movw	r12, r8
     cf0:	53 01       	movw	r10, r6
     cf2:	06 2e       	mov	r0, r22
     cf4:	04 c0       	rjmp	.+8      	; 0xcfe <__stack+0x89f>
     cf6:	d6 94       	lsr	r13
     cf8:	c7 94       	ror	r12
     cfa:	b7 94       	ror	r11
     cfc:	a7 94       	ror	r10
     cfe:	0a 94       	dec	r0
     d00:	d2 f7       	brpl	.-12     	; 0xcf6 <__stack+0x897>
     d02:	d4 01       	movw	r26, r8
     d04:	c3 01       	movw	r24, r6
     d06:	6e 96       	adiw	r28, 0x1e	; 30
     d08:	0f ac       	ldd	r0, Y+63	; 0x3f
     d0a:	6e 97       	sbiw	r28, 0x1e	; 30
     d0c:	04 c0       	rjmp	.+8      	; 0xd16 <__stack+0x8b7>
     d0e:	88 0f       	add	r24, r24
     d10:	99 1f       	adc	r25, r25
     d12:	aa 1f       	adc	r26, r26
     d14:	bb 1f       	adc	r27, r27
     d16:	0a 94       	dec	r0
     d18:	d2 f7       	brpl	.-12     	; 0xd0e <__stack+0x8af>
     d1a:	ed a4       	ldd	r14, Y+45	; 0x2d
     d1c:	fe a4       	ldd	r15, Y+46	; 0x2e
     d1e:	0f a5       	ldd	r16, Y+47	; 0x2f
     d20:	18 a9       	ldd	r17, Y+48	; 0x30
     d22:	04 c0       	rjmp	.+8      	; 0xd2c <__stack+0x8cd>
     d24:	16 95       	lsr	r17
     d26:	07 95       	ror	r16
     d28:	f7 94       	ror	r15
     d2a:	e7 94       	ror	r14
     d2c:	6a 95       	dec	r22
     d2e:	d2 f7       	brpl	.-12     	; 0xd24 <__stack+0x8c5>
     d30:	37 01       	movw	r6, r14
     d32:	48 01       	movw	r8, r16
     d34:	68 2a       	or	r6, r24
     d36:	79 2a       	or	r7, r25
     d38:	8a 2a       	or	r8, r26
     d3a:	9b 2a       	or	r9, r27
     d3c:	6d 8e       	std	Y+29, r6	; 0x1d
     d3e:	7e 8e       	std	Y+30, r7	; 0x1e
     d40:	8f 8e       	std	Y+31, r8	; 0x1f
     d42:	98 a2       	std	Y+32, r9	; 0x20
     d44:	ed a0       	ldd	r14, Y+37	; 0x25
     d46:	fe a0       	ldd	r15, Y+38	; 0x26
     d48:	0f a1       	ldd	r16, Y+39	; 0x27
     d4a:	18 a5       	ldd	r17, Y+40	; 0x28
     d4c:	38 01       	movw	r6, r16
     d4e:	88 24       	eor	r8, r8
     d50:	99 24       	eor	r9, r9
     d52:	98 01       	movw	r18, r16
     d54:	87 01       	movw	r16, r14
     d56:	20 70       	andi	r18, 0x00	; 0
     d58:	30 70       	andi	r19, 0x00	; 0
     d5a:	65 96       	adiw	r28, 0x15	; 21
     d5c:	0c af       	std	Y+60, r16	; 0x3c
     d5e:	1d af       	std	Y+61, r17	; 0x3d
     d60:	2e af       	std	Y+62, r18	; 0x3e
     d62:	3f af       	std	Y+63, r19	; 0x3f
     d64:	65 97       	sbiw	r28, 0x15	; 21
     d66:	c6 01       	movw	r24, r12
     d68:	b5 01       	movw	r22, r10
     d6a:	a4 01       	movw	r20, r8
     d6c:	93 01       	movw	r18, r6
     d6e:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     d72:	7b 01       	movw	r14, r22
     d74:	8c 01       	movw	r16, r24
     d76:	c6 01       	movw	r24, r12
     d78:	b5 01       	movw	r22, r10
     d7a:	a4 01       	movw	r20, r8
     d7c:	93 01       	movw	r18, r6
     d7e:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     d82:	c9 01       	movw	r24, r18
     d84:	da 01       	movw	r26, r20
     d86:	1c 01       	movw	r2, r24
     d88:	2d 01       	movw	r4, r26
     d8a:	c2 01       	movw	r24, r4
     d8c:	b1 01       	movw	r22, r2
     d8e:	65 96       	adiw	r28, 0x15	; 21
     d90:	2c ad       	ldd	r18, Y+60	; 0x3c
     d92:	3d ad       	ldd	r19, Y+61	; 0x3d
     d94:	4e ad       	ldd	r20, Y+62	; 0x3e
     d96:	5f ad       	ldd	r21, Y+63	; 0x3f
     d98:	65 97       	sbiw	r28, 0x15	; 21
     d9a:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     d9e:	9b 01       	movw	r18, r22
     da0:	ac 01       	movw	r20, r24
     da2:	87 01       	movw	r16, r14
     da4:	ff 24       	eor	r15, r15
     da6:	ee 24       	eor	r14, r14
     da8:	ad 8c       	ldd	r10, Y+29	; 0x1d
     daa:	be 8c       	ldd	r11, Y+30	; 0x1e
     dac:	cf 8c       	ldd	r12, Y+31	; 0x1f
     dae:	d8 a0       	ldd	r13, Y+32	; 0x20
     db0:	c6 01       	movw	r24, r12
     db2:	aa 27       	eor	r26, r26
     db4:	bb 27       	eor	r27, r27
     db6:	57 01       	movw	r10, r14
     db8:	68 01       	movw	r12, r16
     dba:	a8 2a       	or	r10, r24
     dbc:	b9 2a       	or	r11, r25
     dbe:	ca 2a       	or	r12, r26
     dc0:	db 2a       	or	r13, r27
     dc2:	a2 16       	cp	r10, r18
     dc4:	b3 06       	cpc	r11, r19
     dc6:	c4 06       	cpc	r12, r20
     dc8:	d5 06       	cpc	r13, r21
     dca:	00 f5       	brcc	.+64     	; 0xe0c <__stack+0x9ad>
     dcc:	08 94       	sec
     dce:	21 08       	sbc	r2, r1
     dd0:	31 08       	sbc	r3, r1
     dd2:	41 08       	sbc	r4, r1
     dd4:	51 08       	sbc	r5, r1
     dd6:	ed a0       	ldd	r14, Y+37	; 0x25
     dd8:	fe a0       	ldd	r15, Y+38	; 0x26
     dda:	0f a1       	ldd	r16, Y+39	; 0x27
     ddc:	18 a5       	ldd	r17, Y+40	; 0x28
     dde:	ae 0c       	add	r10, r14
     de0:	bf 1c       	adc	r11, r15
     de2:	c0 1e       	adc	r12, r16
     de4:	d1 1e       	adc	r13, r17
     de6:	ae 14       	cp	r10, r14
     de8:	bf 04       	cpc	r11, r15
     dea:	c0 06       	cpc	r12, r16
     dec:	d1 06       	cpc	r13, r17
     dee:	70 f0       	brcs	.+28     	; 0xe0c <__stack+0x9ad>
     df0:	a2 16       	cp	r10, r18
     df2:	b3 06       	cpc	r11, r19
     df4:	c4 06       	cpc	r12, r20
     df6:	d5 06       	cpc	r13, r21
     df8:	48 f4       	brcc	.+18     	; 0xe0c <__stack+0x9ad>
     dfa:	08 94       	sec
     dfc:	21 08       	sbc	r2, r1
     dfe:	31 08       	sbc	r3, r1
     e00:	41 08       	sbc	r4, r1
     e02:	51 08       	sbc	r5, r1
     e04:	ae 0c       	add	r10, r14
     e06:	bf 1c       	adc	r11, r15
     e08:	c0 1e       	adc	r12, r16
     e0a:	d1 1e       	adc	r13, r17
     e0c:	a2 1a       	sub	r10, r18
     e0e:	b3 0a       	sbc	r11, r19
     e10:	c4 0a       	sbc	r12, r20
     e12:	d5 0a       	sbc	r13, r21
     e14:	c6 01       	movw	r24, r12
     e16:	b5 01       	movw	r22, r10
     e18:	a4 01       	movw	r20, r8
     e1a:	93 01       	movw	r18, r6
     e1c:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     e20:	7b 01       	movw	r14, r22
     e22:	8c 01       	movw	r16, r24
     e24:	c6 01       	movw	r24, r12
     e26:	b5 01       	movw	r22, r10
     e28:	a4 01       	movw	r20, r8
     e2a:	93 01       	movw	r18, r6
     e2c:	0e 94 cc 1b 	call	0x3798	; 0x3798 <__udivmodsi4>
     e30:	c9 01       	movw	r24, r18
     e32:	da 01       	movw	r26, r20
     e34:	3c 01       	movw	r6, r24
     e36:	4d 01       	movw	r8, r26
     e38:	c4 01       	movw	r24, r8
     e3a:	b3 01       	movw	r22, r6
     e3c:	65 96       	adiw	r28, 0x15	; 21
     e3e:	2c ad       	ldd	r18, Y+60	; 0x3c
     e40:	3d ad       	ldd	r19, Y+61	; 0x3d
     e42:	4e ad       	ldd	r20, Y+62	; 0x3e
     e44:	5f ad       	ldd	r21, Y+63	; 0x3f
     e46:	65 97       	sbiw	r28, 0x15	; 21
     e48:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     e4c:	9b 01       	movw	r18, r22
     e4e:	ac 01       	movw	r20, r24
     e50:	87 01       	movw	r16, r14
     e52:	ff 24       	eor	r15, r15
     e54:	ee 24       	eor	r14, r14
     e56:	8d 8d       	ldd	r24, Y+29	; 0x1d
     e58:	9e 8d       	ldd	r25, Y+30	; 0x1e
     e5a:	af 8d       	ldd	r26, Y+31	; 0x1f
     e5c:	b8 a1       	ldd	r27, Y+32	; 0x20
     e5e:	a0 70       	andi	r26, 0x00	; 0
     e60:	b0 70       	andi	r27, 0x00	; 0
     e62:	57 01       	movw	r10, r14
     e64:	68 01       	movw	r12, r16
     e66:	a8 2a       	or	r10, r24
     e68:	b9 2a       	or	r11, r25
     e6a:	ca 2a       	or	r12, r26
     e6c:	db 2a       	or	r13, r27
     e6e:	a2 16       	cp	r10, r18
     e70:	b3 06       	cpc	r11, r19
     e72:	c4 06       	cpc	r12, r20
     e74:	d5 06       	cpc	r13, r21
     e76:	00 f5       	brcc	.+64     	; 0xeb8 <__stack+0xa59>
     e78:	08 94       	sec
     e7a:	61 08       	sbc	r6, r1
     e7c:	71 08       	sbc	r7, r1
     e7e:	81 08       	sbc	r8, r1
     e80:	91 08       	sbc	r9, r1
     e82:	6d a1       	ldd	r22, Y+37	; 0x25
     e84:	7e a1       	ldd	r23, Y+38	; 0x26
     e86:	8f a1       	ldd	r24, Y+39	; 0x27
     e88:	98 a5       	ldd	r25, Y+40	; 0x28
     e8a:	a6 0e       	add	r10, r22
     e8c:	b7 1e       	adc	r11, r23
     e8e:	c8 1e       	adc	r12, r24
     e90:	d9 1e       	adc	r13, r25
     e92:	a6 16       	cp	r10, r22
     e94:	b7 06       	cpc	r11, r23
     e96:	c8 06       	cpc	r12, r24
     e98:	d9 06       	cpc	r13, r25
     e9a:	70 f0       	brcs	.+28     	; 0xeb8 <__stack+0xa59>
     e9c:	a2 16       	cp	r10, r18
     e9e:	b3 06       	cpc	r11, r19
     ea0:	c4 06       	cpc	r12, r20
     ea2:	d5 06       	cpc	r13, r21
     ea4:	48 f4       	brcc	.+18     	; 0xeb8 <__stack+0xa59>
     ea6:	08 94       	sec
     ea8:	61 08       	sbc	r6, r1
     eaa:	71 08       	sbc	r7, r1
     eac:	81 08       	sbc	r8, r1
     eae:	91 08       	sbc	r9, r1
     eb0:	a6 0e       	add	r10, r22
     eb2:	b7 1e       	adc	r11, r23
     eb4:	c8 1e       	adc	r12, r24
     eb6:	d9 1e       	adc	r13, r25
     eb8:	d6 01       	movw	r26, r12
     eba:	c5 01       	movw	r24, r10
     ebc:	82 1b       	sub	r24, r18
     ebe:	93 0b       	sbc	r25, r19
     ec0:	a4 0b       	sbc	r26, r20
     ec2:	b5 0b       	sbc	r27, r21
     ec4:	89 8f       	std	Y+25, r24	; 0x19
     ec6:	9a 8f       	std	Y+26, r25	; 0x1a
     ec8:	ab 8f       	std	Y+27, r26	; 0x1b
     eca:	bc 8f       	std	Y+28, r27	; 0x1c
     ecc:	d1 01       	movw	r26, r2
     ece:	99 27       	eor	r25, r25
     ed0:	88 27       	eor	r24, r24
     ed2:	64 01       	movw	r12, r8
     ed4:	53 01       	movw	r10, r6
     ed6:	a8 2a       	or	r10, r24
     ed8:	b9 2a       	or	r11, r25
     eda:	ca 2a       	or	r12, r26
     edc:	db 2a       	or	r13, r27
     ede:	a9 aa       	std	Y+49, r10	; 0x31
     ee0:	ba aa       	std	Y+50, r11	; 0x32
     ee2:	cb aa       	std	Y+51, r12	; 0x33
     ee4:	dc aa       	std	Y+52, r13	; 0x34
     ee6:	86 01       	movw	r16, r12
     ee8:	75 01       	movw	r14, r10
     eea:	2f ef       	ldi	r18, 0xFF	; 255
     eec:	3f ef       	ldi	r19, 0xFF	; 255
     eee:	40 e0       	ldi	r20, 0x00	; 0
     ef0:	50 e0       	ldi	r21, 0x00	; 0
     ef2:	e2 22       	and	r14, r18
     ef4:	f3 22       	and	r15, r19
     ef6:	04 23       	and	r16, r20
     ef8:	15 23       	and	r17, r21
     efa:	a6 01       	movw	r20, r12
     efc:	66 27       	eor	r22, r22
     efe:	77 27       	eor	r23, r23
     f00:	6d 96       	adiw	r28, 0x1d	; 29
     f02:	4c af       	std	Y+60, r20	; 0x3c
     f04:	5d af       	std	Y+61, r21	; 0x3d
     f06:	6e af       	std	Y+62, r22	; 0x3e
     f08:	7f af       	std	Y+63, r23	; 0x3f
     f0a:	6d 97       	sbiw	r28, 0x1d	; 29
     f0c:	a9 a0       	ldd	r10, Y+33	; 0x21
     f0e:	ba a0       	ldd	r11, Y+34	; 0x22
     f10:	cb a0       	ldd	r12, Y+35	; 0x23
     f12:	dc a0       	ldd	r13, Y+36	; 0x24
     f14:	6f ef       	ldi	r22, 0xFF	; 255
     f16:	7f ef       	ldi	r23, 0xFF	; 255
     f18:	80 e0       	ldi	r24, 0x00	; 0
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	a6 22       	and	r10, r22
     f1e:	b7 22       	and	r11, r23
     f20:	c8 22       	and	r12, r24
     f22:	d9 22       	and	r13, r25
     f24:	89 a1       	ldd	r24, Y+33	; 0x21
     f26:	9a a1       	ldd	r25, Y+34	; 0x22
     f28:	ab a1       	ldd	r26, Y+35	; 0x23
     f2a:	bc a1       	ldd	r27, Y+36	; 0x24
     f2c:	1d 01       	movw	r2, r26
     f2e:	44 24       	eor	r4, r4
     f30:	55 24       	eor	r5, r5
     f32:	c8 01       	movw	r24, r16
     f34:	b7 01       	movw	r22, r14
     f36:	a6 01       	movw	r20, r12
     f38:	95 01       	movw	r18, r10
     f3a:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     f3e:	69 96       	adiw	r28, 0x19	; 25
     f40:	6c af       	std	Y+60, r22	; 0x3c
     f42:	7d af       	std	Y+61, r23	; 0x3d
     f44:	8e af       	std	Y+62, r24	; 0x3e
     f46:	9f af       	std	Y+63, r25	; 0x3f
     f48:	69 97       	sbiw	r28, 0x19	; 25
     f4a:	c8 01       	movw	r24, r16
     f4c:	b7 01       	movw	r22, r14
     f4e:	a2 01       	movw	r20, r4
     f50:	91 01       	movw	r18, r2
     f52:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     f56:	3b 01       	movw	r6, r22
     f58:	4c 01       	movw	r8, r24
     f5a:	6d 96       	adiw	r28, 0x1d	; 29
     f5c:	6c ad       	ldd	r22, Y+60	; 0x3c
     f5e:	7d ad       	ldd	r23, Y+61	; 0x3d
     f60:	8e ad       	ldd	r24, Y+62	; 0x3e
     f62:	9f ad       	ldd	r25, Y+63	; 0x3f
     f64:	6d 97       	sbiw	r28, 0x1d	; 29
     f66:	a6 01       	movw	r20, r12
     f68:	95 01       	movw	r18, r10
     f6a:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     f6e:	7b 01       	movw	r14, r22
     f70:	8c 01       	movw	r16, r24
     f72:	6d 96       	adiw	r28, 0x1d	; 29
     f74:	6c ad       	ldd	r22, Y+60	; 0x3c
     f76:	7d ad       	ldd	r23, Y+61	; 0x3d
     f78:	8e ad       	ldd	r24, Y+62	; 0x3e
     f7a:	9f ad       	ldd	r25, Y+63	; 0x3f
     f7c:	6d 97       	sbiw	r28, 0x1d	; 29
     f7e:	a2 01       	movw	r20, r4
     f80:	91 01       	movw	r18, r2
     f82:	0e 94 ad 1b 	call	0x375a	; 0x375a <__mulsi3>
     f86:	5b 01       	movw	r10, r22
     f88:	6c 01       	movw	r12, r24
     f8a:	a8 01       	movw	r20, r16
     f8c:	97 01       	movw	r18, r14
     f8e:	26 0d       	add	r18, r6
     f90:	37 1d       	adc	r19, r7
     f92:	48 1d       	adc	r20, r8
     f94:	59 1d       	adc	r21, r9
     f96:	69 96       	adiw	r28, 0x19	; 25
     f98:	6c ac       	ldd	r6, Y+60	; 0x3c
     f9a:	7d ac       	ldd	r7, Y+61	; 0x3d
     f9c:	8e ac       	ldd	r8, Y+62	; 0x3e
     f9e:	9f ac       	ldd	r9, Y+63	; 0x3f
     fa0:	69 97       	sbiw	r28, 0x19	; 25
     fa2:	c4 01       	movw	r24, r8
     fa4:	aa 27       	eor	r26, r26
     fa6:	bb 27       	eor	r27, r27
     fa8:	28 0f       	add	r18, r24
     faa:	39 1f       	adc	r19, r25
     fac:	4a 1f       	adc	r20, r26
     fae:	5b 1f       	adc	r21, r27
     fb0:	2e 15       	cp	r18, r14
     fb2:	3f 05       	cpc	r19, r15
     fb4:	40 07       	cpc	r20, r16
     fb6:	51 07       	cpc	r21, r17
     fb8:	48 f4       	brcc	.+18     	; 0xfcc <__stack+0xb6d>
     fba:	e1 2c       	mov	r14, r1
     fbc:	f1 2c       	mov	r15, r1
     fbe:	61 e0       	ldi	r22, 0x01	; 1
     fc0:	06 2f       	mov	r16, r22
     fc2:	11 2d       	mov	r17, r1
     fc4:	ae 0c       	add	r10, r14
     fc6:	bf 1c       	adc	r11, r15
     fc8:	c0 1e       	adc	r12, r16
     fca:	d1 1e       	adc	r13, r17
     fcc:	ca 01       	movw	r24, r20
     fce:	aa 27       	eor	r26, r26
     fd0:	bb 27       	eor	r27, r27
     fd2:	bc 01       	movw	r22, r24
     fd4:	cd 01       	movw	r24, r26
     fd6:	6a 0d       	add	r22, r10
     fd8:	7b 1d       	adc	r23, r11
     fda:	8c 1d       	adc	r24, r12
     fdc:	9d 1d       	adc	r25, r13
     fde:	69 8c       	ldd	r6, Y+25	; 0x19
     fe0:	7a 8c       	ldd	r7, Y+26	; 0x1a
     fe2:	8b 8c       	ldd	r8, Y+27	; 0x1b
     fe4:	9c 8c       	ldd	r9, Y+28	; 0x1c
     fe6:	66 16       	cp	r6, r22
     fe8:	77 06       	cpc	r7, r23
     fea:	88 06       	cpc	r8, r24
     fec:	99 06       	cpc	r9, r25
     fee:	40 f1       	brcs	.+80     	; 0x1040 <__stack+0xbe1>
     ff0:	66 15       	cp	r22, r6
     ff2:	77 05       	cpc	r23, r7
     ff4:	88 05       	cpc	r24, r8
     ff6:	99 05       	cpc	r25, r9
     ff8:	09 f0       	breq	.+2      	; 0xffc <__stack+0xb9d>
     ffa:	43 c0       	rjmp	.+134    	; 0x1082 <__stack+0xc23>
     ffc:	d9 01       	movw	r26, r18
     ffe:	99 27       	eor	r25, r25
    1000:	88 27       	eor	r24, r24
    1002:	69 96       	adiw	r28, 0x19	; 25
    1004:	2c ad       	ldd	r18, Y+60	; 0x3c
    1006:	3d ad       	ldd	r19, Y+61	; 0x3d
    1008:	4e ad       	ldd	r20, Y+62	; 0x3e
    100a:	5f ad       	ldd	r21, Y+63	; 0x3f
    100c:	69 97       	sbiw	r28, 0x19	; 25
    100e:	40 70       	andi	r20, 0x00	; 0
    1010:	50 70       	andi	r21, 0x00	; 0
    1012:	82 0f       	add	r24, r18
    1014:	93 1f       	adc	r25, r19
    1016:	a4 1f       	adc	r26, r20
    1018:	b5 1f       	adc	r27, r21
    101a:	2d a5       	ldd	r18, Y+45	; 0x2d
    101c:	3e a5       	ldd	r19, Y+46	; 0x2e
    101e:	4f a5       	ldd	r20, Y+47	; 0x2f
    1020:	58 a9       	ldd	r21, Y+48	; 0x30
    1022:	6e 96       	adiw	r28, 0x1e	; 30
    1024:	0f ac       	ldd	r0, Y+63	; 0x3f
    1026:	6e 97       	sbiw	r28, 0x1e	; 30
    1028:	04 c0       	rjmp	.+8      	; 0x1032 <__stack+0xbd3>
    102a:	22 0f       	add	r18, r18
    102c:	33 1f       	adc	r19, r19
    102e:	44 1f       	adc	r20, r20
    1030:	55 1f       	adc	r21, r21
    1032:	0a 94       	dec	r0
    1034:	d2 f7       	brpl	.-12     	; 0x102a <__stack+0xbcb>
    1036:	28 17       	cp	r18, r24
    1038:	39 07       	cpc	r19, r25
    103a:	4a 07       	cpc	r20, r26
    103c:	5b 07       	cpc	r21, r27
    103e:	08 f5       	brcc	.+66     	; 0x1082 <__stack+0xc23>
    1040:	09 a9       	ldd	r16, Y+49	; 0x31
    1042:	1a a9       	ldd	r17, Y+50	; 0x32
    1044:	2b a9       	ldd	r18, Y+51	; 0x33
    1046:	3c a9       	ldd	r19, Y+52	; 0x34
    1048:	01 50       	subi	r16, 0x01	; 1
    104a:	10 40       	sbci	r17, 0x00	; 0
    104c:	20 40       	sbci	r18, 0x00	; 0
    104e:	30 40       	sbci	r19, 0x00	; 0
    1050:	09 ab       	std	Y+49, r16	; 0x31
    1052:	1a ab       	std	Y+50, r17	; 0x32
    1054:	2b ab       	std	Y+51, r18	; 0x33
    1056:	3c ab       	std	Y+52, r19	; 0x34
    1058:	14 c0       	rjmp	.+40     	; 0x1082 <__stack+0xc23>
    105a:	66 24       	eor	r6, r6
    105c:	77 24       	eor	r7, r7
    105e:	43 01       	movw	r8, r6
    1060:	21 e0       	ldi	r18, 0x01	; 1
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	40 e0       	ldi	r20, 0x00	; 0
    1066:	50 e0       	ldi	r21, 0x00	; 0
    1068:	29 ab       	std	Y+49, r18	; 0x31
    106a:	3a ab       	std	Y+50, r19	; 0x32
    106c:	4b ab       	std	Y+51, r20	; 0x33
    106e:	5c ab       	std	Y+52, r21	; 0x34
    1070:	0b c0       	rjmp	.+22     	; 0x1088 <__stack+0xc29>
    1072:	66 24       	eor	r6, r6
    1074:	77 24       	eor	r7, r7
    1076:	43 01       	movw	r8, r6
    1078:	19 aa       	std	Y+49, r1	; 0x31
    107a:	1a aa       	std	Y+50, r1	; 0x32
    107c:	1b aa       	std	Y+51, r1	; 0x33
    107e:	1c aa       	std	Y+52, r1	; 0x34
    1080:	03 c0       	rjmp	.+6      	; 0x1088 <__stack+0xc29>
    1082:	66 24       	eor	r6, r6
    1084:	77 24       	eor	r7, r7
    1086:	43 01       	movw	r8, r6
    1088:	fe 01       	movw	r30, r28
    108a:	71 96       	adiw	r30, 0x11	; 17
    108c:	88 e0       	ldi	r24, 0x08	; 8
    108e:	df 01       	movw	r26, r30
    1090:	1d 92       	st	X+, r1
    1092:	8a 95       	dec	r24
    1094:	e9 f7       	brne	.-6      	; 0x1090 <__stack+0xc31>
    1096:	a9 a8       	ldd	r10, Y+49	; 0x31
    1098:	ba a8       	ldd	r11, Y+50	; 0x32
    109a:	cb a8       	ldd	r12, Y+51	; 0x33
    109c:	dc a8       	ldd	r13, Y+52	; 0x34
    109e:	a9 8a       	std	Y+17, r10	; 0x11
    10a0:	ba 8a       	std	Y+18, r11	; 0x12
    10a2:	cb 8a       	std	Y+19, r12	; 0x13
    10a4:	dc 8a       	std	Y+20, r13	; 0x14
    10a6:	6d 8a       	std	Y+21, r6	; 0x15
    10a8:	7e 8a       	std	Y+22, r7	; 0x16
    10aa:	8f 8a       	std	Y+23, r8	; 0x17
    10ac:	98 8e       	std	Y+24, r9	; 0x18
    10ae:	29 a9       	ldd	r18, Y+49	; 0x31
    10b0:	3a 89       	ldd	r19, Y+18	; 0x12
    10b2:	4b 89       	ldd	r20, Y+19	; 0x13
    10b4:	5c 89       	ldd	r21, Y+20	; 0x14
    10b6:	66 2d       	mov	r22, r6
    10b8:	7e 89       	ldd	r23, Y+22	; 0x16
    10ba:	8f 89       	ldd	r24, Y+23	; 0x17
    10bc:	98 8d       	ldd	r25, Y+24	; 0x18
    10be:	c2 5a       	subi	r28, 0xA2	; 162
    10c0:	df 4f       	sbci	r29, 0xFF	; 255
    10c2:	e2 e1       	ldi	r30, 0x12	; 18
    10c4:	0c 94 0a 1c 	jmp	0x3814	; 0x3814 <__epilogue_restores__>

000010c8 <_fpadd_parts>:
    10c8:	a0 e0       	ldi	r26, 0x00	; 0
    10ca:	b0 e0       	ldi	r27, 0x00	; 0
    10cc:	ea e6       	ldi	r30, 0x6A	; 106
    10ce:	f8 e0       	ldi	r31, 0x08	; 8
    10d0:	0c 94 ee 1b 	jmp	0x37dc	; 0x37dc <__prologue_saves__>
    10d4:	dc 01       	movw	r26, r24
    10d6:	2b 01       	movw	r4, r22
    10d8:	fa 01       	movw	r30, r20
    10da:	9c 91       	ld	r25, X
    10dc:	92 30       	cpi	r25, 0x02	; 2
    10de:	08 f4       	brcc	.+2      	; 0x10e2 <_fpadd_parts+0x1a>
    10e0:	39 c1       	rjmp	.+626    	; 0x1354 <_fpadd_parts+0x28c>
    10e2:	eb 01       	movw	r28, r22
    10e4:	88 81       	ld	r24, Y
    10e6:	82 30       	cpi	r24, 0x02	; 2
    10e8:	08 f4       	brcc	.+2      	; 0x10ec <_fpadd_parts+0x24>
    10ea:	33 c1       	rjmp	.+614    	; 0x1352 <_fpadd_parts+0x28a>
    10ec:	94 30       	cpi	r25, 0x04	; 4
    10ee:	69 f4       	brne	.+26     	; 0x110a <_fpadd_parts+0x42>
    10f0:	84 30       	cpi	r24, 0x04	; 4
    10f2:	09 f0       	breq	.+2      	; 0x10f6 <_fpadd_parts+0x2e>
    10f4:	2f c1       	rjmp	.+606    	; 0x1354 <_fpadd_parts+0x28c>
    10f6:	11 96       	adiw	r26, 0x01	; 1
    10f8:	9c 91       	ld	r25, X
    10fa:	11 97       	sbiw	r26, 0x01	; 1
    10fc:	89 81       	ldd	r24, Y+1	; 0x01
    10fe:	98 17       	cp	r25, r24
    1100:	09 f4       	brne	.+2      	; 0x1104 <_fpadd_parts+0x3c>
    1102:	28 c1       	rjmp	.+592    	; 0x1354 <_fpadd_parts+0x28c>
    1104:	a0 e6       	ldi	r26, 0x60	; 96
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	25 c1       	rjmp	.+586    	; 0x1354 <_fpadd_parts+0x28c>
    110a:	84 30       	cpi	r24, 0x04	; 4
    110c:	09 f4       	brne	.+2      	; 0x1110 <_fpadd_parts+0x48>
    110e:	21 c1       	rjmp	.+578    	; 0x1352 <_fpadd_parts+0x28a>
    1110:	82 30       	cpi	r24, 0x02	; 2
    1112:	a9 f4       	brne	.+42     	; 0x113e <_fpadd_parts+0x76>
    1114:	92 30       	cpi	r25, 0x02	; 2
    1116:	09 f0       	breq	.+2      	; 0x111a <_fpadd_parts+0x52>
    1118:	1d c1       	rjmp	.+570    	; 0x1354 <_fpadd_parts+0x28c>
    111a:	9a 01       	movw	r18, r20
    111c:	ad 01       	movw	r20, r26
    111e:	88 e0       	ldi	r24, 0x08	; 8
    1120:	ea 01       	movw	r28, r20
    1122:	09 90       	ld	r0, Y+
    1124:	ae 01       	movw	r20, r28
    1126:	e9 01       	movw	r28, r18
    1128:	09 92       	st	Y+, r0
    112a:	9e 01       	movw	r18, r28
    112c:	81 50       	subi	r24, 0x01	; 1
    112e:	c1 f7       	brne	.-16     	; 0x1120 <_fpadd_parts+0x58>
    1130:	e2 01       	movw	r28, r4
    1132:	89 81       	ldd	r24, Y+1	; 0x01
    1134:	11 96       	adiw	r26, 0x01	; 1
    1136:	9c 91       	ld	r25, X
    1138:	89 23       	and	r24, r25
    113a:	81 83       	std	Z+1, r24	; 0x01
    113c:	08 c1       	rjmp	.+528    	; 0x134e <_fpadd_parts+0x286>
    113e:	92 30       	cpi	r25, 0x02	; 2
    1140:	09 f4       	brne	.+2      	; 0x1144 <_fpadd_parts+0x7c>
    1142:	07 c1       	rjmp	.+526    	; 0x1352 <_fpadd_parts+0x28a>
    1144:	12 96       	adiw	r26, 0x02	; 2
    1146:	2d 90       	ld	r2, X+
    1148:	3c 90       	ld	r3, X
    114a:	13 97       	sbiw	r26, 0x03	; 3
    114c:	eb 01       	movw	r28, r22
    114e:	8a 81       	ldd	r24, Y+2	; 0x02
    1150:	9b 81       	ldd	r25, Y+3	; 0x03
    1152:	14 96       	adiw	r26, 0x04	; 4
    1154:	ad 90       	ld	r10, X+
    1156:	bd 90       	ld	r11, X+
    1158:	cd 90       	ld	r12, X+
    115a:	dc 90       	ld	r13, X
    115c:	17 97       	sbiw	r26, 0x07	; 7
    115e:	ec 80       	ldd	r14, Y+4	; 0x04
    1160:	fd 80       	ldd	r15, Y+5	; 0x05
    1162:	0e 81       	ldd	r16, Y+6	; 0x06
    1164:	1f 81       	ldd	r17, Y+7	; 0x07
    1166:	91 01       	movw	r18, r2
    1168:	28 1b       	sub	r18, r24
    116a:	39 0b       	sbc	r19, r25
    116c:	b9 01       	movw	r22, r18
    116e:	37 ff       	sbrs	r19, 7
    1170:	04 c0       	rjmp	.+8      	; 0x117a <_fpadd_parts+0xb2>
    1172:	66 27       	eor	r22, r22
    1174:	77 27       	eor	r23, r23
    1176:	62 1b       	sub	r22, r18
    1178:	73 0b       	sbc	r23, r19
    117a:	60 32       	cpi	r22, 0x20	; 32
    117c:	71 05       	cpc	r23, r1
    117e:	0c f0       	brlt	.+2      	; 0x1182 <_fpadd_parts+0xba>
    1180:	61 c0       	rjmp	.+194    	; 0x1244 <_fpadd_parts+0x17c>
    1182:	12 16       	cp	r1, r18
    1184:	13 06       	cpc	r1, r19
    1186:	6c f5       	brge	.+90     	; 0x11e2 <_fpadd_parts+0x11a>
    1188:	37 01       	movw	r6, r14
    118a:	48 01       	movw	r8, r16
    118c:	06 2e       	mov	r0, r22
    118e:	04 c0       	rjmp	.+8      	; 0x1198 <_fpadd_parts+0xd0>
    1190:	96 94       	lsr	r9
    1192:	87 94       	ror	r8
    1194:	77 94       	ror	r7
    1196:	67 94       	ror	r6
    1198:	0a 94       	dec	r0
    119a:	d2 f7       	brpl	.-12     	; 0x1190 <_fpadd_parts+0xc8>
    119c:	21 e0       	ldi	r18, 0x01	; 1
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	40 e0       	ldi	r20, 0x00	; 0
    11a2:	50 e0       	ldi	r21, 0x00	; 0
    11a4:	04 c0       	rjmp	.+8      	; 0x11ae <_fpadd_parts+0xe6>
    11a6:	22 0f       	add	r18, r18
    11a8:	33 1f       	adc	r19, r19
    11aa:	44 1f       	adc	r20, r20
    11ac:	55 1f       	adc	r21, r21
    11ae:	6a 95       	dec	r22
    11b0:	d2 f7       	brpl	.-12     	; 0x11a6 <_fpadd_parts+0xde>
    11b2:	21 50       	subi	r18, 0x01	; 1
    11b4:	30 40       	sbci	r19, 0x00	; 0
    11b6:	40 40       	sbci	r20, 0x00	; 0
    11b8:	50 40       	sbci	r21, 0x00	; 0
    11ba:	2e 21       	and	r18, r14
    11bc:	3f 21       	and	r19, r15
    11be:	40 23       	and	r20, r16
    11c0:	51 23       	and	r21, r17
    11c2:	21 15       	cp	r18, r1
    11c4:	31 05       	cpc	r19, r1
    11c6:	41 05       	cpc	r20, r1
    11c8:	51 05       	cpc	r21, r1
    11ca:	21 f0       	breq	.+8      	; 0x11d4 <_fpadd_parts+0x10c>
    11cc:	21 e0       	ldi	r18, 0x01	; 1
    11ce:	30 e0       	ldi	r19, 0x00	; 0
    11d0:	40 e0       	ldi	r20, 0x00	; 0
    11d2:	50 e0       	ldi	r21, 0x00	; 0
    11d4:	79 01       	movw	r14, r18
    11d6:	8a 01       	movw	r16, r20
    11d8:	e6 28       	or	r14, r6
    11da:	f7 28       	or	r15, r7
    11dc:	08 29       	or	r16, r8
    11de:	19 29       	or	r17, r9
    11e0:	3c c0       	rjmp	.+120    	; 0x125a <_fpadd_parts+0x192>
    11e2:	23 2b       	or	r18, r19
    11e4:	d1 f1       	breq	.+116    	; 0x125a <_fpadd_parts+0x192>
    11e6:	26 0e       	add	r2, r22
    11e8:	37 1e       	adc	r3, r23
    11ea:	35 01       	movw	r6, r10
    11ec:	46 01       	movw	r8, r12
    11ee:	06 2e       	mov	r0, r22
    11f0:	04 c0       	rjmp	.+8      	; 0x11fa <_fpadd_parts+0x132>
    11f2:	96 94       	lsr	r9
    11f4:	87 94       	ror	r8
    11f6:	77 94       	ror	r7
    11f8:	67 94       	ror	r6
    11fa:	0a 94       	dec	r0
    11fc:	d2 f7       	brpl	.-12     	; 0x11f2 <_fpadd_parts+0x12a>
    11fe:	21 e0       	ldi	r18, 0x01	; 1
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	40 e0       	ldi	r20, 0x00	; 0
    1204:	50 e0       	ldi	r21, 0x00	; 0
    1206:	04 c0       	rjmp	.+8      	; 0x1210 <_fpadd_parts+0x148>
    1208:	22 0f       	add	r18, r18
    120a:	33 1f       	adc	r19, r19
    120c:	44 1f       	adc	r20, r20
    120e:	55 1f       	adc	r21, r21
    1210:	6a 95       	dec	r22
    1212:	d2 f7       	brpl	.-12     	; 0x1208 <_fpadd_parts+0x140>
    1214:	21 50       	subi	r18, 0x01	; 1
    1216:	30 40       	sbci	r19, 0x00	; 0
    1218:	40 40       	sbci	r20, 0x00	; 0
    121a:	50 40       	sbci	r21, 0x00	; 0
    121c:	2a 21       	and	r18, r10
    121e:	3b 21       	and	r19, r11
    1220:	4c 21       	and	r20, r12
    1222:	5d 21       	and	r21, r13
    1224:	21 15       	cp	r18, r1
    1226:	31 05       	cpc	r19, r1
    1228:	41 05       	cpc	r20, r1
    122a:	51 05       	cpc	r21, r1
    122c:	21 f0       	breq	.+8      	; 0x1236 <_fpadd_parts+0x16e>
    122e:	21 e0       	ldi	r18, 0x01	; 1
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	40 e0       	ldi	r20, 0x00	; 0
    1234:	50 e0       	ldi	r21, 0x00	; 0
    1236:	59 01       	movw	r10, r18
    1238:	6a 01       	movw	r12, r20
    123a:	a6 28       	or	r10, r6
    123c:	b7 28       	or	r11, r7
    123e:	c8 28       	or	r12, r8
    1240:	d9 28       	or	r13, r9
    1242:	0b c0       	rjmp	.+22     	; 0x125a <_fpadd_parts+0x192>
    1244:	82 15       	cp	r24, r2
    1246:	93 05       	cpc	r25, r3
    1248:	2c f0       	brlt	.+10     	; 0x1254 <_fpadd_parts+0x18c>
    124a:	1c 01       	movw	r2, r24
    124c:	aa 24       	eor	r10, r10
    124e:	bb 24       	eor	r11, r11
    1250:	65 01       	movw	r12, r10
    1252:	03 c0       	rjmp	.+6      	; 0x125a <_fpadd_parts+0x192>
    1254:	ee 24       	eor	r14, r14
    1256:	ff 24       	eor	r15, r15
    1258:	87 01       	movw	r16, r14
    125a:	11 96       	adiw	r26, 0x01	; 1
    125c:	9c 91       	ld	r25, X
    125e:	d2 01       	movw	r26, r4
    1260:	11 96       	adiw	r26, 0x01	; 1
    1262:	8c 91       	ld	r24, X
    1264:	98 17       	cp	r25, r24
    1266:	09 f4       	brne	.+2      	; 0x126a <_fpadd_parts+0x1a2>
    1268:	45 c0       	rjmp	.+138    	; 0x12f4 <_fpadd_parts+0x22c>
    126a:	99 23       	and	r25, r25
    126c:	39 f0       	breq	.+14     	; 0x127c <_fpadd_parts+0x1b4>
    126e:	a8 01       	movw	r20, r16
    1270:	97 01       	movw	r18, r14
    1272:	2a 19       	sub	r18, r10
    1274:	3b 09       	sbc	r19, r11
    1276:	4c 09       	sbc	r20, r12
    1278:	5d 09       	sbc	r21, r13
    127a:	06 c0       	rjmp	.+12     	; 0x1288 <_fpadd_parts+0x1c0>
    127c:	a6 01       	movw	r20, r12
    127e:	95 01       	movw	r18, r10
    1280:	2e 19       	sub	r18, r14
    1282:	3f 09       	sbc	r19, r15
    1284:	40 0b       	sbc	r20, r16
    1286:	51 0b       	sbc	r21, r17
    1288:	57 fd       	sbrc	r21, 7
    128a:	08 c0       	rjmp	.+16     	; 0x129c <_fpadd_parts+0x1d4>
    128c:	11 82       	std	Z+1, r1	; 0x01
    128e:	33 82       	std	Z+3, r3	; 0x03
    1290:	22 82       	std	Z+2, r2	; 0x02
    1292:	24 83       	std	Z+4, r18	; 0x04
    1294:	35 83       	std	Z+5, r19	; 0x05
    1296:	46 83       	std	Z+6, r20	; 0x06
    1298:	57 83       	std	Z+7, r21	; 0x07
    129a:	1d c0       	rjmp	.+58     	; 0x12d6 <_fpadd_parts+0x20e>
    129c:	81 e0       	ldi	r24, 0x01	; 1
    129e:	81 83       	std	Z+1, r24	; 0x01
    12a0:	33 82       	std	Z+3, r3	; 0x03
    12a2:	22 82       	std	Z+2, r2	; 0x02
    12a4:	88 27       	eor	r24, r24
    12a6:	99 27       	eor	r25, r25
    12a8:	dc 01       	movw	r26, r24
    12aa:	82 1b       	sub	r24, r18
    12ac:	93 0b       	sbc	r25, r19
    12ae:	a4 0b       	sbc	r26, r20
    12b0:	b5 0b       	sbc	r27, r21
    12b2:	84 83       	std	Z+4, r24	; 0x04
    12b4:	95 83       	std	Z+5, r25	; 0x05
    12b6:	a6 83       	std	Z+6, r26	; 0x06
    12b8:	b7 83       	std	Z+7, r27	; 0x07
    12ba:	0d c0       	rjmp	.+26     	; 0x12d6 <_fpadd_parts+0x20e>
    12bc:	22 0f       	add	r18, r18
    12be:	33 1f       	adc	r19, r19
    12c0:	44 1f       	adc	r20, r20
    12c2:	55 1f       	adc	r21, r21
    12c4:	24 83       	std	Z+4, r18	; 0x04
    12c6:	35 83       	std	Z+5, r19	; 0x05
    12c8:	46 83       	std	Z+6, r20	; 0x06
    12ca:	57 83       	std	Z+7, r21	; 0x07
    12cc:	82 81       	ldd	r24, Z+2	; 0x02
    12ce:	93 81       	ldd	r25, Z+3	; 0x03
    12d0:	01 97       	sbiw	r24, 0x01	; 1
    12d2:	93 83       	std	Z+3, r25	; 0x03
    12d4:	82 83       	std	Z+2, r24	; 0x02
    12d6:	24 81       	ldd	r18, Z+4	; 0x04
    12d8:	35 81       	ldd	r19, Z+5	; 0x05
    12da:	46 81       	ldd	r20, Z+6	; 0x06
    12dc:	57 81       	ldd	r21, Z+7	; 0x07
    12de:	da 01       	movw	r26, r20
    12e0:	c9 01       	movw	r24, r18
    12e2:	01 97       	sbiw	r24, 0x01	; 1
    12e4:	a1 09       	sbc	r26, r1
    12e6:	b1 09       	sbc	r27, r1
    12e8:	8f 5f       	subi	r24, 0xFF	; 255
    12ea:	9f 4f       	sbci	r25, 0xFF	; 255
    12ec:	af 4f       	sbci	r26, 0xFF	; 255
    12ee:	bf 43       	sbci	r27, 0x3F	; 63
    12f0:	28 f3       	brcs	.-54     	; 0x12bc <_fpadd_parts+0x1f4>
    12f2:	0b c0       	rjmp	.+22     	; 0x130a <_fpadd_parts+0x242>
    12f4:	91 83       	std	Z+1, r25	; 0x01
    12f6:	33 82       	std	Z+3, r3	; 0x03
    12f8:	22 82       	std	Z+2, r2	; 0x02
    12fa:	ea 0c       	add	r14, r10
    12fc:	fb 1c       	adc	r15, r11
    12fe:	0c 1d       	adc	r16, r12
    1300:	1d 1d       	adc	r17, r13
    1302:	e4 82       	std	Z+4, r14	; 0x04
    1304:	f5 82       	std	Z+5, r15	; 0x05
    1306:	06 83       	std	Z+6, r16	; 0x06
    1308:	17 83       	std	Z+7, r17	; 0x07
    130a:	83 e0       	ldi	r24, 0x03	; 3
    130c:	80 83       	st	Z, r24
    130e:	24 81       	ldd	r18, Z+4	; 0x04
    1310:	35 81       	ldd	r19, Z+5	; 0x05
    1312:	46 81       	ldd	r20, Z+6	; 0x06
    1314:	57 81       	ldd	r21, Z+7	; 0x07
    1316:	57 ff       	sbrs	r21, 7
    1318:	1a c0       	rjmp	.+52     	; 0x134e <_fpadd_parts+0x286>
    131a:	c9 01       	movw	r24, r18
    131c:	aa 27       	eor	r26, r26
    131e:	97 fd       	sbrc	r25, 7
    1320:	a0 95       	com	r26
    1322:	ba 2f       	mov	r27, r26
    1324:	81 70       	andi	r24, 0x01	; 1
    1326:	90 70       	andi	r25, 0x00	; 0
    1328:	a0 70       	andi	r26, 0x00	; 0
    132a:	b0 70       	andi	r27, 0x00	; 0
    132c:	56 95       	lsr	r21
    132e:	47 95       	ror	r20
    1330:	37 95       	ror	r19
    1332:	27 95       	ror	r18
    1334:	82 2b       	or	r24, r18
    1336:	93 2b       	or	r25, r19
    1338:	a4 2b       	or	r26, r20
    133a:	b5 2b       	or	r27, r21
    133c:	84 83       	std	Z+4, r24	; 0x04
    133e:	95 83       	std	Z+5, r25	; 0x05
    1340:	a6 83       	std	Z+6, r26	; 0x06
    1342:	b7 83       	std	Z+7, r27	; 0x07
    1344:	82 81       	ldd	r24, Z+2	; 0x02
    1346:	93 81       	ldd	r25, Z+3	; 0x03
    1348:	01 96       	adiw	r24, 0x01	; 1
    134a:	93 83       	std	Z+3, r25	; 0x03
    134c:	82 83       	std	Z+2, r24	; 0x02
    134e:	df 01       	movw	r26, r30
    1350:	01 c0       	rjmp	.+2      	; 0x1354 <_fpadd_parts+0x28c>
    1352:	d2 01       	movw	r26, r4
    1354:	cd 01       	movw	r24, r26
    1356:	cd b7       	in	r28, 0x3d	; 61
    1358:	de b7       	in	r29, 0x3e	; 62
    135a:	e2 e1       	ldi	r30, 0x12	; 18
    135c:	0c 94 0a 1c 	jmp	0x3814	; 0x3814 <__epilogue_restores__>

00001360 <__subsf3>:
    1360:	a0 e2       	ldi	r26, 0x20	; 32
    1362:	b0 e0       	ldi	r27, 0x00	; 0
    1364:	e6 eb       	ldi	r30, 0xB6	; 182
    1366:	f9 e0       	ldi	r31, 0x09	; 9
    1368:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <__prologue_saves__+0x18>
    136c:	69 83       	std	Y+1, r22	; 0x01
    136e:	7a 83       	std	Y+2, r23	; 0x02
    1370:	8b 83       	std	Y+3, r24	; 0x03
    1372:	9c 83       	std	Y+4, r25	; 0x04
    1374:	2d 83       	std	Y+5, r18	; 0x05
    1376:	3e 83       	std	Y+6, r19	; 0x06
    1378:	4f 83       	std	Y+7, r20	; 0x07
    137a:	58 87       	std	Y+8, r21	; 0x08
    137c:	e9 e0       	ldi	r30, 0x09	; 9
    137e:	ee 2e       	mov	r14, r30
    1380:	f1 2c       	mov	r15, r1
    1382:	ec 0e       	add	r14, r28
    1384:	fd 1e       	adc	r15, r29
    1386:	ce 01       	movw	r24, r28
    1388:	01 96       	adiw	r24, 0x01	; 1
    138a:	b7 01       	movw	r22, r14
    138c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1390:	8e 01       	movw	r16, r28
    1392:	0f 5e       	subi	r16, 0xEF	; 239
    1394:	1f 4f       	sbci	r17, 0xFF	; 255
    1396:	ce 01       	movw	r24, r28
    1398:	05 96       	adiw	r24, 0x05	; 5
    139a:	b8 01       	movw	r22, r16
    139c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    13a0:	8a 89       	ldd	r24, Y+18	; 0x12
    13a2:	91 e0       	ldi	r25, 0x01	; 1
    13a4:	89 27       	eor	r24, r25
    13a6:	8a 8b       	std	Y+18, r24	; 0x12
    13a8:	c7 01       	movw	r24, r14
    13aa:	b8 01       	movw	r22, r16
    13ac:	ae 01       	movw	r20, r28
    13ae:	47 5e       	subi	r20, 0xE7	; 231
    13b0:	5f 4f       	sbci	r21, 0xFF	; 255
    13b2:	0e 94 64 08 	call	0x10c8	; 0x10c8 <_fpadd_parts>
    13b6:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <__pack_f>
    13ba:	a0 96       	adiw	r28, 0x20	; 32
    13bc:	e6 e0       	ldi	r30, 0x06	; 6
    13be:	0c 94 16 1c 	jmp	0x382c	; 0x382c <__epilogue_restores__+0x18>

000013c2 <__addsf3>:
    13c2:	a0 e2       	ldi	r26, 0x20	; 32
    13c4:	b0 e0       	ldi	r27, 0x00	; 0
    13c6:	e7 ee       	ldi	r30, 0xE7	; 231
    13c8:	f9 e0       	ldi	r31, 0x09	; 9
    13ca:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <__prologue_saves__+0x18>
    13ce:	69 83       	std	Y+1, r22	; 0x01
    13d0:	7a 83       	std	Y+2, r23	; 0x02
    13d2:	8b 83       	std	Y+3, r24	; 0x03
    13d4:	9c 83       	std	Y+4, r25	; 0x04
    13d6:	2d 83       	std	Y+5, r18	; 0x05
    13d8:	3e 83       	std	Y+6, r19	; 0x06
    13da:	4f 83       	std	Y+7, r20	; 0x07
    13dc:	58 87       	std	Y+8, r21	; 0x08
    13de:	f9 e0       	ldi	r31, 0x09	; 9
    13e0:	ef 2e       	mov	r14, r31
    13e2:	f1 2c       	mov	r15, r1
    13e4:	ec 0e       	add	r14, r28
    13e6:	fd 1e       	adc	r15, r29
    13e8:	ce 01       	movw	r24, r28
    13ea:	01 96       	adiw	r24, 0x01	; 1
    13ec:	b7 01       	movw	r22, r14
    13ee:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    13f2:	8e 01       	movw	r16, r28
    13f4:	0f 5e       	subi	r16, 0xEF	; 239
    13f6:	1f 4f       	sbci	r17, 0xFF	; 255
    13f8:	ce 01       	movw	r24, r28
    13fa:	05 96       	adiw	r24, 0x05	; 5
    13fc:	b8 01       	movw	r22, r16
    13fe:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1402:	c7 01       	movw	r24, r14
    1404:	b8 01       	movw	r22, r16
    1406:	ae 01       	movw	r20, r28
    1408:	47 5e       	subi	r20, 0xE7	; 231
    140a:	5f 4f       	sbci	r21, 0xFF	; 255
    140c:	0e 94 64 08 	call	0x10c8	; 0x10c8 <_fpadd_parts>
    1410:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <__pack_f>
    1414:	a0 96       	adiw	r28, 0x20	; 32
    1416:	e6 e0       	ldi	r30, 0x06	; 6
    1418:	0c 94 16 1c 	jmp	0x382c	; 0x382c <__epilogue_restores__+0x18>

0000141c <__mulsf3>:
    141c:	a0 e2       	ldi	r26, 0x20	; 32
    141e:	b0 e0       	ldi	r27, 0x00	; 0
    1420:	e4 e1       	ldi	r30, 0x14	; 20
    1422:	fa e0       	ldi	r31, 0x0A	; 10
    1424:	0c 94 ee 1b 	jmp	0x37dc	; 0x37dc <__prologue_saves__>
    1428:	69 83       	std	Y+1, r22	; 0x01
    142a:	7a 83       	std	Y+2, r23	; 0x02
    142c:	8b 83       	std	Y+3, r24	; 0x03
    142e:	9c 83       	std	Y+4, r25	; 0x04
    1430:	2d 83       	std	Y+5, r18	; 0x05
    1432:	3e 83       	std	Y+6, r19	; 0x06
    1434:	4f 83       	std	Y+7, r20	; 0x07
    1436:	58 87       	std	Y+8, r21	; 0x08
    1438:	ce 01       	movw	r24, r28
    143a:	01 96       	adiw	r24, 0x01	; 1
    143c:	be 01       	movw	r22, r28
    143e:	67 5f       	subi	r22, 0xF7	; 247
    1440:	7f 4f       	sbci	r23, 0xFF	; 255
    1442:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1446:	ce 01       	movw	r24, r28
    1448:	05 96       	adiw	r24, 0x05	; 5
    144a:	be 01       	movw	r22, r28
    144c:	6f 5e       	subi	r22, 0xEF	; 239
    144e:	7f 4f       	sbci	r23, 0xFF	; 255
    1450:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1454:	99 85       	ldd	r25, Y+9	; 0x09
    1456:	92 30       	cpi	r25, 0x02	; 2
    1458:	88 f0       	brcs	.+34     	; 0x147c <__mulsf3+0x60>
    145a:	89 89       	ldd	r24, Y+17	; 0x11
    145c:	82 30       	cpi	r24, 0x02	; 2
    145e:	c8 f0       	brcs	.+50     	; 0x1492 <__mulsf3+0x76>
    1460:	94 30       	cpi	r25, 0x04	; 4
    1462:	19 f4       	brne	.+6      	; 0x146a <__mulsf3+0x4e>
    1464:	82 30       	cpi	r24, 0x02	; 2
    1466:	51 f4       	brne	.+20     	; 0x147c <__mulsf3+0x60>
    1468:	04 c0       	rjmp	.+8      	; 0x1472 <__mulsf3+0x56>
    146a:	84 30       	cpi	r24, 0x04	; 4
    146c:	29 f4       	brne	.+10     	; 0x1478 <__mulsf3+0x5c>
    146e:	92 30       	cpi	r25, 0x02	; 2
    1470:	81 f4       	brne	.+32     	; 0x1492 <__mulsf3+0x76>
    1472:	80 e6       	ldi	r24, 0x60	; 96
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	c6 c0       	rjmp	.+396    	; 0x1604 <__mulsf3+0x1e8>
    1478:	92 30       	cpi	r25, 0x02	; 2
    147a:	49 f4       	brne	.+18     	; 0x148e <__mulsf3+0x72>
    147c:	20 e0       	ldi	r18, 0x00	; 0
    147e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1480:	8a 89       	ldd	r24, Y+18	; 0x12
    1482:	98 13       	cpse	r25, r24
    1484:	21 e0       	ldi	r18, 0x01	; 1
    1486:	2a 87       	std	Y+10, r18	; 0x0a
    1488:	ce 01       	movw	r24, r28
    148a:	09 96       	adiw	r24, 0x09	; 9
    148c:	bb c0       	rjmp	.+374    	; 0x1604 <__mulsf3+0x1e8>
    148e:	82 30       	cpi	r24, 0x02	; 2
    1490:	49 f4       	brne	.+18     	; 0x14a4 <__mulsf3+0x88>
    1492:	20 e0       	ldi	r18, 0x00	; 0
    1494:	9a 85       	ldd	r25, Y+10	; 0x0a
    1496:	8a 89       	ldd	r24, Y+18	; 0x12
    1498:	98 13       	cpse	r25, r24
    149a:	21 e0       	ldi	r18, 0x01	; 1
    149c:	2a 8b       	std	Y+18, r18	; 0x12
    149e:	ce 01       	movw	r24, r28
    14a0:	41 96       	adiw	r24, 0x11	; 17
    14a2:	b0 c0       	rjmp	.+352    	; 0x1604 <__mulsf3+0x1e8>
    14a4:	2d 84       	ldd	r2, Y+13	; 0x0d
    14a6:	3e 84       	ldd	r3, Y+14	; 0x0e
    14a8:	4f 84       	ldd	r4, Y+15	; 0x0f
    14aa:	58 88       	ldd	r5, Y+16	; 0x10
    14ac:	6d 88       	ldd	r6, Y+21	; 0x15
    14ae:	7e 88       	ldd	r7, Y+22	; 0x16
    14b0:	8f 88       	ldd	r8, Y+23	; 0x17
    14b2:	98 8c       	ldd	r9, Y+24	; 0x18
    14b4:	ee 24       	eor	r14, r14
    14b6:	ff 24       	eor	r15, r15
    14b8:	87 01       	movw	r16, r14
    14ba:	aa 24       	eor	r10, r10
    14bc:	bb 24       	eor	r11, r11
    14be:	65 01       	movw	r12, r10
    14c0:	40 e0       	ldi	r20, 0x00	; 0
    14c2:	50 e0       	ldi	r21, 0x00	; 0
    14c4:	60 e0       	ldi	r22, 0x00	; 0
    14c6:	70 e0       	ldi	r23, 0x00	; 0
    14c8:	e0 e0       	ldi	r30, 0x00	; 0
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	c1 01       	movw	r24, r2
    14ce:	81 70       	andi	r24, 0x01	; 1
    14d0:	90 70       	andi	r25, 0x00	; 0
    14d2:	89 2b       	or	r24, r25
    14d4:	e9 f0       	breq	.+58     	; 0x1510 <__mulsf3+0xf4>
    14d6:	e6 0c       	add	r14, r6
    14d8:	f7 1c       	adc	r15, r7
    14da:	08 1d       	adc	r16, r8
    14dc:	19 1d       	adc	r17, r9
    14de:	9a 01       	movw	r18, r20
    14e0:	ab 01       	movw	r20, r22
    14e2:	2a 0d       	add	r18, r10
    14e4:	3b 1d       	adc	r19, r11
    14e6:	4c 1d       	adc	r20, r12
    14e8:	5d 1d       	adc	r21, r13
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	a0 e0       	ldi	r26, 0x00	; 0
    14f0:	b0 e0       	ldi	r27, 0x00	; 0
    14f2:	e6 14       	cp	r14, r6
    14f4:	f7 04       	cpc	r15, r7
    14f6:	08 05       	cpc	r16, r8
    14f8:	19 05       	cpc	r17, r9
    14fa:	20 f4       	brcc	.+8      	; 0x1504 <__mulsf3+0xe8>
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	a0 e0       	ldi	r26, 0x00	; 0
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	ba 01       	movw	r22, r20
    1506:	a9 01       	movw	r20, r18
    1508:	48 0f       	add	r20, r24
    150a:	59 1f       	adc	r21, r25
    150c:	6a 1f       	adc	r22, r26
    150e:	7b 1f       	adc	r23, r27
    1510:	aa 0c       	add	r10, r10
    1512:	bb 1c       	adc	r11, r11
    1514:	cc 1c       	adc	r12, r12
    1516:	dd 1c       	adc	r13, r13
    1518:	97 fe       	sbrs	r9, 7
    151a:	08 c0       	rjmp	.+16     	; 0x152c <__mulsf3+0x110>
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	a0 e0       	ldi	r26, 0x00	; 0
    1522:	b0 e0       	ldi	r27, 0x00	; 0
    1524:	a8 2a       	or	r10, r24
    1526:	b9 2a       	or	r11, r25
    1528:	ca 2a       	or	r12, r26
    152a:	db 2a       	or	r13, r27
    152c:	31 96       	adiw	r30, 0x01	; 1
    152e:	e0 32       	cpi	r30, 0x20	; 32
    1530:	f1 05       	cpc	r31, r1
    1532:	49 f0       	breq	.+18     	; 0x1546 <__mulsf3+0x12a>
    1534:	66 0c       	add	r6, r6
    1536:	77 1c       	adc	r7, r7
    1538:	88 1c       	adc	r8, r8
    153a:	99 1c       	adc	r9, r9
    153c:	56 94       	lsr	r5
    153e:	47 94       	ror	r4
    1540:	37 94       	ror	r3
    1542:	27 94       	ror	r2
    1544:	c3 cf       	rjmp	.-122    	; 0x14cc <__mulsf3+0xb0>
    1546:	fa 85       	ldd	r31, Y+10	; 0x0a
    1548:	ea 89       	ldd	r30, Y+18	; 0x12
    154a:	2b 89       	ldd	r18, Y+19	; 0x13
    154c:	3c 89       	ldd	r19, Y+20	; 0x14
    154e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1550:	9c 85       	ldd	r25, Y+12	; 0x0c
    1552:	28 0f       	add	r18, r24
    1554:	39 1f       	adc	r19, r25
    1556:	2e 5f       	subi	r18, 0xFE	; 254
    1558:	3f 4f       	sbci	r19, 0xFF	; 255
    155a:	17 c0       	rjmp	.+46     	; 0x158a <__mulsf3+0x16e>
    155c:	ca 01       	movw	r24, r20
    155e:	81 70       	andi	r24, 0x01	; 1
    1560:	90 70       	andi	r25, 0x00	; 0
    1562:	89 2b       	or	r24, r25
    1564:	61 f0       	breq	.+24     	; 0x157e <__mulsf3+0x162>
    1566:	16 95       	lsr	r17
    1568:	07 95       	ror	r16
    156a:	f7 94       	ror	r15
    156c:	e7 94       	ror	r14
    156e:	80 e0       	ldi	r24, 0x00	; 0
    1570:	90 e0       	ldi	r25, 0x00	; 0
    1572:	a0 e0       	ldi	r26, 0x00	; 0
    1574:	b0 e8       	ldi	r27, 0x80	; 128
    1576:	e8 2a       	or	r14, r24
    1578:	f9 2a       	or	r15, r25
    157a:	0a 2b       	or	r16, r26
    157c:	1b 2b       	or	r17, r27
    157e:	76 95       	lsr	r23
    1580:	67 95       	ror	r22
    1582:	57 95       	ror	r21
    1584:	47 95       	ror	r20
    1586:	2f 5f       	subi	r18, 0xFF	; 255
    1588:	3f 4f       	sbci	r19, 0xFF	; 255
    158a:	77 fd       	sbrc	r23, 7
    158c:	e7 cf       	rjmp	.-50     	; 0x155c <__mulsf3+0x140>
    158e:	0c c0       	rjmp	.+24     	; 0x15a8 <__mulsf3+0x18c>
    1590:	44 0f       	add	r20, r20
    1592:	55 1f       	adc	r21, r21
    1594:	66 1f       	adc	r22, r22
    1596:	77 1f       	adc	r23, r23
    1598:	17 fd       	sbrc	r17, 7
    159a:	41 60       	ori	r20, 0x01	; 1
    159c:	ee 0c       	add	r14, r14
    159e:	ff 1c       	adc	r15, r15
    15a0:	00 1f       	adc	r16, r16
    15a2:	11 1f       	adc	r17, r17
    15a4:	21 50       	subi	r18, 0x01	; 1
    15a6:	30 40       	sbci	r19, 0x00	; 0
    15a8:	40 30       	cpi	r20, 0x00	; 0
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	59 07       	cpc	r21, r25
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	69 07       	cpc	r22, r25
    15b2:	90 e4       	ldi	r25, 0x40	; 64
    15b4:	79 07       	cpc	r23, r25
    15b6:	60 f3       	brcs	.-40     	; 0x1590 <__mulsf3+0x174>
    15b8:	2b 8f       	std	Y+27, r18	; 0x1b
    15ba:	3c 8f       	std	Y+28, r19	; 0x1c
    15bc:	db 01       	movw	r26, r22
    15be:	ca 01       	movw	r24, r20
    15c0:	8f 77       	andi	r24, 0x7F	; 127
    15c2:	90 70       	andi	r25, 0x00	; 0
    15c4:	a0 70       	andi	r26, 0x00	; 0
    15c6:	b0 70       	andi	r27, 0x00	; 0
    15c8:	80 34       	cpi	r24, 0x40	; 64
    15ca:	91 05       	cpc	r25, r1
    15cc:	a1 05       	cpc	r26, r1
    15ce:	b1 05       	cpc	r27, r1
    15d0:	61 f4       	brne	.+24     	; 0x15ea <__mulsf3+0x1ce>
    15d2:	47 fd       	sbrc	r20, 7
    15d4:	0a c0       	rjmp	.+20     	; 0x15ea <__mulsf3+0x1ce>
    15d6:	e1 14       	cp	r14, r1
    15d8:	f1 04       	cpc	r15, r1
    15da:	01 05       	cpc	r16, r1
    15dc:	11 05       	cpc	r17, r1
    15de:	29 f0       	breq	.+10     	; 0x15ea <__mulsf3+0x1ce>
    15e0:	40 5c       	subi	r20, 0xC0	; 192
    15e2:	5f 4f       	sbci	r21, 0xFF	; 255
    15e4:	6f 4f       	sbci	r22, 0xFF	; 255
    15e6:	7f 4f       	sbci	r23, 0xFF	; 255
    15e8:	40 78       	andi	r20, 0x80	; 128
    15ea:	1a 8e       	std	Y+26, r1	; 0x1a
    15ec:	fe 17       	cp	r31, r30
    15ee:	11 f0       	breq	.+4      	; 0x15f4 <__mulsf3+0x1d8>
    15f0:	81 e0       	ldi	r24, 0x01	; 1
    15f2:	8a 8f       	std	Y+26, r24	; 0x1a
    15f4:	4d 8f       	std	Y+29, r20	; 0x1d
    15f6:	5e 8f       	std	Y+30, r21	; 0x1e
    15f8:	6f 8f       	std	Y+31, r22	; 0x1f
    15fa:	78 a3       	std	Y+32, r23	; 0x20
    15fc:	83 e0       	ldi	r24, 0x03	; 3
    15fe:	89 8f       	std	Y+25, r24	; 0x19
    1600:	ce 01       	movw	r24, r28
    1602:	49 96       	adiw	r24, 0x19	; 25
    1604:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <__pack_f>
    1608:	a0 96       	adiw	r28, 0x20	; 32
    160a:	e2 e1       	ldi	r30, 0x12	; 18
    160c:	0c 94 0a 1c 	jmp	0x3814	; 0x3814 <__epilogue_restores__>

00001610 <__gtsf2>:
    1610:	a8 e1       	ldi	r26, 0x18	; 24
    1612:	b0 e0       	ldi	r27, 0x00	; 0
    1614:	ee e0       	ldi	r30, 0x0E	; 14
    1616:	fb e0       	ldi	r31, 0x0B	; 11
    1618:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <__prologue_saves__+0x18>
    161c:	69 83       	std	Y+1, r22	; 0x01
    161e:	7a 83       	std	Y+2, r23	; 0x02
    1620:	8b 83       	std	Y+3, r24	; 0x03
    1622:	9c 83       	std	Y+4, r25	; 0x04
    1624:	2d 83       	std	Y+5, r18	; 0x05
    1626:	3e 83       	std	Y+6, r19	; 0x06
    1628:	4f 83       	std	Y+7, r20	; 0x07
    162a:	58 87       	std	Y+8, r21	; 0x08
    162c:	89 e0       	ldi	r24, 0x09	; 9
    162e:	e8 2e       	mov	r14, r24
    1630:	f1 2c       	mov	r15, r1
    1632:	ec 0e       	add	r14, r28
    1634:	fd 1e       	adc	r15, r29
    1636:	ce 01       	movw	r24, r28
    1638:	01 96       	adiw	r24, 0x01	; 1
    163a:	b7 01       	movw	r22, r14
    163c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1640:	8e 01       	movw	r16, r28
    1642:	0f 5e       	subi	r16, 0xEF	; 239
    1644:	1f 4f       	sbci	r17, 0xFF	; 255
    1646:	ce 01       	movw	r24, r28
    1648:	05 96       	adiw	r24, 0x05	; 5
    164a:	b8 01       	movw	r22, r16
    164c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1650:	89 85       	ldd	r24, Y+9	; 0x09
    1652:	82 30       	cpi	r24, 0x02	; 2
    1654:	40 f0       	brcs	.+16     	; 0x1666 <__gtsf2+0x56>
    1656:	89 89       	ldd	r24, Y+17	; 0x11
    1658:	82 30       	cpi	r24, 0x02	; 2
    165a:	28 f0       	brcs	.+10     	; 0x1666 <__gtsf2+0x56>
    165c:	c7 01       	movw	r24, r14
    165e:	b8 01       	movw	r22, r16
    1660:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <__fpcmp_parts_f>
    1664:	01 c0       	rjmp	.+2      	; 0x1668 <__gtsf2+0x58>
    1666:	8f ef       	ldi	r24, 0xFF	; 255
    1668:	68 96       	adiw	r28, 0x18	; 24
    166a:	e6 e0       	ldi	r30, 0x06	; 6
    166c:	0c 94 16 1c 	jmp	0x382c	; 0x382c <__epilogue_restores__+0x18>

00001670 <__gesf2>:
    1670:	a8 e1       	ldi	r26, 0x18	; 24
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	ee e3       	ldi	r30, 0x3E	; 62
    1676:	fb e0       	ldi	r31, 0x0B	; 11
    1678:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <__prologue_saves__+0x18>
    167c:	69 83       	std	Y+1, r22	; 0x01
    167e:	7a 83       	std	Y+2, r23	; 0x02
    1680:	8b 83       	std	Y+3, r24	; 0x03
    1682:	9c 83       	std	Y+4, r25	; 0x04
    1684:	2d 83       	std	Y+5, r18	; 0x05
    1686:	3e 83       	std	Y+6, r19	; 0x06
    1688:	4f 83       	std	Y+7, r20	; 0x07
    168a:	58 87       	std	Y+8, r21	; 0x08
    168c:	89 e0       	ldi	r24, 0x09	; 9
    168e:	e8 2e       	mov	r14, r24
    1690:	f1 2c       	mov	r15, r1
    1692:	ec 0e       	add	r14, r28
    1694:	fd 1e       	adc	r15, r29
    1696:	ce 01       	movw	r24, r28
    1698:	01 96       	adiw	r24, 0x01	; 1
    169a:	b7 01       	movw	r22, r14
    169c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    16a0:	8e 01       	movw	r16, r28
    16a2:	0f 5e       	subi	r16, 0xEF	; 239
    16a4:	1f 4f       	sbci	r17, 0xFF	; 255
    16a6:	ce 01       	movw	r24, r28
    16a8:	05 96       	adiw	r24, 0x05	; 5
    16aa:	b8 01       	movw	r22, r16
    16ac:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    16b0:	89 85       	ldd	r24, Y+9	; 0x09
    16b2:	82 30       	cpi	r24, 0x02	; 2
    16b4:	40 f0       	brcs	.+16     	; 0x16c6 <__gesf2+0x56>
    16b6:	89 89       	ldd	r24, Y+17	; 0x11
    16b8:	82 30       	cpi	r24, 0x02	; 2
    16ba:	28 f0       	brcs	.+10     	; 0x16c6 <__gesf2+0x56>
    16bc:	c7 01       	movw	r24, r14
    16be:	b8 01       	movw	r22, r16
    16c0:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <__fpcmp_parts_f>
    16c4:	01 c0       	rjmp	.+2      	; 0x16c8 <__gesf2+0x58>
    16c6:	8f ef       	ldi	r24, 0xFF	; 255
    16c8:	68 96       	adiw	r28, 0x18	; 24
    16ca:	e6 e0       	ldi	r30, 0x06	; 6
    16cc:	0c 94 16 1c 	jmp	0x382c	; 0x382c <__epilogue_restores__+0x18>

000016d0 <__ltsf2>:
    16d0:	a8 e1       	ldi	r26, 0x18	; 24
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	ee e6       	ldi	r30, 0x6E	; 110
    16d6:	fb e0       	ldi	r31, 0x0B	; 11
    16d8:	0c 94 fa 1b 	jmp	0x37f4	; 0x37f4 <__prologue_saves__+0x18>
    16dc:	69 83       	std	Y+1, r22	; 0x01
    16de:	7a 83       	std	Y+2, r23	; 0x02
    16e0:	8b 83       	std	Y+3, r24	; 0x03
    16e2:	9c 83       	std	Y+4, r25	; 0x04
    16e4:	2d 83       	std	Y+5, r18	; 0x05
    16e6:	3e 83       	std	Y+6, r19	; 0x06
    16e8:	4f 83       	std	Y+7, r20	; 0x07
    16ea:	58 87       	std	Y+8, r21	; 0x08
    16ec:	89 e0       	ldi	r24, 0x09	; 9
    16ee:	e8 2e       	mov	r14, r24
    16f0:	f1 2c       	mov	r15, r1
    16f2:	ec 0e       	add	r14, r28
    16f4:	fd 1e       	adc	r15, r29
    16f6:	ce 01       	movw	r24, r28
    16f8:	01 96       	adiw	r24, 0x01	; 1
    16fa:	b7 01       	movw	r22, r14
    16fc:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1700:	8e 01       	movw	r16, r28
    1702:	0f 5e       	subi	r16, 0xEF	; 239
    1704:	1f 4f       	sbci	r17, 0xFF	; 255
    1706:	ce 01       	movw	r24, r28
    1708:	05 96       	adiw	r24, 0x05	; 5
    170a:	b8 01       	movw	r22, r16
    170c:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1710:	89 85       	ldd	r24, Y+9	; 0x09
    1712:	82 30       	cpi	r24, 0x02	; 2
    1714:	40 f0       	brcs	.+16     	; 0x1726 <__ltsf2+0x56>
    1716:	89 89       	ldd	r24, Y+17	; 0x11
    1718:	82 30       	cpi	r24, 0x02	; 2
    171a:	28 f0       	brcs	.+10     	; 0x1726 <__ltsf2+0x56>
    171c:	c7 01       	movw	r24, r14
    171e:	b8 01       	movw	r22, r16
    1720:	0e 94 39 0d 	call	0x1a72	; 0x1a72 <__fpcmp_parts_f>
    1724:	01 c0       	rjmp	.+2      	; 0x1728 <__ltsf2+0x58>
    1726:	81 e0       	ldi	r24, 0x01	; 1
    1728:	68 96       	adiw	r28, 0x18	; 24
    172a:	e6 e0       	ldi	r30, 0x06	; 6
    172c:	0c 94 16 1c 	jmp	0x382c	; 0x382c <__epilogue_restores__+0x18>

00001730 <__fixsfsi>:
    1730:	ac e0       	ldi	r26, 0x0C	; 12
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	ee e9       	ldi	r30, 0x9E	; 158
    1736:	fb e0       	ldi	r31, 0x0B	; 11
    1738:	0c 94 fe 1b 	jmp	0x37fc	; 0x37fc <__prologue_saves__+0x20>
    173c:	69 83       	std	Y+1, r22	; 0x01
    173e:	7a 83       	std	Y+2, r23	; 0x02
    1740:	8b 83       	std	Y+3, r24	; 0x03
    1742:	9c 83       	std	Y+4, r25	; 0x04
    1744:	ce 01       	movw	r24, r28
    1746:	01 96       	adiw	r24, 0x01	; 1
    1748:	be 01       	movw	r22, r28
    174a:	6b 5f       	subi	r22, 0xFB	; 251
    174c:	7f 4f       	sbci	r23, 0xFF	; 255
    174e:	0e 94 c1 0c 	call	0x1982	; 0x1982 <__unpack_f>
    1752:	8d 81       	ldd	r24, Y+5	; 0x05
    1754:	82 30       	cpi	r24, 0x02	; 2
    1756:	61 f1       	breq	.+88     	; 0x17b0 <__fixsfsi+0x80>
    1758:	82 30       	cpi	r24, 0x02	; 2
    175a:	50 f1       	brcs	.+84     	; 0x17b0 <__fixsfsi+0x80>
    175c:	84 30       	cpi	r24, 0x04	; 4
    175e:	21 f4       	brne	.+8      	; 0x1768 <__fixsfsi+0x38>
    1760:	8e 81       	ldd	r24, Y+6	; 0x06
    1762:	88 23       	and	r24, r24
    1764:	51 f1       	breq	.+84     	; 0x17ba <__fixsfsi+0x8a>
    1766:	2e c0       	rjmp	.+92     	; 0x17c4 <__fixsfsi+0x94>
    1768:	2f 81       	ldd	r18, Y+7	; 0x07
    176a:	38 85       	ldd	r19, Y+8	; 0x08
    176c:	37 fd       	sbrc	r19, 7
    176e:	20 c0       	rjmp	.+64     	; 0x17b0 <__fixsfsi+0x80>
    1770:	6e 81       	ldd	r22, Y+6	; 0x06
    1772:	2f 31       	cpi	r18, 0x1F	; 31
    1774:	31 05       	cpc	r19, r1
    1776:	1c f0       	brlt	.+6      	; 0x177e <__fixsfsi+0x4e>
    1778:	66 23       	and	r22, r22
    177a:	f9 f0       	breq	.+62     	; 0x17ba <__fixsfsi+0x8a>
    177c:	23 c0       	rjmp	.+70     	; 0x17c4 <__fixsfsi+0x94>
    177e:	8e e1       	ldi	r24, 0x1E	; 30
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	82 1b       	sub	r24, r18
    1784:	93 0b       	sbc	r25, r19
    1786:	29 85       	ldd	r18, Y+9	; 0x09
    1788:	3a 85       	ldd	r19, Y+10	; 0x0a
    178a:	4b 85       	ldd	r20, Y+11	; 0x0b
    178c:	5c 85       	ldd	r21, Y+12	; 0x0c
    178e:	04 c0       	rjmp	.+8      	; 0x1798 <__fixsfsi+0x68>
    1790:	56 95       	lsr	r21
    1792:	47 95       	ror	r20
    1794:	37 95       	ror	r19
    1796:	27 95       	ror	r18
    1798:	8a 95       	dec	r24
    179a:	d2 f7       	brpl	.-12     	; 0x1790 <__fixsfsi+0x60>
    179c:	66 23       	and	r22, r22
    179e:	b1 f0       	breq	.+44     	; 0x17cc <__fixsfsi+0x9c>
    17a0:	50 95       	com	r21
    17a2:	40 95       	com	r20
    17a4:	30 95       	com	r19
    17a6:	21 95       	neg	r18
    17a8:	3f 4f       	sbci	r19, 0xFF	; 255
    17aa:	4f 4f       	sbci	r20, 0xFF	; 255
    17ac:	5f 4f       	sbci	r21, 0xFF	; 255
    17ae:	0e c0       	rjmp	.+28     	; 0x17cc <__fixsfsi+0x9c>
    17b0:	20 e0       	ldi	r18, 0x00	; 0
    17b2:	30 e0       	ldi	r19, 0x00	; 0
    17b4:	40 e0       	ldi	r20, 0x00	; 0
    17b6:	50 e0       	ldi	r21, 0x00	; 0
    17b8:	09 c0       	rjmp	.+18     	; 0x17cc <__fixsfsi+0x9c>
    17ba:	2f ef       	ldi	r18, 0xFF	; 255
    17bc:	3f ef       	ldi	r19, 0xFF	; 255
    17be:	4f ef       	ldi	r20, 0xFF	; 255
    17c0:	5f e7       	ldi	r21, 0x7F	; 127
    17c2:	04 c0       	rjmp	.+8      	; 0x17cc <__fixsfsi+0x9c>
    17c4:	20 e0       	ldi	r18, 0x00	; 0
    17c6:	30 e0       	ldi	r19, 0x00	; 0
    17c8:	40 e0       	ldi	r20, 0x00	; 0
    17ca:	50 e8       	ldi	r21, 0x80	; 128
    17cc:	b9 01       	movw	r22, r18
    17ce:	ca 01       	movw	r24, r20
    17d0:	2c 96       	adiw	r28, 0x0c	; 12
    17d2:	e2 e0       	ldi	r30, 0x02	; 2
    17d4:	0c 94 1a 1c 	jmp	0x3834	; 0x3834 <__epilogue_restores__+0x20>

000017d8 <__pack_f>:
    17d8:	df 92       	push	r13
    17da:	ef 92       	push	r14
    17dc:	ff 92       	push	r15
    17de:	0f 93       	push	r16
    17e0:	1f 93       	push	r17
    17e2:	fc 01       	movw	r30, r24
    17e4:	e4 80       	ldd	r14, Z+4	; 0x04
    17e6:	f5 80       	ldd	r15, Z+5	; 0x05
    17e8:	06 81       	ldd	r16, Z+6	; 0x06
    17ea:	17 81       	ldd	r17, Z+7	; 0x07
    17ec:	d1 80       	ldd	r13, Z+1	; 0x01
    17ee:	80 81       	ld	r24, Z
    17f0:	82 30       	cpi	r24, 0x02	; 2
    17f2:	48 f4       	brcc	.+18     	; 0x1806 <__pack_f+0x2e>
    17f4:	80 e0       	ldi	r24, 0x00	; 0
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	a0 e1       	ldi	r26, 0x10	; 16
    17fa:	b0 e0       	ldi	r27, 0x00	; 0
    17fc:	e8 2a       	or	r14, r24
    17fe:	f9 2a       	or	r15, r25
    1800:	0a 2b       	or	r16, r26
    1802:	1b 2b       	or	r17, r27
    1804:	a5 c0       	rjmp	.+330    	; 0x1950 <__pack_f+0x178>
    1806:	84 30       	cpi	r24, 0x04	; 4
    1808:	09 f4       	brne	.+2      	; 0x180c <__pack_f+0x34>
    180a:	9f c0       	rjmp	.+318    	; 0x194a <__pack_f+0x172>
    180c:	82 30       	cpi	r24, 0x02	; 2
    180e:	21 f4       	brne	.+8      	; 0x1818 <__pack_f+0x40>
    1810:	ee 24       	eor	r14, r14
    1812:	ff 24       	eor	r15, r15
    1814:	87 01       	movw	r16, r14
    1816:	05 c0       	rjmp	.+10     	; 0x1822 <__pack_f+0x4a>
    1818:	e1 14       	cp	r14, r1
    181a:	f1 04       	cpc	r15, r1
    181c:	01 05       	cpc	r16, r1
    181e:	11 05       	cpc	r17, r1
    1820:	19 f4       	brne	.+6      	; 0x1828 <__pack_f+0x50>
    1822:	e0 e0       	ldi	r30, 0x00	; 0
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	96 c0       	rjmp	.+300    	; 0x1954 <__pack_f+0x17c>
    1828:	62 81       	ldd	r22, Z+2	; 0x02
    182a:	73 81       	ldd	r23, Z+3	; 0x03
    182c:	9f ef       	ldi	r25, 0xFF	; 255
    182e:	62 38       	cpi	r22, 0x82	; 130
    1830:	79 07       	cpc	r23, r25
    1832:	0c f0       	brlt	.+2      	; 0x1836 <__pack_f+0x5e>
    1834:	5b c0       	rjmp	.+182    	; 0x18ec <__pack_f+0x114>
    1836:	22 e8       	ldi	r18, 0x82	; 130
    1838:	3f ef       	ldi	r19, 0xFF	; 255
    183a:	26 1b       	sub	r18, r22
    183c:	37 0b       	sbc	r19, r23
    183e:	2a 31       	cpi	r18, 0x1A	; 26
    1840:	31 05       	cpc	r19, r1
    1842:	2c f0       	brlt	.+10     	; 0x184e <__pack_f+0x76>
    1844:	20 e0       	ldi	r18, 0x00	; 0
    1846:	30 e0       	ldi	r19, 0x00	; 0
    1848:	40 e0       	ldi	r20, 0x00	; 0
    184a:	50 e0       	ldi	r21, 0x00	; 0
    184c:	2a c0       	rjmp	.+84     	; 0x18a2 <__pack_f+0xca>
    184e:	b8 01       	movw	r22, r16
    1850:	a7 01       	movw	r20, r14
    1852:	02 2e       	mov	r0, r18
    1854:	04 c0       	rjmp	.+8      	; 0x185e <__pack_f+0x86>
    1856:	76 95       	lsr	r23
    1858:	67 95       	ror	r22
    185a:	57 95       	ror	r21
    185c:	47 95       	ror	r20
    185e:	0a 94       	dec	r0
    1860:	d2 f7       	brpl	.-12     	; 0x1856 <__pack_f+0x7e>
    1862:	81 e0       	ldi	r24, 0x01	; 1
    1864:	90 e0       	ldi	r25, 0x00	; 0
    1866:	a0 e0       	ldi	r26, 0x00	; 0
    1868:	b0 e0       	ldi	r27, 0x00	; 0
    186a:	04 c0       	rjmp	.+8      	; 0x1874 <__pack_f+0x9c>
    186c:	88 0f       	add	r24, r24
    186e:	99 1f       	adc	r25, r25
    1870:	aa 1f       	adc	r26, r26
    1872:	bb 1f       	adc	r27, r27
    1874:	2a 95       	dec	r18
    1876:	d2 f7       	brpl	.-12     	; 0x186c <__pack_f+0x94>
    1878:	01 97       	sbiw	r24, 0x01	; 1
    187a:	a1 09       	sbc	r26, r1
    187c:	b1 09       	sbc	r27, r1
    187e:	8e 21       	and	r24, r14
    1880:	9f 21       	and	r25, r15
    1882:	a0 23       	and	r26, r16
    1884:	b1 23       	and	r27, r17
    1886:	00 97       	sbiw	r24, 0x00	; 0
    1888:	a1 05       	cpc	r26, r1
    188a:	b1 05       	cpc	r27, r1
    188c:	21 f0       	breq	.+8      	; 0x1896 <__pack_f+0xbe>
    188e:	81 e0       	ldi	r24, 0x01	; 1
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	a0 e0       	ldi	r26, 0x00	; 0
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	9a 01       	movw	r18, r20
    1898:	ab 01       	movw	r20, r22
    189a:	28 2b       	or	r18, r24
    189c:	39 2b       	or	r19, r25
    189e:	4a 2b       	or	r20, r26
    18a0:	5b 2b       	or	r21, r27
    18a2:	da 01       	movw	r26, r20
    18a4:	c9 01       	movw	r24, r18
    18a6:	8f 77       	andi	r24, 0x7F	; 127
    18a8:	90 70       	andi	r25, 0x00	; 0
    18aa:	a0 70       	andi	r26, 0x00	; 0
    18ac:	b0 70       	andi	r27, 0x00	; 0
    18ae:	80 34       	cpi	r24, 0x40	; 64
    18b0:	91 05       	cpc	r25, r1
    18b2:	a1 05       	cpc	r26, r1
    18b4:	b1 05       	cpc	r27, r1
    18b6:	39 f4       	brne	.+14     	; 0x18c6 <__pack_f+0xee>
    18b8:	27 ff       	sbrs	r18, 7
    18ba:	09 c0       	rjmp	.+18     	; 0x18ce <__pack_f+0xf6>
    18bc:	20 5c       	subi	r18, 0xC0	; 192
    18be:	3f 4f       	sbci	r19, 0xFF	; 255
    18c0:	4f 4f       	sbci	r20, 0xFF	; 255
    18c2:	5f 4f       	sbci	r21, 0xFF	; 255
    18c4:	04 c0       	rjmp	.+8      	; 0x18ce <__pack_f+0xf6>
    18c6:	21 5c       	subi	r18, 0xC1	; 193
    18c8:	3f 4f       	sbci	r19, 0xFF	; 255
    18ca:	4f 4f       	sbci	r20, 0xFF	; 255
    18cc:	5f 4f       	sbci	r21, 0xFF	; 255
    18ce:	e0 e0       	ldi	r30, 0x00	; 0
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
    18d2:	20 30       	cpi	r18, 0x00	; 0
    18d4:	a0 e0       	ldi	r26, 0x00	; 0
    18d6:	3a 07       	cpc	r19, r26
    18d8:	a0 e0       	ldi	r26, 0x00	; 0
    18da:	4a 07       	cpc	r20, r26
    18dc:	a0 e4       	ldi	r26, 0x40	; 64
    18de:	5a 07       	cpc	r21, r26
    18e0:	10 f0       	brcs	.+4      	; 0x18e6 <__pack_f+0x10e>
    18e2:	e1 e0       	ldi	r30, 0x01	; 1
    18e4:	f0 e0       	ldi	r31, 0x00	; 0
    18e6:	79 01       	movw	r14, r18
    18e8:	8a 01       	movw	r16, r20
    18ea:	27 c0       	rjmp	.+78     	; 0x193a <__pack_f+0x162>
    18ec:	60 38       	cpi	r22, 0x80	; 128
    18ee:	71 05       	cpc	r23, r1
    18f0:	64 f5       	brge	.+88     	; 0x194a <__pack_f+0x172>
    18f2:	fb 01       	movw	r30, r22
    18f4:	e1 58       	subi	r30, 0x81	; 129
    18f6:	ff 4f       	sbci	r31, 0xFF	; 255
    18f8:	d8 01       	movw	r26, r16
    18fa:	c7 01       	movw	r24, r14
    18fc:	8f 77       	andi	r24, 0x7F	; 127
    18fe:	90 70       	andi	r25, 0x00	; 0
    1900:	a0 70       	andi	r26, 0x00	; 0
    1902:	b0 70       	andi	r27, 0x00	; 0
    1904:	80 34       	cpi	r24, 0x40	; 64
    1906:	91 05       	cpc	r25, r1
    1908:	a1 05       	cpc	r26, r1
    190a:	b1 05       	cpc	r27, r1
    190c:	39 f4       	brne	.+14     	; 0x191c <__pack_f+0x144>
    190e:	e7 fe       	sbrs	r14, 7
    1910:	0d c0       	rjmp	.+26     	; 0x192c <__pack_f+0x154>
    1912:	80 e4       	ldi	r24, 0x40	; 64
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	a0 e0       	ldi	r26, 0x00	; 0
    1918:	b0 e0       	ldi	r27, 0x00	; 0
    191a:	04 c0       	rjmp	.+8      	; 0x1924 <__pack_f+0x14c>
    191c:	8f e3       	ldi	r24, 0x3F	; 63
    191e:	90 e0       	ldi	r25, 0x00	; 0
    1920:	a0 e0       	ldi	r26, 0x00	; 0
    1922:	b0 e0       	ldi	r27, 0x00	; 0
    1924:	e8 0e       	add	r14, r24
    1926:	f9 1e       	adc	r15, r25
    1928:	0a 1f       	adc	r16, r26
    192a:	1b 1f       	adc	r17, r27
    192c:	17 ff       	sbrs	r17, 7
    192e:	05 c0       	rjmp	.+10     	; 0x193a <__pack_f+0x162>
    1930:	16 95       	lsr	r17
    1932:	07 95       	ror	r16
    1934:	f7 94       	ror	r15
    1936:	e7 94       	ror	r14
    1938:	31 96       	adiw	r30, 0x01	; 1
    193a:	87 e0       	ldi	r24, 0x07	; 7
    193c:	16 95       	lsr	r17
    193e:	07 95       	ror	r16
    1940:	f7 94       	ror	r15
    1942:	e7 94       	ror	r14
    1944:	8a 95       	dec	r24
    1946:	d1 f7       	brne	.-12     	; 0x193c <__pack_f+0x164>
    1948:	05 c0       	rjmp	.+10     	; 0x1954 <__pack_f+0x17c>
    194a:	ee 24       	eor	r14, r14
    194c:	ff 24       	eor	r15, r15
    194e:	87 01       	movw	r16, r14
    1950:	ef ef       	ldi	r30, 0xFF	; 255
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	6e 2f       	mov	r22, r30
    1956:	67 95       	ror	r22
    1958:	66 27       	eor	r22, r22
    195a:	67 95       	ror	r22
    195c:	90 2f       	mov	r25, r16
    195e:	9f 77       	andi	r25, 0x7F	; 127
    1960:	d7 94       	ror	r13
    1962:	dd 24       	eor	r13, r13
    1964:	d7 94       	ror	r13
    1966:	8e 2f       	mov	r24, r30
    1968:	86 95       	lsr	r24
    196a:	49 2f       	mov	r20, r25
    196c:	46 2b       	or	r20, r22
    196e:	58 2f       	mov	r21, r24
    1970:	5d 29       	or	r21, r13
    1972:	b7 01       	movw	r22, r14
    1974:	ca 01       	movw	r24, r20
    1976:	1f 91       	pop	r17
    1978:	0f 91       	pop	r16
    197a:	ff 90       	pop	r15
    197c:	ef 90       	pop	r14
    197e:	df 90       	pop	r13
    1980:	08 95       	ret

00001982 <__unpack_f>:
    1982:	fc 01       	movw	r30, r24
    1984:	db 01       	movw	r26, r22
    1986:	40 81       	ld	r20, Z
    1988:	51 81       	ldd	r21, Z+1	; 0x01
    198a:	22 81       	ldd	r18, Z+2	; 0x02
    198c:	62 2f       	mov	r22, r18
    198e:	6f 77       	andi	r22, 0x7F	; 127
    1990:	70 e0       	ldi	r23, 0x00	; 0
    1992:	22 1f       	adc	r18, r18
    1994:	22 27       	eor	r18, r18
    1996:	22 1f       	adc	r18, r18
    1998:	93 81       	ldd	r25, Z+3	; 0x03
    199a:	89 2f       	mov	r24, r25
    199c:	88 0f       	add	r24, r24
    199e:	82 2b       	or	r24, r18
    19a0:	28 2f       	mov	r18, r24
    19a2:	30 e0       	ldi	r19, 0x00	; 0
    19a4:	99 1f       	adc	r25, r25
    19a6:	99 27       	eor	r25, r25
    19a8:	99 1f       	adc	r25, r25
    19aa:	11 96       	adiw	r26, 0x01	; 1
    19ac:	9c 93       	st	X, r25
    19ae:	11 97       	sbiw	r26, 0x01	; 1
    19b0:	21 15       	cp	r18, r1
    19b2:	31 05       	cpc	r19, r1
    19b4:	a9 f5       	brne	.+106    	; 0x1a20 <__unpack_f+0x9e>
    19b6:	41 15       	cp	r20, r1
    19b8:	51 05       	cpc	r21, r1
    19ba:	61 05       	cpc	r22, r1
    19bc:	71 05       	cpc	r23, r1
    19be:	11 f4       	brne	.+4      	; 0x19c4 <__unpack_f+0x42>
    19c0:	82 e0       	ldi	r24, 0x02	; 2
    19c2:	37 c0       	rjmp	.+110    	; 0x1a32 <__unpack_f+0xb0>
    19c4:	82 e8       	ldi	r24, 0x82	; 130
    19c6:	9f ef       	ldi	r25, 0xFF	; 255
    19c8:	13 96       	adiw	r26, 0x03	; 3
    19ca:	9c 93       	st	X, r25
    19cc:	8e 93       	st	-X, r24
    19ce:	12 97       	sbiw	r26, 0x02	; 2
    19d0:	9a 01       	movw	r18, r20
    19d2:	ab 01       	movw	r20, r22
    19d4:	67 e0       	ldi	r22, 0x07	; 7
    19d6:	22 0f       	add	r18, r18
    19d8:	33 1f       	adc	r19, r19
    19da:	44 1f       	adc	r20, r20
    19dc:	55 1f       	adc	r21, r21
    19de:	6a 95       	dec	r22
    19e0:	d1 f7       	brne	.-12     	; 0x19d6 <__unpack_f+0x54>
    19e2:	83 e0       	ldi	r24, 0x03	; 3
    19e4:	8c 93       	st	X, r24
    19e6:	0d c0       	rjmp	.+26     	; 0x1a02 <__unpack_f+0x80>
    19e8:	22 0f       	add	r18, r18
    19ea:	33 1f       	adc	r19, r19
    19ec:	44 1f       	adc	r20, r20
    19ee:	55 1f       	adc	r21, r21
    19f0:	12 96       	adiw	r26, 0x02	; 2
    19f2:	8d 91       	ld	r24, X+
    19f4:	9c 91       	ld	r25, X
    19f6:	13 97       	sbiw	r26, 0x03	; 3
    19f8:	01 97       	sbiw	r24, 0x01	; 1
    19fa:	13 96       	adiw	r26, 0x03	; 3
    19fc:	9c 93       	st	X, r25
    19fe:	8e 93       	st	-X, r24
    1a00:	12 97       	sbiw	r26, 0x02	; 2
    1a02:	20 30       	cpi	r18, 0x00	; 0
    1a04:	80 e0       	ldi	r24, 0x00	; 0
    1a06:	38 07       	cpc	r19, r24
    1a08:	80 e0       	ldi	r24, 0x00	; 0
    1a0a:	48 07       	cpc	r20, r24
    1a0c:	80 e4       	ldi	r24, 0x40	; 64
    1a0e:	58 07       	cpc	r21, r24
    1a10:	58 f3       	brcs	.-42     	; 0x19e8 <__unpack_f+0x66>
    1a12:	14 96       	adiw	r26, 0x04	; 4
    1a14:	2d 93       	st	X+, r18
    1a16:	3d 93       	st	X+, r19
    1a18:	4d 93       	st	X+, r20
    1a1a:	5c 93       	st	X, r21
    1a1c:	17 97       	sbiw	r26, 0x07	; 7
    1a1e:	08 95       	ret
    1a20:	2f 3f       	cpi	r18, 0xFF	; 255
    1a22:	31 05       	cpc	r19, r1
    1a24:	79 f4       	brne	.+30     	; 0x1a44 <__unpack_f+0xc2>
    1a26:	41 15       	cp	r20, r1
    1a28:	51 05       	cpc	r21, r1
    1a2a:	61 05       	cpc	r22, r1
    1a2c:	71 05       	cpc	r23, r1
    1a2e:	19 f4       	brne	.+6      	; 0x1a36 <__unpack_f+0xb4>
    1a30:	84 e0       	ldi	r24, 0x04	; 4
    1a32:	8c 93       	st	X, r24
    1a34:	08 95       	ret
    1a36:	64 ff       	sbrs	r22, 4
    1a38:	03 c0       	rjmp	.+6      	; 0x1a40 <__unpack_f+0xbe>
    1a3a:	81 e0       	ldi	r24, 0x01	; 1
    1a3c:	8c 93       	st	X, r24
    1a3e:	12 c0       	rjmp	.+36     	; 0x1a64 <__unpack_f+0xe2>
    1a40:	1c 92       	st	X, r1
    1a42:	10 c0       	rjmp	.+32     	; 0x1a64 <__unpack_f+0xe2>
    1a44:	2f 57       	subi	r18, 0x7F	; 127
    1a46:	30 40       	sbci	r19, 0x00	; 0
    1a48:	13 96       	adiw	r26, 0x03	; 3
    1a4a:	3c 93       	st	X, r19
    1a4c:	2e 93       	st	-X, r18
    1a4e:	12 97       	sbiw	r26, 0x02	; 2
    1a50:	83 e0       	ldi	r24, 0x03	; 3
    1a52:	8c 93       	st	X, r24
    1a54:	87 e0       	ldi	r24, 0x07	; 7
    1a56:	44 0f       	add	r20, r20
    1a58:	55 1f       	adc	r21, r21
    1a5a:	66 1f       	adc	r22, r22
    1a5c:	77 1f       	adc	r23, r23
    1a5e:	8a 95       	dec	r24
    1a60:	d1 f7       	brne	.-12     	; 0x1a56 <__unpack_f+0xd4>
    1a62:	70 64       	ori	r23, 0x40	; 64
    1a64:	14 96       	adiw	r26, 0x04	; 4
    1a66:	4d 93       	st	X+, r20
    1a68:	5d 93       	st	X+, r21
    1a6a:	6d 93       	st	X+, r22
    1a6c:	7c 93       	st	X, r23
    1a6e:	17 97       	sbiw	r26, 0x07	; 7
    1a70:	08 95       	ret

00001a72 <__fpcmp_parts_f>:
    1a72:	1f 93       	push	r17
    1a74:	dc 01       	movw	r26, r24
    1a76:	fb 01       	movw	r30, r22
    1a78:	9c 91       	ld	r25, X
    1a7a:	92 30       	cpi	r25, 0x02	; 2
    1a7c:	08 f4       	brcc	.+2      	; 0x1a80 <__fpcmp_parts_f+0xe>
    1a7e:	47 c0       	rjmp	.+142    	; 0x1b0e <__fpcmp_parts_f+0x9c>
    1a80:	80 81       	ld	r24, Z
    1a82:	82 30       	cpi	r24, 0x02	; 2
    1a84:	08 f4       	brcc	.+2      	; 0x1a88 <__fpcmp_parts_f+0x16>
    1a86:	43 c0       	rjmp	.+134    	; 0x1b0e <__fpcmp_parts_f+0x9c>
    1a88:	94 30       	cpi	r25, 0x04	; 4
    1a8a:	51 f4       	brne	.+20     	; 0x1aa0 <__fpcmp_parts_f+0x2e>
    1a8c:	11 96       	adiw	r26, 0x01	; 1
    1a8e:	1c 91       	ld	r17, X
    1a90:	84 30       	cpi	r24, 0x04	; 4
    1a92:	99 f5       	brne	.+102    	; 0x1afa <__fpcmp_parts_f+0x88>
    1a94:	81 81       	ldd	r24, Z+1	; 0x01
    1a96:	68 2f       	mov	r22, r24
    1a98:	70 e0       	ldi	r23, 0x00	; 0
    1a9a:	61 1b       	sub	r22, r17
    1a9c:	71 09       	sbc	r23, r1
    1a9e:	3f c0       	rjmp	.+126    	; 0x1b1e <__fpcmp_parts_f+0xac>
    1aa0:	84 30       	cpi	r24, 0x04	; 4
    1aa2:	21 f0       	breq	.+8      	; 0x1aac <__fpcmp_parts_f+0x3a>
    1aa4:	92 30       	cpi	r25, 0x02	; 2
    1aa6:	31 f4       	brne	.+12     	; 0x1ab4 <__fpcmp_parts_f+0x42>
    1aa8:	82 30       	cpi	r24, 0x02	; 2
    1aaa:	b9 f1       	breq	.+110    	; 0x1b1a <__fpcmp_parts_f+0xa8>
    1aac:	81 81       	ldd	r24, Z+1	; 0x01
    1aae:	88 23       	and	r24, r24
    1ab0:	89 f1       	breq	.+98     	; 0x1b14 <__fpcmp_parts_f+0xa2>
    1ab2:	2d c0       	rjmp	.+90     	; 0x1b0e <__fpcmp_parts_f+0x9c>
    1ab4:	11 96       	adiw	r26, 0x01	; 1
    1ab6:	1c 91       	ld	r17, X
    1ab8:	11 97       	sbiw	r26, 0x01	; 1
    1aba:	82 30       	cpi	r24, 0x02	; 2
    1abc:	f1 f0       	breq	.+60     	; 0x1afa <__fpcmp_parts_f+0x88>
    1abe:	81 81       	ldd	r24, Z+1	; 0x01
    1ac0:	18 17       	cp	r17, r24
    1ac2:	d9 f4       	brne	.+54     	; 0x1afa <__fpcmp_parts_f+0x88>
    1ac4:	12 96       	adiw	r26, 0x02	; 2
    1ac6:	2d 91       	ld	r18, X+
    1ac8:	3c 91       	ld	r19, X
    1aca:	13 97       	sbiw	r26, 0x03	; 3
    1acc:	82 81       	ldd	r24, Z+2	; 0x02
    1ace:	93 81       	ldd	r25, Z+3	; 0x03
    1ad0:	82 17       	cp	r24, r18
    1ad2:	93 07       	cpc	r25, r19
    1ad4:	94 f0       	brlt	.+36     	; 0x1afa <__fpcmp_parts_f+0x88>
    1ad6:	28 17       	cp	r18, r24
    1ad8:	39 07       	cpc	r19, r25
    1ada:	bc f0       	brlt	.+46     	; 0x1b0a <__fpcmp_parts_f+0x98>
    1adc:	14 96       	adiw	r26, 0x04	; 4
    1ade:	8d 91       	ld	r24, X+
    1ae0:	9d 91       	ld	r25, X+
    1ae2:	0d 90       	ld	r0, X+
    1ae4:	bc 91       	ld	r27, X
    1ae6:	a0 2d       	mov	r26, r0
    1ae8:	24 81       	ldd	r18, Z+4	; 0x04
    1aea:	35 81       	ldd	r19, Z+5	; 0x05
    1aec:	46 81       	ldd	r20, Z+6	; 0x06
    1aee:	57 81       	ldd	r21, Z+7	; 0x07
    1af0:	28 17       	cp	r18, r24
    1af2:	39 07       	cpc	r19, r25
    1af4:	4a 07       	cpc	r20, r26
    1af6:	5b 07       	cpc	r21, r27
    1af8:	18 f4       	brcc	.+6      	; 0x1b00 <__fpcmp_parts_f+0x8e>
    1afa:	11 23       	and	r17, r17
    1afc:	41 f0       	breq	.+16     	; 0x1b0e <__fpcmp_parts_f+0x9c>
    1afe:	0a c0       	rjmp	.+20     	; 0x1b14 <__fpcmp_parts_f+0xa2>
    1b00:	82 17       	cp	r24, r18
    1b02:	93 07       	cpc	r25, r19
    1b04:	a4 07       	cpc	r26, r20
    1b06:	b5 07       	cpc	r27, r21
    1b08:	40 f4       	brcc	.+16     	; 0x1b1a <__fpcmp_parts_f+0xa8>
    1b0a:	11 23       	and	r17, r17
    1b0c:	19 f0       	breq	.+6      	; 0x1b14 <__fpcmp_parts_f+0xa2>
    1b0e:	61 e0       	ldi	r22, 0x01	; 1
    1b10:	70 e0       	ldi	r23, 0x00	; 0
    1b12:	05 c0       	rjmp	.+10     	; 0x1b1e <__fpcmp_parts_f+0xac>
    1b14:	6f ef       	ldi	r22, 0xFF	; 255
    1b16:	7f ef       	ldi	r23, 0xFF	; 255
    1b18:	02 c0       	rjmp	.+4      	; 0x1b1e <__fpcmp_parts_f+0xac>
    1b1a:	60 e0       	ldi	r22, 0x00	; 0
    1b1c:	70 e0       	ldi	r23, 0x00	; 0
    1b1e:	cb 01       	movw	r24, r22
    1b20:	1f 91       	pop	r17
    1b22:	08 95       	ret

00001b24 <BUZZER_init>:
 * Description :
 *
 * function to configure the pin connected to the buzzer as output pin
 *
 */
void BUZZER_init  (void){
    1b24:	df 93       	push	r29
    1b26:	cf 93       	push	r28
    1b28:	cd b7       	in	r28, 0x3d	; 61
    1b2a:	de b7       	in	r29, 0x3e	; 62
	/*configure the pin connected to the buzzer as output pin*/
	GPIO_setupPinDirection(PORT_ID,PIN_ID,PIN_OUTPUT);
    1b2c:	82 e0       	ldi	r24, 0x02	; 2
    1b2e:	63 e0       	ldi	r22, 0x03	; 3
    1b30:	41 e0       	ldi	r20, 0x01	; 1
    1b32:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <GPIO_setupPinDirection>
	/* turn off the buzzer at the first */
	GPIO_writePin(PORT_ID, PIN_ID, LOGIC_LOW);
    1b36:	82 e0       	ldi	r24, 0x02	; 2
    1b38:	63 e0       	ldi	r22, 0x03	; 3
    1b3a:	40 e0       	ldi	r20, 0x00	; 0
    1b3c:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
}
    1b40:	cf 91       	pop	r28
    1b42:	df 91       	pop	r29
    1b44:	08 95       	ret

00001b46 <BUZZER_on>:
 * Description :
 *
 * function to turn on the buzzer
 *
 */
void BUZZER_on    (void){
    1b46:	df 93       	push	r29
    1b48:	cf 93       	push	r28
    1b4a:	cd b7       	in	r28, 0x3d	; 61
    1b4c:	de b7       	in	r29, 0x3e	; 62
	/* turn on the buzzer by set the pin connected to it */
	GPIO_writePin(PORT_ID, PIN_ID, LOGIC_HIGH);
    1b4e:	82 e0       	ldi	r24, 0x02	; 2
    1b50:	63 e0       	ldi	r22, 0x03	; 3
    1b52:	41 e0       	ldi	r20, 0x01	; 1
    1b54:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>

}
    1b58:	cf 91       	pop	r28
    1b5a:	df 91       	pop	r29
    1b5c:	08 95       	ret

00001b5e <BUZZER_off>:
 * Description :
 *
 * function to turn off the buzzer
 *
 */
void BUZZER_off   (void){
    1b5e:	df 93       	push	r29
    1b60:	cf 93       	push	r28
    1b62:	cd b7       	in	r28, 0x3d	; 61
    1b64:	de b7       	in	r29, 0x3e	; 62
	/* turn off the buzzer by reset the pin connected to it */
		GPIO_writePin(PORT_ID, PIN_ID, LOGIC_LOW);
    1b66:	82 e0       	ldi	r24, 0x02	; 2
    1b68:	63 e0       	ldi	r22, 0x03	; 3
    1b6a:	40 e0       	ldi	r20, 0x00	; 0
    1b6c:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>

}
    1b70:	cf 91       	pop	r28
    1b72:	df 91       	pop	r29
    1b74:	08 95       	ret

00001b76 <main>:
 * compare match value =250 to count 0.25 second every interrupt
 */

TIMER_ConfigType TIMER_configuration= {TIMER_0,COMPARE_MODE,F_CPU_1024,0,COMPARE_MATCH_VALUE};

int main(){
    1b76:	df 93       	push	r29
    1b78:	cf 93       	push	r28
    1b7a:	00 d0       	rcall	.+0      	; 0x1b7c <main+0x6>
    1b7c:	00 d0       	rcall	.+0      	; 0x1b7e <main+0x8>
    1b7e:	cd b7       	in	r28, 0x3d	; 61
    1b80:	de b7       	in	r29, 0x3e	; 62
	UART_init(&UART_configuration); /* turn on the UART module to be able to communicate with HMI_ECU */
    1b82:	88 e6       	ldi	r24, 0x68	; 104
    1b84:	91 e0       	ldi	r25, 0x01	; 1
    1b86:	0e 94 08 19 	call	0x3210	; 0x3210 <UART_init>
	SREG |= (1<<7); /* enable i- bit for interrupts */
    1b8a:	af e5       	ldi	r26, 0x5F	; 95
    1b8c:	b0 e0       	ldi	r27, 0x00	; 0
    1b8e:	ef e5       	ldi	r30, 0x5F	; 95
    1b90:	f0 e0       	ldi	r31, 0x00	; 0
    1b92:	80 81       	ld	r24, Z
    1b94:	80 68       	ori	r24, 0x80	; 128
    1b96:	8c 93       	st	X, r24
	 * the CONTROL_ECU is responsible of controlling the system
	 * so all what it do is waiting commands from HMI which take from the user
	 * every command points to specific action
	 */
	while (1){
		switch (receiveCommand()){
    1b98:	0e 94 7a 0e 	call	0x1cf4	; 0x1cf4 <receiveCommand>
    1b9c:	28 2f       	mov	r18, r24
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	3c 83       	std	Y+4, r19	; 0x04
    1ba2:	2b 83       	std	Y+3, r18	; 0x03
    1ba4:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba6:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba8:	88 30       	cpi	r24, 0x08	; 8
    1baa:	91 05       	cpc	r25, r1
    1bac:	09 f4       	brne	.+2      	; 0x1bb0 <main+0x3a>
    1bae:	6f c0       	rjmp	.+222    	; 0x1c8e <main+0x118>
    1bb0:	2b 81       	ldd	r18, Y+3	; 0x03
    1bb2:	3c 81       	ldd	r19, Y+4	; 0x04
    1bb4:	29 30       	cpi	r18, 0x09	; 9
    1bb6:	31 05       	cpc	r19, r1
    1bb8:	5c f4       	brge	.+22     	; 0x1bd0 <main+0x5a>
    1bba:	8b 81       	ldd	r24, Y+3	; 0x03
    1bbc:	9c 81       	ldd	r25, Y+4	; 0x04
    1bbe:	83 30       	cpi	r24, 0x03	; 3
    1bc0:	91 05       	cpc	r25, r1
    1bc2:	91 f0       	breq	.+36     	; 0x1be8 <main+0x72>
    1bc4:	2b 81       	ldd	r18, Y+3	; 0x03
    1bc6:	3c 81       	ldd	r19, Y+4	; 0x04
    1bc8:	26 30       	cpi	r18, 0x06	; 6
    1bca:	31 05       	cpc	r19, r1
    1bcc:	91 f0       	breq	.+36     	; 0x1bf2 <main+0x7c>
    1bce:	e4 cf       	rjmp	.-56     	; 0x1b98 <main+0x22>
    1bd0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bd2:	9c 81       	ldd	r25, Y+4	; 0x04
    1bd4:	89 30       	cpi	r24, 0x09	; 9
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	49 f1       	breq	.+82     	; 0x1c2c <main+0xb6>
    1bda:	2b 81       	ldd	r18, Y+3	; 0x03
    1bdc:	3c 81       	ldd	r19, Y+4	; 0x04
    1bde:	2b 30       	cpi	r18, 0x0B	; 11
    1be0:	31 05       	cpc	r19, r1
    1be2:	09 f4       	brne	.+2      	; 0x1be6 <main+0x70>
    1be4:	57 c0       	rjmp	.+174    	; 0x1c94 <main+0x11e>
    1be6:	d8 cf       	rjmp	.-80     	; 0x1b98 <main+0x22>
		/* when HMI sends PASSWORD_SEND, the CONTROL_ECU receives the
		 * password and store it in global variable called g_password*/
		case PASSWORD_SEND:
			receivePassword(g_password);
    1be8:	8b e8       	ldi	r24, 0x8B	; 139
    1bea:	91 e0       	ldi	r25, 0x01	; 1
    1bec:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <receivePassword>
    1bf0:	d3 cf       	rjmp	.-90     	; 0x1b98 <main+0x22>
			 * called PASSWORD_MATCH
			 * if the two input password are not matched the CONTROL_ECU sends command to HMI_ECU
			 * to let it know that they are not matched *PASSWORD_MISMATCH*
			 * */
		case PASSWORD_CONFIRMATION_SEND:
			receivePassword(g_reenterdPassword);
    1bf2:	86 e8       	ldi	r24, 0x86	; 134
    1bf4:	91 e0       	ldi	r25, 0x01	; 1
    1bf6:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <receivePassword>
			if (compareTwoPassword(g_password,g_reenterdPassword)==TRUE){
    1bfa:	8b e8       	ldi	r24, 0x8B	; 139
    1bfc:	91 e0       	ldi	r25, 0x01	; 1
    1bfe:	26 e8       	ldi	r18, 0x86	; 134
    1c00:	31 e0       	ldi	r19, 0x01	; 1
    1c02:	b9 01       	movw	r22, r18
    1c04:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <compareTwoPassword>
    1c08:	81 30       	cpi	r24, 0x01	; 1
    1c0a:	61 f4       	brne	.+24     	; 0x1c24 <main+0xae>
				savePassword(g_reenterdPassword);
    1c0c:	86 e8       	ldi	r24, 0x86	; 134
    1c0e:	91 e0       	ldi	r25, 0x01	; 1
    1c10:	0e 94 86 0f 	call	0x1f0c	; 0x1f0c <savePassword>
				getSavedPassword(g_savedPassword);
    1c14:	81 e9       	ldi	r24, 0x91	; 145
    1c16:	91 e0       	ldi	r25, 0x01	; 1
    1c18:	0e 94 2b 10 	call	0x2056	; 0x2056 <getSavedPassword>
				sendCommand(PASSWORD_MATCH);
    1c1c:	84 e0       	ldi	r24, 0x04	; 4
    1c1e:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
    1c22:	ba cf       	rjmp	.-140    	; 0x1b98 <main+0x22>
			}
			else {
				sendCommand(PASSWORD_MISMATCH);
    1c24:	85 e0       	ldi	r24, 0x05	; 5
    1c26:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
    1c2a:	b6 cf       	rjmp	.-148    	; 0x1b98 <main+0x22>
			 * to the password saved in EEPROM and reply with command which password correct or not
			 * if the CONTROL_ECU notices that the password has been entered wrong for three times
			 * it sends a command to HMI_ECU to let it know there is a thief
			 * */
		case CHECK_PASSWORD:
			receivePassword(g_password);
    1c2c:	8b e8       	ldi	r24, 0x8B	; 139
    1c2e:	91 e0       	ldi	r25, 0x01	; 1
    1c30:	0e 94 21 0f 	call	0x1e42	; 0x1e42 <receivePassword>
			getSavedPassword(g_savedPassword);
    1c34:	81 e9       	ldi	r24, 0x91	; 145
    1c36:	91 e0       	ldi	r25, 0x01	; 1
    1c38:	0e 94 2b 10 	call	0x2056	; 0x2056 <getSavedPassword>
			if (compareTwoPassword(g_password,g_savedPassword)){
    1c3c:	8b e8       	ldi	r24, 0x8B	; 139
    1c3e:	91 e0       	ldi	r25, 0x01	; 1
    1c40:	21 e9       	ldi	r18, 0x91	; 145
    1c42:	31 e0       	ldi	r19, 0x01	; 1
    1c44:	b9 01       	movw	r22, r18
    1c46:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <compareTwoPassword>
    1c4a:	88 23       	and	r24, r24
    1c4c:	31 f0       	breq	.+12     	; 0x1c5a <main+0xe4>
				sendCommand(PASSWORD_MATCH);
    1c4e:	84 e0       	ldi	r24, 0x04	; 4
    1c50:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
				g_wrong=0;
    1c54:	10 92 7c 01 	sts	0x017C, r1
    1c58:	9f cf       	rjmp	.-194    	; 0x1b98 <main+0x22>
			}
			else {
				g_wrong++;
    1c5a:	80 91 7c 01 	lds	r24, 0x017C
    1c5e:	8f 5f       	subi	r24, 0xFF	; 255
    1c60:	80 93 7c 01 	sts	0x017C, r24
				if (g_wrong==MAX_WRONG_COUNTER){
    1c64:	80 91 7c 01 	lds	r24, 0x017C
    1c68:	83 30       	cpi	r24, 0x03	; 3
    1c6a:	69 f4       	brne	.+26     	; 0x1c86 <main+0x110>
					sendCommand(ERROR_MESSAGE);
    1c6c:	8a e0       	ldi	r24, 0x0A	; 10
    1c6e:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
					BUZZER_trigger();
    1c72:	0e 94 03 0f 	call	0x1e06	; 0x1e06 <BUZZER_trigger>
    1c76:	02 c0       	rjmp	.+4      	; 0x1c7c <main+0x106>
					while (g_tick!=0){
						g_wrong=0;
    1c78:	10 92 7c 01 	sts	0x017C, r1
			else {
				g_wrong++;
				if (g_wrong==MAX_WRONG_COUNTER){
					sendCommand(ERROR_MESSAGE);
					BUZZER_trigger();
					while (g_tick!=0){
    1c7c:	80 91 7d 01 	lds	r24, 0x017D
    1c80:	88 23       	and	r24, r24
    1c82:	d1 f7       	brne	.-12     	; 0x1c78 <main+0x102>
    1c84:	89 cf       	rjmp	.-238    	; 0x1b98 <main+0x22>
						g_wrong=0;
					}
				}
				else {
					sendCommand(PASSWORD_MISMATCH);
    1c86:	85 e0       	ldi	r24, 0x05	; 5
    1c88:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
    1c8c:	85 cf       	rjmp	.-246    	; 0x1b98 <main+0x22>
			/*
			 * when the HMI_ECU sends OPEN_DOOR command the CONTROL_ECU turn on the motor to open
			 * the door and waits a some time then close the door
			 * */
		case OPEN_DOOR:
			openAndCloseDoor();
    1c8e:	0e 94 b5 0e 	call	0x1d6a	; 0x1d6a <openAndCloseDoor>
    1c92:	82 cf       	rjmp	.-252    	; 0x1b98 <main+0x22>
			 */


		case CHECK_IF_SAVED:

			switch(checkIfSaved()){
    1c94:	0e 94 ce 10 	call	0x219c	; 0x219c <checkIfSaved>
    1c98:	28 2f       	mov	r18, r24
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	3a 83       	std	Y+2, r19	; 0x02
    1c9e:	29 83       	std	Y+1, r18	; 0x01
    1ca0:	89 81       	ldd	r24, Y+1	; 0x01
    1ca2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ca4:	00 97       	sbiw	r24, 0x00	; 0
    1ca6:	51 f0       	breq	.+20     	; 0x1cbc <main+0x146>
    1ca8:	29 81       	ldd	r18, Y+1	; 0x01
    1caa:	3a 81       	ldd	r19, Y+2	; 0x02
    1cac:	21 30       	cpi	r18, 0x01	; 1
    1cae:	31 05       	cpc	r19, r1
    1cb0:	09 f0       	breq	.+2      	; 0x1cb4 <main+0x13e>
    1cb2:	72 cf       	rjmp	.-284    	; 0x1b98 <main+0x22>
			case TRUE:
				sendCommand(SAVED);
    1cb4:	8c e0       	ldi	r24, 0x0C	; 12
    1cb6:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
    1cba:	6e cf       	rjmp	.-292    	; 0x1b98 <main+0x22>
				break;
			case FALSE:
				sendCommand(NOT_SAVED);
    1cbc:	8d e0       	ldi	r24, 0x0D	; 13
    1cbe:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <sendCommand>
    1cc2:	6a cf       	rjmp	.-300    	; 0x1b98 <main+0x22>

00001cc4 <sendCommand>:
 * function to send common command between two ECUs to the other ECU
 * every command sent indicate to specific action both ECUs know it
 * and making sure that both ECUs are ready to receive and send at specific time
 */
void sendCommand(uint8 command)
{
    1cc4:	df 93       	push	r29
    1cc6:	cf 93       	push	r28
    1cc8:	0f 92       	push	r0
    1cca:	cd b7       	in	r28, 0x3d	; 61
    1ccc:	de b7       	in	r29, 0x3e	; 62
    1cce:	89 83       	std	Y+1, r24	; 0x01

	UART_sendByte(READY);
    1cd0:	81 e0       	ldi	r24, 0x01	; 1
    1cd2:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
	while(UART_receiveByte() != READY){};
    1cd6:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    1cda:	81 30       	cpi	r24, 0x01	; 1
    1cdc:	e1 f7       	brne	.-8      	; 0x1cd6 <sendCommand+0x12>
	UART_sendByte(command);
    1cde:	89 81       	ldd	r24, Y+1	; 0x01
    1ce0:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
	while(UART_receiveByte() != DONE){};
    1ce4:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    1ce8:	82 30       	cpi	r24, 0x02	; 2
    1cea:	e1 f7       	brne	.-8      	; 0x1ce4 <sendCommand+0x20>

}
    1cec:	0f 90       	pop	r0
    1cee:	cf 91       	pop	r28
    1cf0:	df 91       	pop	r29
    1cf2:	08 95       	ret

00001cf4 <receiveCommand>:
 * function to receive common command between two ECUs from the other ECU
 * every command sent indicate to specific action both ECUs know it
 * and making sure that both ECUs are ready to receive and send at specific time
 */
uint8 receiveCommand(void)
{
    1cf4:	df 93       	push	r29
    1cf6:	cf 93       	push	r28
    1cf8:	cd b7       	in	r28, 0x3d	; 61
    1cfa:	de b7       	in	r29, 0x3e	; 62

	while(UART_receiveByte() != READY){};
    1cfc:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    1d00:	81 30       	cpi	r24, 0x01	; 1
    1d02:	e1 f7       	brne	.-8      	; 0x1cfc <receiveCommand+0x8>
	UART_sendByte(READY);
    1d04:	81 e0       	ldi	r24, 0x01	; 1
    1d06:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
	g_command=UART_receiveByte();
    1d0a:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    1d0e:	80 93 90 01 	sts	0x0190, r24
	UART_sendByte(DONE);
    1d12:	82 e0       	ldi	r24, 0x02	; 2
    1d14:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
	return g_command;
    1d18:	80 91 90 01 	lds	r24, 0x0190
}
    1d1c:	cf 91       	pop	r28
    1d1e:	df 91       	pop	r29
    1d20:	08 95       	ret

00001d22 <TIMER0_rotateMotorcount>:
/* description:
 * the ISR for TIMER0 to count a specific time for the motor to be rotated through
 */
void TIMER0_rotateMotorcount(void){
    1d22:	df 93       	push	r29
    1d24:	cf 93       	push	r28
    1d26:	cd b7       	in	r28, 0x3d	; 61
    1d28:	de b7       	in	r29, 0x3e	; 62

	g_tick++;
    1d2a:	80 91 7d 01 	lds	r24, 0x017D
    1d2e:	8f 5f       	subi	r24, 0xFF	; 255
    1d30:	80 93 7d 01 	sts	0x017D, r24
	if (g_tick % (NUM_OF_INTERRUPTS_PER_SECOND )== 0)
    1d34:	80 91 7d 01 	lds	r24, 0x017D
    1d38:	88 2f       	mov	r24, r24
    1d3a:	90 e0       	ldi	r25, 0x00	; 0
    1d3c:	83 70       	andi	r24, 0x03	; 3
    1d3e:	90 70       	andi	r25, 0x00	; 0
    1d40:	00 97       	sbiw	r24, 0x00	; 0
    1d42:	29 f4       	brne	.+10     	; 0x1d4e <TIMER0_rotateMotorcount+0x2c>
	{
		g_secondsCounter++;
    1d44:	80 91 7e 01 	lds	r24, 0x017E
    1d48:	8f 5f       	subi	r24, 0xFF	; 255
    1d4a:	80 93 7e 01 	sts	0x017E, r24
	}
	if (g_secondsCounter == ( SECONDS_NUM_OPENING + SECONDS_NUM_CLOSING + SECONDS_NUM_HOLD )  )
    1d4e:	80 91 7e 01 	lds	r24, 0x017E
    1d52:	81 32       	cpi	r24, 0x21	; 33
    1d54:	39 f4       	brne	.+14     	; 0x1d64 <TIMER0_rotateMotorcount+0x42>
	{
		g_tick=0;
    1d56:	10 92 7d 01 	sts	0x017D, r1
		g_secondsCounter=0;
    1d5a:	10 92 7e 01 	sts	0x017E, r1
		TIMER_deinit(TIMER_0);
    1d5e:	80 e0       	ldi	r24, 0x00	; 0
    1d60:	0e 94 bd 17 	call	0x2f7a	; 0x2f7a <TIMER_deinit>
	}
}
    1d64:	cf 91       	pop	r28
    1d66:	df 91       	pop	r29
    1d68:	08 95       	ret

00001d6a <openAndCloseDoor>:
/* description:
 * function which responsible of rotating the motor for specific time
 * first clock wise and hold the motor for some time then anti-clock wise
 * then stop the motor after the period is finished
 */
void openAndCloseDoor(void){
    1d6a:	df 93       	push	r29
    1d6c:	cf 93       	push	r28
    1d6e:	cd b7       	in	r28, 0x3d	; 61
    1d70:	de b7       	in	r29, 0x3e	; 62
	DcMotor_Init();
    1d72:	0e 94 f2 10 	call	0x21e4	; 0x21e4 <DcMotor_Init>
	TIMER_init(&TIMER_configuration); /*turn on the timer to count  */
    1d76:	84 e7       	ldi	r24, 0x74	; 116
    1d78:	91 e0       	ldi	r25, 0x01	; 1
    1d7a:	0e 94 63 16 	call	0x2cc6	; 0x2cc6 <TIMER_init>
	TIMER_setCallBack(TIMER0_rotateMotorcount,TIMER_0); /* passing the ISR of TIMER0 */
    1d7e:	81 e9       	ldi	r24, 0x91	; 145
    1d80:	9e e0       	ldi	r25, 0x0E	; 14
    1d82:	60 e0       	ldi	r22, 0x00	; 0
    1d84:	0e 94 84 17 	call	0x2f08	; 0x2f08 <TIMER_setCallBack>
	DcMotor_Rotate(CLOCKWISE);/* rotate the motor clock-wise for 15 seconds */
    1d88:	81 e0       	ldi	r24, 0x01	; 1
    1d8a:	0e 94 0d 11 	call	0x221a	; 0x221a <DcMotor_Rotate>
	while (g_secondsCounter != SECONDS_NUM_OPENING){
    1d8e:	80 91 7e 01 	lds	r24, 0x017E
    1d92:	8f 30       	cpi	r24, 0x0F	; 15
    1d94:	e1 f7       	brne	.-8      	; 0x1d8e <openAndCloseDoor+0x24>
	}
	DcMotor_Rotate(STOP);/*hold the motor for 3-seconds */
    1d96:	80 e0       	ldi	r24, 0x00	; 0
    1d98:	0e 94 0d 11 	call	0x221a	; 0x221a <DcMotor_Rotate>
	while (  g_secondsCounter != (SECONDS_NUM_OPENING + SECONDS_NUM_HOLD)){
    1d9c:	80 91 7e 01 	lds	r24, 0x017E
    1da0:	82 31       	cpi	r24, 0x12	; 18
    1da2:	e1 f7       	brne	.-8      	; 0x1d9c <openAndCloseDoor+0x32>
	}
	DcMotor_Rotate(ANTI_CLOCKWISE); /*rotate the motor for 15-seconds */
    1da4:	82 e0       	ldi	r24, 0x02	; 2
    1da6:	0e 94 0d 11 	call	0x221a	; 0x221a <DcMotor_Rotate>
	while ( g_secondsCounter != (SECONDS_NUM_OPENING + SECONDS_NUM_CLOSING+SECONDS_NUM_HOLD-1)){
    1daa:	80 91 7e 01 	lds	r24, 0x017E
    1dae:	80 32       	cpi	r24, 0x20	; 32
    1db0:	e1 f7       	brne	.-8      	; 0x1daa <openAndCloseDoor+0x40>
	}
	DcMotor_Rotate(STOP); /* turn of the motor */
    1db2:	80 e0       	ldi	r24, 0x00	; 0
    1db4:	0e 94 0d 11 	call	0x221a	; 0x221a <DcMotor_Rotate>
}
    1db8:	cf 91       	pop	r28
    1dba:	df 91       	pop	r29
    1dbc:	08 95       	ret

00001dbe <TIMER0_buzzer>:
/* description:
 * the ISR for TIMER0 to count a specific time for the buzzer to be on within (60-seconds)
 */
void TIMER0_buzzer(void){
    1dbe:	df 93       	push	r29
    1dc0:	cf 93       	push	r28
    1dc2:	cd b7       	in	r28, 0x3d	; 61
    1dc4:	de b7       	in	r29, 0x3e	; 62
	g_tick++;
    1dc6:	80 91 7d 01 	lds	r24, 0x017D
    1dca:	8f 5f       	subi	r24, 0xFF	; 255
    1dcc:	80 93 7d 01 	sts	0x017D, r24
	/* counting the number of seconds according to number of interrupts*/
	if ((g_tick % NUM_OF_INTERRUPTS_PER_SECOND)==0){
    1dd0:	80 91 7d 01 	lds	r24, 0x017D
    1dd4:	88 2f       	mov	r24, r24
    1dd6:	90 e0       	ldi	r25, 0x00	; 0
    1dd8:	83 70       	andi	r24, 0x03	; 3
    1dda:	90 70       	andi	r25, 0x00	; 0
    1ddc:	00 97       	sbiw	r24, 0x00	; 0
    1dde:	29 f4       	brne	.+10     	; 0x1dea <TIMER0_buzzer+0x2c>
		g_secondsCounter++;
    1de0:	80 91 7e 01 	lds	r24, 0x017E
    1de4:	8f 5f       	subi	r24, 0xFF	; 255
    1de6:	80 93 7e 01 	sts	0x017E, r24

	}
	if (g_secondsCounter==SECONDS_NUM_ERROR)
    1dea:	80 91 7e 01 	lds	r24, 0x017E
    1dee:	8c 33       	cpi	r24, 0x3C	; 60
    1df0:	39 f4       	brne	.+14     	; 0x1e00 <TIMER0_buzzer+0x42>
	{
		g_secondsCounter=0;
    1df2:	10 92 7e 01 	sts	0x017E, r1
		g_tick=0;
    1df6:	10 92 7d 01 	sts	0x017D, r1
		TIMER_deinit(TIMER_0);
    1dfa:	80 e0       	ldi	r24, 0x00	; 0
    1dfc:	0e 94 bd 17 	call	0x2f7a	; 0x2f7a <TIMER_deinit>
	}


}
    1e00:	cf 91       	pop	r28
    1e02:	df 91       	pop	r29
    1e04:	08 95       	ret

00001e06 <BUZZER_trigger>:
/* Description :
 * function to trigger the buzzer for 60-minutes and turn on the module for one time only using
 * static variable
 */
void BUZZER_trigger(void){
    1e06:	df 93       	push	r29
    1e08:	cf 93       	push	r28
    1e0a:	cd b7       	in	r28, 0x3d	; 61
    1e0c:	de b7       	in	r29, 0x3e	; 62
	static uint8 buzzerCounter=0; /* using static to turn on the module on time */
	if (buzzerCounter==0){
    1e0e:	80 91 7f 01 	lds	r24, 0x017F
    1e12:	88 23       	and	r24, r24
    1e14:	11 f4       	brne	.+4      	; 0x1e1a <BUZZER_trigger+0x14>
		BUZZER_init();
    1e16:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <BUZZER_init>
	}
	TIMER_init(&TIMER_configuration); /* turn on the timer to count 60-seconds */
    1e1a:	84 e7       	ldi	r24, 0x74	; 116
    1e1c:	91 e0       	ldi	r25, 0x01	; 1
    1e1e:	0e 94 63 16 	call	0x2cc6	; 0x2cc6 <TIMER_init>
	TIMER_setCallBack(TIMER0_buzzer,TIMER_0); /* passing the ISR of TIMER0 */
    1e22:	8f ed       	ldi	r24, 0xDF	; 223
    1e24:	9e e0       	ldi	r25, 0x0E	; 14
    1e26:	60 e0       	ldi	r22, 0x00	; 0
    1e28:	0e 94 84 17 	call	0x2f08	; 0x2f08 <TIMER_setCallBack>
	BUZZER_on(); /*turn on the buzzer */
    1e2c:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <BUZZER_on>
	while (g_secondsCounter != SECONDS_NUM_ERROR-1){/*waiting for 60-seconds */
    1e30:	80 91 7e 01 	lds	r24, 0x017E
    1e34:	8b 33       	cpi	r24, 0x3B	; 59
    1e36:	e1 f7       	brne	.-8      	; 0x1e30 <BUZZER_trigger+0x2a>
	}
	BUZZER_off();/*turn off the buzzer after 60-seonds */
    1e38:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <BUZZER_off>
}
    1e3c:	cf 91       	pop	r28
    1e3e:	df 91       	pop	r29
    1e40:	08 95       	ret

00001e42 <receivePassword>:
/* Description :
 * function to receive password from HMI_ECU but after making sure that both of them are
 * ready
 */
void receivePassword(uint8 *arr_password){
    1e42:	0f 93       	push	r16
    1e44:	1f 93       	push	r17
    1e46:	df 93       	push	r29
    1e48:	cf 93       	push	r28
    1e4a:	00 d0       	rcall	.+0      	; 0x1e4c <receivePassword+0xa>
    1e4c:	0f 92       	push	r0
    1e4e:	cd b7       	in	r28, 0x3d	; 61
    1e50:	de b7       	in	r29, 0x3e	; 62
    1e52:	9b 83       	std	Y+3, r25	; 0x03
    1e54:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i;
	while (UART_receiveByte() != (READY)){
    1e56:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    1e5a:	81 30       	cpi	r24, 0x01	; 1
    1e5c:	e1 f7       	brne	.-8      	; 0x1e56 <receivePassword+0x14>
	}
	UART_sendByte(READY);
    1e5e:	81 e0       	ldi	r24, 0x01	; 1
    1e60:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
	for(i=0;i<PASSWORD_SIZE;i++)
    1e64:	19 82       	std	Y+1, r1	; 0x01
    1e66:	0f c0       	rjmp	.+30     	; 0x1e86 <receivePassword+0x44>
	{
		arr_password[i]=UART_receiveByte();
    1e68:	89 81       	ldd	r24, Y+1	; 0x01
    1e6a:	28 2f       	mov	r18, r24
    1e6c:	30 e0       	ldi	r19, 0x00	; 0
    1e6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e70:	9b 81       	ldd	r25, Y+3	; 0x03
    1e72:	8c 01       	movw	r16, r24
    1e74:	02 0f       	add	r16, r18
    1e76:	13 1f       	adc	r17, r19
    1e78:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    1e7c:	f8 01       	movw	r30, r16
    1e7e:	80 83       	st	Z, r24
void receivePassword(uint8 *arr_password){
	uint8 i;
	while (UART_receiveByte() != (READY)){
	}
	UART_sendByte(READY);
	for(i=0;i<PASSWORD_SIZE;i++)
    1e80:	89 81       	ldd	r24, Y+1	; 0x01
    1e82:	8f 5f       	subi	r24, 0xFF	; 255
    1e84:	89 83       	std	Y+1, r24	; 0x01
    1e86:	89 81       	ldd	r24, Y+1	; 0x01
    1e88:	85 30       	cpi	r24, 0x05	; 5
    1e8a:	70 f3       	brcs	.-36     	; 0x1e68 <receivePassword+0x26>
	{
		arr_password[i]=UART_receiveByte();
	}
	UART_sendByte(DONE);
    1e8c:	82 e0       	ldi	r24, 0x02	; 2
    1e8e:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
}
    1e92:	0f 90       	pop	r0
    1e94:	0f 90       	pop	r0
    1e96:	0f 90       	pop	r0
    1e98:	cf 91       	pop	r28
    1e9a:	df 91       	pop	r29
    1e9c:	1f 91       	pop	r17
    1e9e:	0f 91       	pop	r16
    1ea0:	08 95       	ret

00001ea2 <compareTwoPassword>:
/* Description :
 * function to check if two password are the same or not according to its size and digits
 */
uint8 compareTwoPassword(uint8 *arr_password1,uint8 *arr_password2){
    1ea2:	df 93       	push	r29
    1ea4:	cf 93       	push	r28
    1ea6:	00 d0       	rcall	.+0      	; 0x1ea8 <compareTwoPassword+0x6>
    1ea8:	00 d0       	rcall	.+0      	; 0x1eaa <compareTwoPassword+0x8>
    1eaa:	00 d0       	rcall	.+0      	; 0x1eac <compareTwoPassword+0xa>
    1eac:	cd b7       	in	r28, 0x3d	; 61
    1eae:	de b7       	in	r29, 0x3e	; 62
    1eb0:	9b 83       	std	Y+3, r25	; 0x03
    1eb2:	8a 83       	std	Y+2, r24	; 0x02
    1eb4:	7d 83       	std	Y+5, r23	; 0x05
    1eb6:	6c 83       	std	Y+4, r22	; 0x04
	uint8 counter;
	for (counter=0;counter<PASSWORD_SIZE;counter++)
    1eb8:	19 82       	std	Y+1, r1	; 0x01
    1eba:	19 c0       	rjmp	.+50     	; 0x1eee <compareTwoPassword+0x4c>
	{
		if (arr_password1[counter]!=arr_password2[counter]){
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	28 2f       	mov	r18, r24
    1ec0:	30 e0       	ldi	r19, 0x00	; 0
    1ec2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ec6:	fc 01       	movw	r30, r24
    1ec8:	e2 0f       	add	r30, r18
    1eca:	f3 1f       	adc	r31, r19
    1ecc:	40 81       	ld	r20, Z
    1ece:	89 81       	ldd	r24, Y+1	; 0x01
    1ed0:	28 2f       	mov	r18, r24
    1ed2:	30 e0       	ldi	r19, 0x00	; 0
    1ed4:	8c 81       	ldd	r24, Y+4	; 0x04
    1ed6:	9d 81       	ldd	r25, Y+5	; 0x05
    1ed8:	fc 01       	movw	r30, r24
    1eda:	e2 0f       	add	r30, r18
    1edc:	f3 1f       	adc	r31, r19
    1ede:	80 81       	ld	r24, Z
    1ee0:	48 17       	cp	r20, r24
    1ee2:	11 f0       	breq	.+4      	; 0x1ee8 <compareTwoPassword+0x46>
			return FALSE;
    1ee4:	1e 82       	std	Y+6, r1	; 0x06
    1ee6:	08 c0       	rjmp	.+16     	; 0x1ef8 <compareTwoPassword+0x56>
/* Description :
 * function to check if two password are the same or not according to its size and digits
 */
uint8 compareTwoPassword(uint8 *arr_password1,uint8 *arr_password2){
	uint8 counter;
	for (counter=0;counter<PASSWORD_SIZE;counter++)
    1ee8:	89 81       	ldd	r24, Y+1	; 0x01
    1eea:	8f 5f       	subi	r24, 0xFF	; 255
    1eec:	89 83       	std	Y+1, r24	; 0x01
    1eee:	89 81       	ldd	r24, Y+1	; 0x01
    1ef0:	85 30       	cpi	r24, 0x05	; 5
    1ef2:	20 f3       	brcs	.-56     	; 0x1ebc <compareTwoPassword+0x1a>
	{
		if (arr_password1[counter]!=arr_password2[counter]){
			return FALSE;
		}
	}
	return TRUE;
    1ef4:	81 e0       	ldi	r24, 0x01	; 1
    1ef6:	8e 83       	std	Y+6, r24	; 0x06
    1ef8:	8e 81       	ldd	r24, Y+6	; 0x06
}
    1efa:	26 96       	adiw	r28, 0x06	; 6
    1efc:	0f b6       	in	r0, 0x3f	; 63
    1efe:	f8 94       	cli
    1f00:	de bf       	out	0x3e, r29	; 62
    1f02:	0f be       	out	0x3f, r0	; 63
    1f04:	cd bf       	out	0x3d, r28	; 61
    1f06:	cf 91       	pop	r28
    1f08:	df 91       	pop	r29
    1f0a:	08 95       	ret

00001f0c <savePassword>:
/* Description :
 * function to store the password in specific consecutive locations in EEPROM
 */
void savePassword(uint8 *arr_password){
    1f0c:	df 93       	push	r29
    1f0e:	cf 93       	push	r28
    1f10:	cd b7       	in	r28, 0x3d	; 61
    1f12:	de b7       	in	r29, 0x3e	; 62
    1f14:	61 97       	sbiw	r28, 0x11	; 17
    1f16:	0f b6       	in	r0, 0x3f	; 63
    1f18:	f8 94       	cli
    1f1a:	de bf       	out	0x3e, r29	; 62
    1f1c:	0f be       	out	0x3f, r0	; 63
    1f1e:	cd bf       	out	0x3d, r28	; 61
    1f20:	99 8b       	std	Y+17, r25	; 0x11
    1f22:	88 8b       	std	Y+16, r24	; 0x10
	uint8 counter;
	EEPROM_init();
    1f24:	0e 94 40 11 	call	0x2280	; 0x2280 <EEPROM_init>
	for (counter=0;counter<PASSWORD_SIZE;counter++){
    1f28:	1f 86       	std	Y+15, r1	; 0x0f
    1f2a:	88 c0       	rjmp	.+272    	; 0x203c <savePassword+0x130>
		EEPROM_writeByte(0x0311+counter,arr_password[counter]);
    1f2c:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f2e:	88 2f       	mov	r24, r24
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	8f 5e       	subi	r24, 0xEF	; 239
    1f34:	9c 4f       	sbci	r25, 0xFC	; 252
    1f36:	ac 01       	movw	r20, r24
    1f38:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f3a:	28 2f       	mov	r18, r24
    1f3c:	30 e0       	ldi	r19, 0x00	; 0
    1f3e:	88 89       	ldd	r24, Y+16	; 0x10
    1f40:	99 89       	ldd	r25, Y+17	; 0x11
    1f42:	fc 01       	movw	r30, r24
    1f44:	e2 0f       	add	r30, r18
    1f46:	f3 1f       	adc	r31, r19
    1f48:	20 81       	ld	r18, Z
    1f4a:	ca 01       	movw	r24, r20
    1f4c:	62 2f       	mov	r22, r18
    1f4e:	0e 94 52 11 	call	0x22a4	; 0x22a4 <EEPROM_writeByte>
    1f52:	80 e0       	ldi	r24, 0x00	; 0
    1f54:	90 e0       	ldi	r25, 0x00	; 0
    1f56:	aa ef       	ldi	r26, 0xFA	; 250
    1f58:	b3 e4       	ldi	r27, 0x43	; 67
    1f5a:	8b 87       	std	Y+11, r24	; 0x0b
    1f5c:	9c 87       	std	Y+12, r25	; 0x0c
    1f5e:	ad 87       	std	Y+13, r26	; 0x0d
    1f60:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f62:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f64:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f66:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f68:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f6a:	20 e0       	ldi	r18, 0x00	; 0
    1f6c:	30 e0       	ldi	r19, 0x00	; 0
    1f6e:	4a e7       	ldi	r20, 0x7A	; 122
    1f70:	53 e4       	ldi	r21, 0x43	; 67
    1f72:	0e 94 0e 0a 	call	0x141c	; 0x141c <__mulsf3>
    1f76:	dc 01       	movw	r26, r24
    1f78:	cb 01       	movw	r24, r22
    1f7a:	8f 83       	std	Y+7, r24	; 0x07
    1f7c:	98 87       	std	Y+8, r25	; 0x08
    1f7e:	a9 87       	std	Y+9, r26	; 0x09
    1f80:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1f82:	6f 81       	ldd	r22, Y+7	; 0x07
    1f84:	78 85       	ldd	r23, Y+8	; 0x08
    1f86:	89 85       	ldd	r24, Y+9	; 0x09
    1f88:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f8a:	20 e0       	ldi	r18, 0x00	; 0
    1f8c:	30 e0       	ldi	r19, 0x00	; 0
    1f8e:	40 e8       	ldi	r20, 0x80	; 128
    1f90:	5f e3       	ldi	r21, 0x3F	; 63
    1f92:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__ltsf2>
    1f96:	88 23       	and	r24, r24
    1f98:	2c f4       	brge	.+10     	; 0x1fa4 <savePassword+0x98>
		__ticks = 1;
    1f9a:	81 e0       	ldi	r24, 0x01	; 1
    1f9c:	90 e0       	ldi	r25, 0x00	; 0
    1f9e:	9e 83       	std	Y+6, r25	; 0x06
    1fa0:	8d 83       	std	Y+5, r24	; 0x05
    1fa2:	3f c0       	rjmp	.+126    	; 0x2022 <savePassword+0x116>
	else if (__tmp > 65535)
    1fa4:	6f 81       	ldd	r22, Y+7	; 0x07
    1fa6:	78 85       	ldd	r23, Y+8	; 0x08
    1fa8:	89 85       	ldd	r24, Y+9	; 0x09
    1faa:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fac:	20 e0       	ldi	r18, 0x00	; 0
    1fae:	3f ef       	ldi	r19, 0xFF	; 255
    1fb0:	4f e7       	ldi	r20, 0x7F	; 127
    1fb2:	57 e4       	ldi	r21, 0x47	; 71
    1fb4:	0e 94 08 0b 	call	0x1610	; 0x1610 <__gtsf2>
    1fb8:	18 16       	cp	r1, r24
    1fba:	4c f5       	brge	.+82     	; 0x200e <savePassword+0x102>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fbc:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fbe:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fc0:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fc2:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fc4:	20 e0       	ldi	r18, 0x00	; 0
    1fc6:	30 e0       	ldi	r19, 0x00	; 0
    1fc8:	40 e2       	ldi	r20, 0x20	; 32
    1fca:	51 e4       	ldi	r21, 0x41	; 65
    1fcc:	0e 94 0e 0a 	call	0x141c	; 0x141c <__mulsf3>
    1fd0:	dc 01       	movw	r26, r24
    1fd2:	cb 01       	movw	r24, r22
    1fd4:	bc 01       	movw	r22, r24
    1fd6:	cd 01       	movw	r24, r26
    1fd8:	0e 94 c3 01 	call	0x386	; 0x386 <__fixunssfsi>
    1fdc:	dc 01       	movw	r26, r24
    1fde:	cb 01       	movw	r24, r22
    1fe0:	9e 83       	std	Y+6, r25	; 0x06
    1fe2:	8d 83       	std	Y+5, r24	; 0x05
    1fe4:	0f c0       	rjmp	.+30     	; 0x2004 <savePassword+0xf8>
    1fe6:	89 e1       	ldi	r24, 0x19	; 25
    1fe8:	90 e0       	ldi	r25, 0x00	; 0
    1fea:	9c 83       	std	Y+4, r25	; 0x04
    1fec:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1fee:	8b 81       	ldd	r24, Y+3	; 0x03
    1ff0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ff2:	01 97       	sbiw	r24, 0x01	; 1
    1ff4:	f1 f7       	brne	.-4      	; 0x1ff2 <savePassword+0xe6>
    1ff6:	9c 83       	std	Y+4, r25	; 0x04
    1ff8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ffa:	8d 81       	ldd	r24, Y+5	; 0x05
    1ffc:	9e 81       	ldd	r25, Y+6	; 0x06
    1ffe:	01 97       	sbiw	r24, 0x01	; 1
    2000:	9e 83       	std	Y+6, r25	; 0x06
    2002:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2004:	8d 81       	ldd	r24, Y+5	; 0x05
    2006:	9e 81       	ldd	r25, Y+6	; 0x06
    2008:	00 97       	sbiw	r24, 0x00	; 0
    200a:	69 f7       	brne	.-38     	; 0x1fe6 <savePassword+0xda>
    200c:	14 c0       	rjmp	.+40     	; 0x2036 <savePassword+0x12a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    200e:	6f 81       	ldd	r22, Y+7	; 0x07
    2010:	78 85       	ldd	r23, Y+8	; 0x08
    2012:	89 85       	ldd	r24, Y+9	; 0x09
    2014:	9a 85       	ldd	r25, Y+10	; 0x0a
    2016:	0e 94 c3 01 	call	0x386	; 0x386 <__fixunssfsi>
    201a:	dc 01       	movw	r26, r24
    201c:	cb 01       	movw	r24, r22
    201e:	9e 83       	std	Y+6, r25	; 0x06
    2020:	8d 83       	std	Y+5, r24	; 0x05
    2022:	8d 81       	ldd	r24, Y+5	; 0x05
    2024:	9e 81       	ldd	r25, Y+6	; 0x06
    2026:	9a 83       	std	Y+2, r25	; 0x02
    2028:	89 83       	std	Y+1, r24	; 0x01
    202a:	89 81       	ldd	r24, Y+1	; 0x01
    202c:	9a 81       	ldd	r25, Y+2	; 0x02
    202e:	01 97       	sbiw	r24, 0x01	; 1
    2030:	f1 f7       	brne	.-4      	; 0x202e <savePassword+0x122>
    2032:	9a 83       	std	Y+2, r25	; 0x02
    2034:	89 83       	std	Y+1, r24	; 0x01
 * function to store the password in specific consecutive locations in EEPROM
 */
void savePassword(uint8 *arr_password){
	uint8 counter;
	EEPROM_init();
	for (counter=0;counter<PASSWORD_SIZE;counter++){
    2036:	8f 85       	ldd	r24, Y+15	; 0x0f
    2038:	8f 5f       	subi	r24, 0xFF	; 255
    203a:	8f 87       	std	Y+15, r24	; 0x0f
    203c:	8f 85       	ldd	r24, Y+15	; 0x0f
    203e:	85 30       	cpi	r24, 0x05	; 5
    2040:	08 f4       	brcc	.+2      	; 0x2044 <savePassword+0x138>
    2042:	74 cf       	rjmp	.-280    	; 0x1f2c <savePassword+0x20>
		EEPROM_writeByte(0x0311+counter,arr_password[counter]);
		_delay_ms(500);
	}
}
    2044:	61 96       	adiw	r28, 0x11	; 17
    2046:	0f b6       	in	r0, 0x3f	; 63
    2048:	f8 94       	cli
    204a:	de bf       	out	0x3e, r29	; 62
    204c:	0f be       	out	0x3f, r0	; 63
    204e:	cd bf       	out	0x3d, r28	; 61
    2050:	cf 91       	pop	r28
    2052:	df 91       	pop	r29
    2054:	08 95       	ret

00002056 <getSavedPassword>:
/* Description :
 * function to get the stored password from EEPROM and storing it in array of char
 * */
void getSavedPassword(uint8 *arr_password){
    2056:	df 93       	push	r29
    2058:	cf 93       	push	r28
    205a:	cd b7       	in	r28, 0x3d	; 61
    205c:	de b7       	in	r29, 0x3e	; 62
    205e:	61 97       	sbiw	r28, 0x11	; 17
    2060:	0f b6       	in	r0, 0x3f	; 63
    2062:	f8 94       	cli
    2064:	de bf       	out	0x3e, r29	; 62
    2066:	0f be       	out	0x3f, r0	; 63
    2068:	cd bf       	out	0x3d, r28	; 61
    206a:	99 8b       	std	Y+17, r25	; 0x11
    206c:	88 8b       	std	Y+16, r24	; 0x10
	uint8 counter;
	EEPROM_init();
    206e:	0e 94 40 11 	call	0x2280	; 0x2280 <EEPROM_init>
	for (counter=0;counter<PASSWORD_SIZE;counter++){
    2072:	1f 86       	std	Y+15, r1	; 0x0f
    2074:	86 c0       	rjmp	.+268    	; 0x2182 <getSavedPassword+0x12c>

		EEPROM_readByte(0x0311+counter,&arr_password[counter]);
    2076:	8f 85       	ldd	r24, Y+15	; 0x0f
    2078:	88 2f       	mov	r24, r24
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	8f 5e       	subi	r24, 0xEF	; 239
    207e:	9c 4f       	sbci	r25, 0xFC	; 252
    2080:	ac 01       	movw	r20, r24
    2082:	8f 85       	ldd	r24, Y+15	; 0x0f
    2084:	28 2f       	mov	r18, r24
    2086:	30 e0       	ldi	r19, 0x00	; 0
    2088:	88 89       	ldd	r24, Y+16	; 0x10
    208a:	99 89       	ldd	r25, Y+17	; 0x11
    208c:	28 0f       	add	r18, r24
    208e:	39 1f       	adc	r19, r25
    2090:	ca 01       	movw	r24, r20
    2092:	b9 01       	movw	r22, r18
    2094:	0e 94 93 11 	call	0x2326	; 0x2326 <EEPROM_readByte>
    2098:	80 e0       	ldi	r24, 0x00	; 0
    209a:	90 e0       	ldi	r25, 0x00	; 0
    209c:	aa ef       	ldi	r26, 0xFA	; 250
    209e:	b3 e4       	ldi	r27, 0x43	; 67
    20a0:	8b 87       	std	Y+11, r24	; 0x0b
    20a2:	9c 87       	std	Y+12, r25	; 0x0c
    20a4:	ad 87       	std	Y+13, r26	; 0x0d
    20a6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20a8:	6b 85       	ldd	r22, Y+11	; 0x0b
    20aa:	7c 85       	ldd	r23, Y+12	; 0x0c
    20ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    20ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    20b0:	20 e0       	ldi	r18, 0x00	; 0
    20b2:	30 e0       	ldi	r19, 0x00	; 0
    20b4:	4a e7       	ldi	r20, 0x7A	; 122
    20b6:	53 e4       	ldi	r21, 0x43	; 67
    20b8:	0e 94 0e 0a 	call	0x141c	; 0x141c <__mulsf3>
    20bc:	dc 01       	movw	r26, r24
    20be:	cb 01       	movw	r24, r22
    20c0:	8f 83       	std	Y+7, r24	; 0x07
    20c2:	98 87       	std	Y+8, r25	; 0x08
    20c4:	a9 87       	std	Y+9, r26	; 0x09
    20c6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    20c8:	6f 81       	ldd	r22, Y+7	; 0x07
    20ca:	78 85       	ldd	r23, Y+8	; 0x08
    20cc:	89 85       	ldd	r24, Y+9	; 0x09
    20ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    20d0:	20 e0       	ldi	r18, 0x00	; 0
    20d2:	30 e0       	ldi	r19, 0x00	; 0
    20d4:	40 e8       	ldi	r20, 0x80	; 128
    20d6:	5f e3       	ldi	r21, 0x3F	; 63
    20d8:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <__ltsf2>
    20dc:	88 23       	and	r24, r24
    20de:	2c f4       	brge	.+10     	; 0x20ea <getSavedPassword+0x94>
		__ticks = 1;
    20e0:	81 e0       	ldi	r24, 0x01	; 1
    20e2:	90 e0       	ldi	r25, 0x00	; 0
    20e4:	9e 83       	std	Y+6, r25	; 0x06
    20e6:	8d 83       	std	Y+5, r24	; 0x05
    20e8:	3f c0       	rjmp	.+126    	; 0x2168 <getSavedPassword+0x112>
	else if (__tmp > 65535)
    20ea:	6f 81       	ldd	r22, Y+7	; 0x07
    20ec:	78 85       	ldd	r23, Y+8	; 0x08
    20ee:	89 85       	ldd	r24, Y+9	; 0x09
    20f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    20f2:	20 e0       	ldi	r18, 0x00	; 0
    20f4:	3f ef       	ldi	r19, 0xFF	; 255
    20f6:	4f e7       	ldi	r20, 0x7F	; 127
    20f8:	57 e4       	ldi	r21, 0x47	; 71
    20fa:	0e 94 08 0b 	call	0x1610	; 0x1610 <__gtsf2>
    20fe:	18 16       	cp	r1, r24
    2100:	4c f5       	brge	.+82     	; 0x2154 <getSavedPassword+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2102:	6b 85       	ldd	r22, Y+11	; 0x0b
    2104:	7c 85       	ldd	r23, Y+12	; 0x0c
    2106:	8d 85       	ldd	r24, Y+13	; 0x0d
    2108:	9e 85       	ldd	r25, Y+14	; 0x0e
    210a:	20 e0       	ldi	r18, 0x00	; 0
    210c:	30 e0       	ldi	r19, 0x00	; 0
    210e:	40 e2       	ldi	r20, 0x20	; 32
    2110:	51 e4       	ldi	r21, 0x41	; 65
    2112:	0e 94 0e 0a 	call	0x141c	; 0x141c <__mulsf3>
    2116:	dc 01       	movw	r26, r24
    2118:	cb 01       	movw	r24, r22
    211a:	bc 01       	movw	r22, r24
    211c:	cd 01       	movw	r24, r26
    211e:	0e 94 c3 01 	call	0x386	; 0x386 <__fixunssfsi>
    2122:	dc 01       	movw	r26, r24
    2124:	cb 01       	movw	r24, r22
    2126:	9e 83       	std	Y+6, r25	; 0x06
    2128:	8d 83       	std	Y+5, r24	; 0x05
    212a:	0f c0       	rjmp	.+30     	; 0x214a <getSavedPassword+0xf4>
    212c:	89 e1       	ldi	r24, 0x19	; 25
    212e:	90 e0       	ldi	r25, 0x00	; 0
    2130:	9c 83       	std	Y+4, r25	; 0x04
    2132:	8b 83       	std	Y+3, r24	; 0x03
    2134:	8b 81       	ldd	r24, Y+3	; 0x03
    2136:	9c 81       	ldd	r25, Y+4	; 0x04
    2138:	01 97       	sbiw	r24, 0x01	; 1
    213a:	f1 f7       	brne	.-4      	; 0x2138 <getSavedPassword+0xe2>
    213c:	9c 83       	std	Y+4, r25	; 0x04
    213e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2140:	8d 81       	ldd	r24, Y+5	; 0x05
    2142:	9e 81       	ldd	r25, Y+6	; 0x06
    2144:	01 97       	sbiw	r24, 0x01	; 1
    2146:	9e 83       	std	Y+6, r25	; 0x06
    2148:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    214a:	8d 81       	ldd	r24, Y+5	; 0x05
    214c:	9e 81       	ldd	r25, Y+6	; 0x06
    214e:	00 97       	sbiw	r24, 0x00	; 0
    2150:	69 f7       	brne	.-38     	; 0x212c <getSavedPassword+0xd6>
    2152:	14 c0       	rjmp	.+40     	; 0x217c <getSavedPassword+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2154:	6f 81       	ldd	r22, Y+7	; 0x07
    2156:	78 85       	ldd	r23, Y+8	; 0x08
    2158:	89 85       	ldd	r24, Y+9	; 0x09
    215a:	9a 85       	ldd	r25, Y+10	; 0x0a
    215c:	0e 94 c3 01 	call	0x386	; 0x386 <__fixunssfsi>
    2160:	dc 01       	movw	r26, r24
    2162:	cb 01       	movw	r24, r22
    2164:	9e 83       	std	Y+6, r25	; 0x06
    2166:	8d 83       	std	Y+5, r24	; 0x05
    2168:	8d 81       	ldd	r24, Y+5	; 0x05
    216a:	9e 81       	ldd	r25, Y+6	; 0x06
    216c:	9a 83       	std	Y+2, r25	; 0x02
    216e:	89 83       	std	Y+1, r24	; 0x01
    2170:	89 81       	ldd	r24, Y+1	; 0x01
    2172:	9a 81       	ldd	r25, Y+2	; 0x02
    2174:	01 97       	sbiw	r24, 0x01	; 1
    2176:	f1 f7       	brne	.-4      	; 0x2174 <getSavedPassword+0x11e>
    2178:	9a 83       	std	Y+2, r25	; 0x02
    217a:	89 83       	std	Y+1, r24	; 0x01
 * function to get the stored password from EEPROM and storing it in array of char
 * */
void getSavedPassword(uint8 *arr_password){
	uint8 counter;
	EEPROM_init();
	for (counter=0;counter<PASSWORD_SIZE;counter++){
    217c:	8f 85       	ldd	r24, Y+15	; 0x0f
    217e:	8f 5f       	subi	r24, 0xFF	; 255
    2180:	8f 87       	std	Y+15, r24	; 0x0f
    2182:	8f 85       	ldd	r24, Y+15	; 0x0f
    2184:	85 30       	cpi	r24, 0x05	; 5
    2186:	08 f4       	brcc	.+2      	; 0x218a <getSavedPassword+0x134>
    2188:	76 cf       	rjmp	.-276    	; 0x2076 <getSavedPassword+0x20>

		EEPROM_readByte(0x0311+counter,&arr_password[counter]);
		_delay_ms(500);
	}
}
    218a:	61 96       	adiw	r28, 0x11	; 17
    218c:	0f b6       	in	r0, 0x3f	; 63
    218e:	f8 94       	cli
    2190:	de bf       	out	0x3e, r29	; 62
    2192:	0f be       	out	0x3f, r0	; 63
    2194:	cd bf       	out	0x3d, r28	; 61
    2196:	cf 91       	pop	r28
    2198:	df 91       	pop	r29
    219a:	08 95       	ret

0000219c <checkIfSaved>:
/* Description :
 * function to check if the there is a stored password in EEPROM or it is the first
 *  for the system to be used
 */
uint8 checkIfSaved(void){
    219c:	df 93       	push	r29
    219e:	cf 93       	push	r28
    21a0:	00 d0       	rcall	.+0      	; 0x21a2 <checkIfSaved+0x6>
    21a2:	cd b7       	in	r28, 0x3d	; 61
    21a4:	de b7       	in	r29, 0x3e	; 62
	uint8 counter;
	getSavedPassword(g_savedPassword); /*get the saved password from EEPROM */
    21a6:	81 e9       	ldi	r24, 0x91	; 145
    21a8:	91 e0       	ldi	r25, 0x01	; 1
    21aa:	0e 94 2b 10 	call	0x2056	; 0x2056 <getSavedPassword>
	/* check if it is the default value of of EEPROM or another password is saved  */
	for( counter = 0 ; counter < PASSWORD_SIZE; counter++)
    21ae:	19 82       	std	Y+1, r1	; 0x01
    21b0:	0f c0       	rjmp	.+30     	; 0x21d0 <checkIfSaved+0x34>
	{
		if(g_savedPassword[counter] != DEFUALT_VALUE_OF_EEPROM)
    21b2:	89 81       	ldd	r24, Y+1	; 0x01
    21b4:	88 2f       	mov	r24, r24
    21b6:	90 e0       	ldi	r25, 0x00	; 0
    21b8:	fc 01       	movw	r30, r24
    21ba:	ef 56       	subi	r30, 0x6F	; 111
    21bc:	fe 4f       	sbci	r31, 0xFE	; 254
    21be:	80 81       	ld	r24, Z
    21c0:	88 23       	and	r24, r24
    21c2:	19 f0       	breq	.+6      	; 0x21ca <checkIfSaved+0x2e>
		{
			return TRUE; /*return true if it is not the same as the default */
    21c4:	81 e0       	ldi	r24, 0x01	; 1
    21c6:	8a 83       	std	Y+2, r24	; 0x02
    21c8:	07 c0       	rjmp	.+14     	; 0x21d8 <checkIfSaved+0x3c>
 */
uint8 checkIfSaved(void){
	uint8 counter;
	getSavedPassword(g_savedPassword); /*get the saved password from EEPROM */
	/* check if it is the default value of of EEPROM or another password is saved  */
	for( counter = 0 ; counter < PASSWORD_SIZE; counter++)
    21ca:	89 81       	ldd	r24, Y+1	; 0x01
    21cc:	8f 5f       	subi	r24, 0xFF	; 255
    21ce:	89 83       	std	Y+1, r24	; 0x01
    21d0:	89 81       	ldd	r24, Y+1	; 0x01
    21d2:	85 30       	cpi	r24, 0x05	; 5
    21d4:	70 f3       	brcs	.-36     	; 0x21b2 <checkIfSaved+0x16>
		if(g_savedPassword[counter] != DEFUALT_VALUE_OF_EEPROM)
		{
			return TRUE; /*return true if it is not the same as the default */
		}
	}
	return FALSE; /* false in case it is the same as the default which means there is no
    21d6:	1a 82       	std	Y+2, r1	; 0x02
    21d8:	8a 81       	ldd	r24, Y+2	; 0x02
	               password entered before   */
}
    21da:	0f 90       	pop	r0
    21dc:	0f 90       	pop	r0
    21de:	cf 91       	pop	r28
    21e0:	df 91       	pop	r29
    21e2:	08 95       	ret

000021e4 <DcMotor_Init>:

/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/

void DcMotor_Init(void){
    21e4:	df 93       	push	r29
    21e6:	cf 93       	push	r28
    21e8:	cd b7       	in	r28, 0x3d	; 61
    21ea:	de b7       	in	r29, 0x3e	; 62
	/*Configure the chosen 2 pins to connect the DC-Motor to as output pins */


	GPIO_setupPinDirection(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,PIN_OUTPUT);
    21ec:	82 e0       	ldi	r24, 0x02	; 2
    21ee:	66 e0       	ldi	r22, 0x06	; 6
    21f0:	41 e0       	ldi	r20, 0x01	; 1
    21f2:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,PIN_OUTPUT);
    21f6:	82 e0       	ldi	r24, 0x02	; 2
    21f8:	67 e0       	ldi	r22, 0x07	; 7
    21fa:	41 e0       	ldi	r20, 0x01	; 1
    21fc:	0e 94 f3 11 	call	0x23e6	; 0x23e6 <GPIO_setupPinDirection>


	/* Stop at the DC-Motor at the beginning by clear the chosen 2 pins */


	GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
    2200:	82 e0       	ldi	r24, 0x02	; 2
    2202:	66 e0       	ldi	r22, 0x06	; 6
    2204:	40 e0       	ldi	r20, 0x00	; 0
    2206:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
    220a:	82 e0       	ldi	r24, 0x02	; 2
    220c:	67 e0       	ldi	r22, 0x07	; 7
    220e:	40 e0       	ldi	r20, 0x00	; 0
    2210:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>

}
    2214:	cf 91       	pop	r28
    2216:	df 91       	pop	r29
    2218:	08 95       	ret

0000221a <DcMotor_Rotate>:
/*
 * Description :
 * 1. Rotate  or Stop the motor according to the state input variable.
 * 2. Control the motor speed 0 --> 100% from its maximum speed by sending to PWM driver.
 */
void DcMotor_Rotate(DcMotor_State state){
    221a:	df 93       	push	r29
    221c:	cf 93       	push	r28
    221e:	0f 92       	push	r0
    2220:	cd b7       	in	r28, 0x3d	; 61
    2222:	de b7       	in	r29, 0x3e	; 62
    2224:	89 83       	std	Y+1, r24	; 0x01
	/* configure the rotation of motor*/
	if(state==STOP){
    2226:	89 81       	ldd	r24, Y+1	; 0x01
    2228:	88 23       	and	r24, r24
    222a:	59 f4       	brne	.+22     	; 0x2242 <DcMotor_Rotate+0x28>
		/* Stop the Motor */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
    222c:	82 e0       	ldi	r24, 0x02	; 2
    222e:	66 e0       	ldi	r22, 0x06	; 6
    2230:	40 e0       	ldi	r20, 0x00	; 0
    2232:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
    2236:	82 e0       	ldi	r24, 0x02	; 2
    2238:	67 e0       	ldi	r22, 0x07	; 7
    223a:	40 e0       	ldi	r20, 0x00	; 0
    223c:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
    2240:	1b c0       	rjmp	.+54     	; 0x2278 <DcMotor_Rotate+0x5e>

	}
	else if (state==CLOCKWISE){
    2242:	89 81       	ldd	r24, Y+1	; 0x01
    2244:	81 30       	cpi	r24, 0x01	; 1
    2246:	59 f4       	brne	.+22     	; 0x225e <DcMotor_Rotate+0x44>

		/* Rotates the Motor CW */
		GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_HIGH);
    2248:	82 e0       	ldi	r24, 0x02	; 2
    224a:	66 e0       	ldi	r22, 0x06	; 6
    224c:	41 e0       	ldi	r20, 0x01	; 1
    224e:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
		GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_LOW);
    2252:	82 e0       	ldi	r24, 0x02	; 2
    2254:	67 e0       	ldi	r22, 0x07	; 7
    2256:	40 e0       	ldi	r20, 0x00	; 0
    2258:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
    225c:	0d c0       	rjmp	.+26     	; 0x2278 <DcMotor_Rotate+0x5e>

	}
	else if (state == ANTI_CLOCKWISE){
    225e:	89 81       	ldd	r24, Y+1	; 0x01
    2260:	82 30       	cpi	r24, 0x02	; 2
    2262:	51 f4       	brne	.+20     	; 0x2278 <DcMotor_Rotate+0x5e>
		/* Rotates the Motor Anti clockwise */
				GPIO_writePin(DC_MOTOR_PORT1_ID,DC_MOTOR_PIN1_ID,LOGIC_LOW);
    2264:	82 e0       	ldi	r24, 0x02	; 2
    2266:	66 e0       	ldi	r22, 0x06	; 6
    2268:	40 e0       	ldi	r20, 0x00	; 0
    226a:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>
				GPIO_writePin(DC_MOTOR_PORT2_ID,DC_MOTOR_PIN2_ID,LOGIC_HIGH);
    226e:	82 e0       	ldi	r24, 0x02	; 2
    2270:	67 e0       	ldi	r22, 0x07	; 7
    2272:	41 e0       	ldi	r20, 0x01	; 1
    2274:	0e 94 de 12 	call	0x25bc	; 0x25bc <GPIO_writePin>

	}
}
    2278:	0f 90       	pop	r0
    227a:	cf 91       	pop	r28
    227c:	df 91       	pop	r29
    227e:	08 95       	ret

00002280 <EEPROM_init>:
 * Description :
 *
 * function to initialize the I2C(TWI) module inside the MC
 *
 */
void EEPROM_init(void){
    2280:	df 93       	push	r29
    2282:	cf 93       	push	r28
    2284:	00 d0       	rcall	.+0      	; 0x2286 <EEPROM_init+0x6>
    2286:	cd b7       	in	r28, 0x3d	; 61
    2288:	de b7       	in	r29, 0x3e	; 62
	TWI_ConfigType twi_Config={FAST_MODE,0b00000010};
    228a:	81 e0       	ldi	r24, 0x01	; 1
    228c:	89 83       	std	Y+1, r24	; 0x01
    228e:	82 e0       	ldi	r24, 0x02	; 2
    2290:	8a 83       	std	Y+2, r24	; 0x02
	TWI_init(&twi_Config);
    2292:	ce 01       	movw	r24, r28
    2294:	01 96       	adiw	r24, 0x01	; 1
    2296:	0e 94 71 18 	call	0x30e2	; 0x30e2 <TWI_init>
}
    229a:	0f 90       	pop	r0
    229c:	0f 90       	pop	r0
    229e:	cf 91       	pop	r28
    22a0:	df 91       	pop	r29
    22a2:	08 95       	ret

000022a4 <EEPROM_writeByte>:
uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    22a4:	df 93       	push	r29
    22a6:	cf 93       	push	r28
    22a8:	00 d0       	rcall	.+0      	; 0x22aa <EEPROM_writeByte+0x6>
    22aa:	00 d0       	rcall	.+0      	; 0x22ac <EEPROM_writeByte+0x8>
    22ac:	cd b7       	in	r28, 0x3d	; 61
    22ae:	de b7       	in	r29, 0x3e	; 62
    22b0:	9a 83       	std	Y+2, r25	; 0x02
    22b2:	89 83       	std	Y+1, r24	; 0x01
    22b4:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    22b6:	0e 94 a1 18 	call	0x3142	; 0x3142 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    22ba:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    22be:	88 30       	cpi	r24, 0x08	; 8
    22c0:	11 f0       	breq	.+4      	; 0x22c6 <EEPROM_writeByte+0x22>
        return ERROR;
    22c2:	1c 82       	std	Y+4, r1	; 0x04
    22c4:	28 c0       	rjmp	.+80     	; 0x2316 <EEPROM_writeByte+0x72>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    22c6:	89 81       	ldd	r24, Y+1	; 0x01
    22c8:	9a 81       	ldd	r25, Y+2	; 0x02
    22ca:	80 70       	andi	r24, 0x00	; 0
    22cc:	97 70       	andi	r25, 0x07	; 7
    22ce:	88 0f       	add	r24, r24
    22d0:	89 2f       	mov	r24, r25
    22d2:	88 1f       	adc	r24, r24
    22d4:	99 0b       	sbc	r25, r25
    22d6:	91 95       	neg	r25
    22d8:	80 6a       	ori	r24, 0xA0	; 160
    22da:	0e 94 bc 18 	call	0x3178	; 0x3178 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    22de:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    22e2:	88 31       	cpi	r24, 0x18	; 24
    22e4:	11 f0       	breq	.+4      	; 0x22ea <EEPROM_writeByte+0x46>
        return ERROR;
    22e6:	1c 82       	std	Y+4, r1	; 0x04
    22e8:	16 c0       	rjmp	.+44     	; 0x2316 <EEPROM_writeByte+0x72>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    22ea:	89 81       	ldd	r24, Y+1	; 0x01
    22ec:	0e 94 bc 18 	call	0x3178	; 0x3178 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    22f0:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    22f4:	88 32       	cpi	r24, 0x28	; 40
    22f6:	11 f0       	breq	.+4      	; 0x22fc <EEPROM_writeByte+0x58>
        return ERROR;
    22f8:	1c 82       	std	Y+4, r1	; 0x04
    22fa:	0d c0       	rjmp	.+26     	; 0x2316 <EEPROM_writeByte+0x72>

    /* write byte to eeprom */
    TWI_writeByte(u8data);
    22fc:	8b 81       	ldd	r24, Y+3	; 0x03
    22fe:	0e 94 bc 18 	call	0x3178	; 0x3178 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2302:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    2306:	88 32       	cpi	r24, 0x28	; 40
    2308:	11 f0       	breq	.+4      	; 0x230e <EEPROM_writeByte+0x6a>
        return ERROR;
    230a:	1c 82       	std	Y+4, r1	; 0x04
    230c:	04 c0       	rjmp	.+8      	; 0x2316 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    230e:	0e 94 b1 18 	call	0x3162	; 0x3162 <TWI_stop>

    return SUCCESS;
    2312:	81 e0       	ldi	r24, 0x01	; 1
    2314:	8c 83       	std	Y+4, r24	; 0x04
    2316:	8c 81       	ldd	r24, Y+4	; 0x04
}
    2318:	0f 90       	pop	r0
    231a:	0f 90       	pop	r0
    231c:	0f 90       	pop	r0
    231e:	0f 90       	pop	r0
    2320:	cf 91       	pop	r28
    2322:	df 91       	pop	r29
    2324:	08 95       	ret

00002326 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    2326:	df 93       	push	r29
    2328:	cf 93       	push	r28
    232a:	00 d0       	rcall	.+0      	; 0x232c <EEPROM_readByte+0x6>
    232c:	00 d0       	rcall	.+0      	; 0x232e <EEPROM_readByte+0x8>
    232e:	0f 92       	push	r0
    2330:	cd b7       	in	r28, 0x3d	; 61
    2332:	de b7       	in	r29, 0x3e	; 62
    2334:	9a 83       	std	Y+2, r25	; 0x02
    2336:	89 83       	std	Y+1, r24	; 0x01
    2338:	7c 83       	std	Y+4, r23	; 0x04
    233a:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    233c:	0e 94 a1 18 	call	0x3142	; 0x3142 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    2340:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    2344:	88 30       	cpi	r24, 0x08	; 8
    2346:	11 f0       	breq	.+4      	; 0x234c <EEPROM_readByte+0x26>
        return ERROR;
    2348:	1d 82       	std	Y+5, r1	; 0x05
    234a:	44 c0       	rjmp	.+136    	; 0x23d4 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    234c:	89 81       	ldd	r24, Y+1	; 0x01
    234e:	9a 81       	ldd	r25, Y+2	; 0x02
    2350:	80 70       	andi	r24, 0x00	; 0
    2352:	97 70       	andi	r25, 0x07	; 7
    2354:	88 0f       	add	r24, r24
    2356:	89 2f       	mov	r24, r25
    2358:	88 1f       	adc	r24, r24
    235a:	99 0b       	sbc	r25, r25
    235c:	91 95       	neg	r25
    235e:	80 6a       	ori	r24, 0xA0	; 160
    2360:	0e 94 bc 18 	call	0x3178	; 0x3178 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    2364:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    2368:	88 31       	cpi	r24, 0x18	; 24
    236a:	11 f0       	breq	.+4      	; 0x2370 <EEPROM_readByte+0x4a>
        return ERROR;
    236c:	1d 82       	std	Y+5, r1	; 0x05
    236e:	32 c0       	rjmp	.+100    	; 0x23d4 <EEPROM_readByte+0xae>

    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    2370:	89 81       	ldd	r24, Y+1	; 0x01
    2372:	0e 94 bc 18 	call	0x3178	; 0x3178 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    2376:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    237a:	88 32       	cpi	r24, 0x28	; 40
    237c:	11 f0       	breq	.+4      	; 0x2382 <EEPROM_readByte+0x5c>
        return ERROR;
    237e:	1d 82       	std	Y+5, r1	; 0x05
    2380:	29 c0       	rjmp	.+82     	; 0x23d4 <EEPROM_readByte+0xae>

    /* Send the Repeated Start Bit */
    TWI_start();
    2382:	0e 94 a1 18 	call	0x3142	; 0x3142 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    2386:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    238a:	80 31       	cpi	r24, 0x10	; 16
    238c:	11 f0       	breq	.+4      	; 0x2392 <EEPROM_readByte+0x6c>
        return ERROR;
    238e:	1d 82       	std	Y+5, r1	; 0x05
    2390:	21 c0       	rjmp	.+66     	; 0x23d4 <EEPROM_readByte+0xae>

    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    2392:	89 81       	ldd	r24, Y+1	; 0x01
    2394:	9a 81       	ldd	r25, Y+2	; 0x02
    2396:	80 70       	andi	r24, 0x00	; 0
    2398:	97 70       	andi	r25, 0x07	; 7
    239a:	88 0f       	add	r24, r24
    239c:	89 2f       	mov	r24, r25
    239e:	88 1f       	adc	r24, r24
    23a0:	99 0b       	sbc	r25, r25
    23a2:	91 95       	neg	r25
    23a4:	81 6a       	ori	r24, 0xA1	; 161
    23a6:	0e 94 bc 18 	call	0x3178	; 0x3178 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    23aa:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    23ae:	80 34       	cpi	r24, 0x40	; 64
    23b0:	11 f0       	breq	.+4      	; 0x23b6 <EEPROM_readByte+0x90>
        return ERROR;
    23b2:	1d 82       	std	Y+5, r1	; 0x05
    23b4:	0f c0       	rjmp	.+30     	; 0x23d4 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    23b6:	0e 94 e6 18 	call	0x31cc	; 0x31cc <TWI_readByteWithNACK>
    23ba:	eb 81       	ldd	r30, Y+3	; 0x03
    23bc:	fc 81       	ldd	r31, Y+4	; 0x04
    23be:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    23c0:	0e 94 f9 18 	call	0x31f2	; 0x31f2 <TWI_getStatus>
    23c4:	88 35       	cpi	r24, 0x58	; 88
    23c6:	11 f0       	breq	.+4      	; 0x23cc <EEPROM_readByte+0xa6>
        return ERROR;
    23c8:	1d 82       	std	Y+5, r1	; 0x05
    23ca:	04 c0       	rjmp	.+8      	; 0x23d4 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    23cc:	0e 94 b1 18 	call	0x3162	; 0x3162 <TWI_stop>

    return SUCCESS;
    23d0:	81 e0       	ldi	r24, 0x01	; 1
    23d2:	8d 83       	std	Y+5, r24	; 0x05
    23d4:	8d 81       	ldd	r24, Y+5	; 0x05
}
    23d6:	0f 90       	pop	r0
    23d8:	0f 90       	pop	r0
    23da:	0f 90       	pop	r0
    23dc:	0f 90       	pop	r0
    23de:	0f 90       	pop	r0
    23e0:	cf 91       	pop	r28
    23e2:	df 91       	pop	r29
    23e4:	08 95       	ret

000023e6 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    23e6:	df 93       	push	r29
    23e8:	cf 93       	push	r28
    23ea:	00 d0       	rcall	.+0      	; 0x23ec <GPIO_setupPinDirection+0x6>
    23ec:	00 d0       	rcall	.+0      	; 0x23ee <GPIO_setupPinDirection+0x8>
    23ee:	0f 92       	push	r0
    23f0:	cd b7       	in	r28, 0x3d	; 61
    23f2:	de b7       	in	r29, 0x3e	; 62
    23f4:	89 83       	std	Y+1, r24	; 0x01
    23f6:	6a 83       	std	Y+2, r22	; 0x02
    23f8:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    23fa:	8a 81       	ldd	r24, Y+2	; 0x02
    23fc:	88 30       	cpi	r24, 0x08	; 8
    23fe:	08 f0       	brcs	.+2      	; 0x2402 <GPIO_setupPinDirection+0x1c>
    2400:	d5 c0       	rjmp	.+426    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
    2402:	89 81       	ldd	r24, Y+1	; 0x01
    2404:	84 30       	cpi	r24, 0x04	; 4
    2406:	08 f0       	brcs	.+2      	; 0x240a <GPIO_setupPinDirection+0x24>
    2408:	d1 c0       	rjmp	.+418    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    240a:	89 81       	ldd	r24, Y+1	; 0x01
    240c:	28 2f       	mov	r18, r24
    240e:	30 e0       	ldi	r19, 0x00	; 0
    2410:	3d 83       	std	Y+5, r19	; 0x05
    2412:	2c 83       	std	Y+4, r18	; 0x04
    2414:	8c 81       	ldd	r24, Y+4	; 0x04
    2416:	9d 81       	ldd	r25, Y+5	; 0x05
    2418:	81 30       	cpi	r24, 0x01	; 1
    241a:	91 05       	cpc	r25, r1
    241c:	09 f4       	brne	.+2      	; 0x2420 <GPIO_setupPinDirection+0x3a>
    241e:	43 c0       	rjmp	.+134    	; 0x24a6 <GPIO_setupPinDirection+0xc0>
    2420:	2c 81       	ldd	r18, Y+4	; 0x04
    2422:	3d 81       	ldd	r19, Y+5	; 0x05
    2424:	22 30       	cpi	r18, 0x02	; 2
    2426:	31 05       	cpc	r19, r1
    2428:	2c f4       	brge	.+10     	; 0x2434 <GPIO_setupPinDirection+0x4e>
    242a:	8c 81       	ldd	r24, Y+4	; 0x04
    242c:	9d 81       	ldd	r25, Y+5	; 0x05
    242e:	00 97       	sbiw	r24, 0x00	; 0
    2430:	71 f0       	breq	.+28     	; 0x244e <GPIO_setupPinDirection+0x68>
    2432:	bc c0       	rjmp	.+376    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
    2434:	2c 81       	ldd	r18, Y+4	; 0x04
    2436:	3d 81       	ldd	r19, Y+5	; 0x05
    2438:	22 30       	cpi	r18, 0x02	; 2
    243a:	31 05       	cpc	r19, r1
    243c:	09 f4       	brne	.+2      	; 0x2440 <GPIO_setupPinDirection+0x5a>
    243e:	5f c0       	rjmp	.+190    	; 0x24fe <GPIO_setupPinDirection+0x118>
    2440:	8c 81       	ldd	r24, Y+4	; 0x04
    2442:	9d 81       	ldd	r25, Y+5	; 0x05
    2444:	83 30       	cpi	r24, 0x03	; 3
    2446:	91 05       	cpc	r25, r1
    2448:	09 f4       	brne	.+2      	; 0x244c <GPIO_setupPinDirection+0x66>
    244a:	85 c0       	rjmp	.+266    	; 0x2556 <GPIO_setupPinDirection+0x170>
    244c:	af c0       	rjmp	.+350    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    244e:	8b 81       	ldd	r24, Y+3	; 0x03
    2450:	81 30       	cpi	r24, 0x01	; 1
    2452:	a1 f4       	brne	.+40     	; 0x247c <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    2454:	aa e3       	ldi	r26, 0x3A	; 58
    2456:	b0 e0       	ldi	r27, 0x00	; 0
    2458:	ea e3       	ldi	r30, 0x3A	; 58
    245a:	f0 e0       	ldi	r31, 0x00	; 0
    245c:	80 81       	ld	r24, Z
    245e:	48 2f       	mov	r20, r24
    2460:	8a 81       	ldd	r24, Y+2	; 0x02
    2462:	28 2f       	mov	r18, r24
    2464:	30 e0       	ldi	r19, 0x00	; 0
    2466:	81 e0       	ldi	r24, 0x01	; 1
    2468:	90 e0       	ldi	r25, 0x00	; 0
    246a:	02 2e       	mov	r0, r18
    246c:	02 c0       	rjmp	.+4      	; 0x2472 <GPIO_setupPinDirection+0x8c>
    246e:	88 0f       	add	r24, r24
    2470:	99 1f       	adc	r25, r25
    2472:	0a 94       	dec	r0
    2474:	e2 f7       	brpl	.-8      	; 0x246e <GPIO_setupPinDirection+0x88>
    2476:	84 2b       	or	r24, r20
    2478:	8c 93       	st	X, r24
    247a:	98 c0       	rjmp	.+304    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    247c:	aa e3       	ldi	r26, 0x3A	; 58
    247e:	b0 e0       	ldi	r27, 0x00	; 0
    2480:	ea e3       	ldi	r30, 0x3A	; 58
    2482:	f0 e0       	ldi	r31, 0x00	; 0
    2484:	80 81       	ld	r24, Z
    2486:	48 2f       	mov	r20, r24
    2488:	8a 81       	ldd	r24, Y+2	; 0x02
    248a:	28 2f       	mov	r18, r24
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	81 e0       	ldi	r24, 0x01	; 1
    2490:	90 e0       	ldi	r25, 0x00	; 0
    2492:	02 2e       	mov	r0, r18
    2494:	02 c0       	rjmp	.+4      	; 0x249a <GPIO_setupPinDirection+0xb4>
    2496:	88 0f       	add	r24, r24
    2498:	99 1f       	adc	r25, r25
    249a:	0a 94       	dec	r0
    249c:	e2 f7       	brpl	.-8      	; 0x2496 <GPIO_setupPinDirection+0xb0>
    249e:	80 95       	com	r24
    24a0:	84 23       	and	r24, r20
    24a2:	8c 93       	st	X, r24
    24a4:	83 c0       	rjmp	.+262    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    24a6:	8b 81       	ldd	r24, Y+3	; 0x03
    24a8:	81 30       	cpi	r24, 0x01	; 1
    24aa:	a1 f4       	brne	.+40     	; 0x24d4 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    24ac:	a7 e3       	ldi	r26, 0x37	; 55
    24ae:	b0 e0       	ldi	r27, 0x00	; 0
    24b0:	e7 e3       	ldi	r30, 0x37	; 55
    24b2:	f0 e0       	ldi	r31, 0x00	; 0
    24b4:	80 81       	ld	r24, Z
    24b6:	48 2f       	mov	r20, r24
    24b8:	8a 81       	ldd	r24, Y+2	; 0x02
    24ba:	28 2f       	mov	r18, r24
    24bc:	30 e0       	ldi	r19, 0x00	; 0
    24be:	81 e0       	ldi	r24, 0x01	; 1
    24c0:	90 e0       	ldi	r25, 0x00	; 0
    24c2:	02 2e       	mov	r0, r18
    24c4:	02 c0       	rjmp	.+4      	; 0x24ca <GPIO_setupPinDirection+0xe4>
    24c6:	88 0f       	add	r24, r24
    24c8:	99 1f       	adc	r25, r25
    24ca:	0a 94       	dec	r0
    24cc:	e2 f7       	brpl	.-8      	; 0x24c6 <GPIO_setupPinDirection+0xe0>
    24ce:	84 2b       	or	r24, r20
    24d0:	8c 93       	st	X, r24
    24d2:	6c c0       	rjmp	.+216    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    24d4:	a7 e3       	ldi	r26, 0x37	; 55
    24d6:	b0 e0       	ldi	r27, 0x00	; 0
    24d8:	e7 e3       	ldi	r30, 0x37	; 55
    24da:	f0 e0       	ldi	r31, 0x00	; 0
    24dc:	80 81       	ld	r24, Z
    24de:	48 2f       	mov	r20, r24
    24e0:	8a 81       	ldd	r24, Y+2	; 0x02
    24e2:	28 2f       	mov	r18, r24
    24e4:	30 e0       	ldi	r19, 0x00	; 0
    24e6:	81 e0       	ldi	r24, 0x01	; 1
    24e8:	90 e0       	ldi	r25, 0x00	; 0
    24ea:	02 2e       	mov	r0, r18
    24ec:	02 c0       	rjmp	.+4      	; 0x24f2 <GPIO_setupPinDirection+0x10c>
    24ee:	88 0f       	add	r24, r24
    24f0:	99 1f       	adc	r25, r25
    24f2:	0a 94       	dec	r0
    24f4:	e2 f7       	brpl	.-8      	; 0x24ee <GPIO_setupPinDirection+0x108>
    24f6:	80 95       	com	r24
    24f8:	84 23       	and	r24, r20
    24fa:	8c 93       	st	X, r24
    24fc:	57 c0       	rjmp	.+174    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    24fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2500:	81 30       	cpi	r24, 0x01	; 1
    2502:	a1 f4       	brne	.+40     	; 0x252c <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    2504:	a4 e3       	ldi	r26, 0x34	; 52
    2506:	b0 e0       	ldi	r27, 0x00	; 0
    2508:	e4 e3       	ldi	r30, 0x34	; 52
    250a:	f0 e0       	ldi	r31, 0x00	; 0
    250c:	80 81       	ld	r24, Z
    250e:	48 2f       	mov	r20, r24
    2510:	8a 81       	ldd	r24, Y+2	; 0x02
    2512:	28 2f       	mov	r18, r24
    2514:	30 e0       	ldi	r19, 0x00	; 0
    2516:	81 e0       	ldi	r24, 0x01	; 1
    2518:	90 e0       	ldi	r25, 0x00	; 0
    251a:	02 2e       	mov	r0, r18
    251c:	02 c0       	rjmp	.+4      	; 0x2522 <GPIO_setupPinDirection+0x13c>
    251e:	88 0f       	add	r24, r24
    2520:	99 1f       	adc	r25, r25
    2522:	0a 94       	dec	r0
    2524:	e2 f7       	brpl	.-8      	; 0x251e <GPIO_setupPinDirection+0x138>
    2526:	84 2b       	or	r24, r20
    2528:	8c 93       	st	X, r24
    252a:	40 c0       	rjmp	.+128    	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    252c:	a4 e3       	ldi	r26, 0x34	; 52
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	e4 e3       	ldi	r30, 0x34	; 52
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	80 81       	ld	r24, Z
    2536:	48 2f       	mov	r20, r24
    2538:	8a 81       	ldd	r24, Y+2	; 0x02
    253a:	28 2f       	mov	r18, r24
    253c:	30 e0       	ldi	r19, 0x00	; 0
    253e:	81 e0       	ldi	r24, 0x01	; 1
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	02 2e       	mov	r0, r18
    2544:	02 c0       	rjmp	.+4      	; 0x254a <GPIO_setupPinDirection+0x164>
    2546:	88 0f       	add	r24, r24
    2548:	99 1f       	adc	r25, r25
    254a:	0a 94       	dec	r0
    254c:	e2 f7       	brpl	.-8      	; 0x2546 <GPIO_setupPinDirection+0x160>
    254e:	80 95       	com	r24
    2550:	84 23       	and	r24, r20
    2552:	8c 93       	st	X, r24
    2554:	2b c0       	rjmp	.+86     	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    2556:	8b 81       	ldd	r24, Y+3	; 0x03
    2558:	81 30       	cpi	r24, 0x01	; 1
    255a:	a1 f4       	brne	.+40     	; 0x2584 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    255c:	a1 e3       	ldi	r26, 0x31	; 49
    255e:	b0 e0       	ldi	r27, 0x00	; 0
    2560:	e1 e3       	ldi	r30, 0x31	; 49
    2562:	f0 e0       	ldi	r31, 0x00	; 0
    2564:	80 81       	ld	r24, Z
    2566:	48 2f       	mov	r20, r24
    2568:	8a 81       	ldd	r24, Y+2	; 0x02
    256a:	28 2f       	mov	r18, r24
    256c:	30 e0       	ldi	r19, 0x00	; 0
    256e:	81 e0       	ldi	r24, 0x01	; 1
    2570:	90 e0       	ldi	r25, 0x00	; 0
    2572:	02 2e       	mov	r0, r18
    2574:	02 c0       	rjmp	.+4      	; 0x257a <GPIO_setupPinDirection+0x194>
    2576:	88 0f       	add	r24, r24
    2578:	99 1f       	adc	r25, r25
    257a:	0a 94       	dec	r0
    257c:	e2 f7       	brpl	.-8      	; 0x2576 <GPIO_setupPinDirection+0x190>
    257e:	84 2b       	or	r24, r20
    2580:	8c 93       	st	X, r24
    2582:	14 c0       	rjmp	.+40     	; 0x25ac <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    2584:	a1 e3       	ldi	r26, 0x31	; 49
    2586:	b0 e0       	ldi	r27, 0x00	; 0
    2588:	e1 e3       	ldi	r30, 0x31	; 49
    258a:	f0 e0       	ldi	r31, 0x00	; 0
    258c:	80 81       	ld	r24, Z
    258e:	48 2f       	mov	r20, r24
    2590:	8a 81       	ldd	r24, Y+2	; 0x02
    2592:	28 2f       	mov	r18, r24
    2594:	30 e0       	ldi	r19, 0x00	; 0
    2596:	81 e0       	ldi	r24, 0x01	; 1
    2598:	90 e0       	ldi	r25, 0x00	; 0
    259a:	02 2e       	mov	r0, r18
    259c:	02 c0       	rjmp	.+4      	; 0x25a2 <GPIO_setupPinDirection+0x1bc>
    259e:	88 0f       	add	r24, r24
    25a0:	99 1f       	adc	r25, r25
    25a2:	0a 94       	dec	r0
    25a4:	e2 f7       	brpl	.-8      	; 0x259e <GPIO_setupPinDirection+0x1b8>
    25a6:	80 95       	com	r24
    25a8:	84 23       	and	r24, r20
    25aa:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    25ac:	0f 90       	pop	r0
    25ae:	0f 90       	pop	r0
    25b0:	0f 90       	pop	r0
    25b2:	0f 90       	pop	r0
    25b4:	0f 90       	pop	r0
    25b6:	cf 91       	pop	r28
    25b8:	df 91       	pop	r29
    25ba:	08 95       	ret

000025bc <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    25bc:	df 93       	push	r29
    25be:	cf 93       	push	r28
    25c0:	00 d0       	rcall	.+0      	; 0x25c2 <GPIO_writePin+0x6>
    25c2:	00 d0       	rcall	.+0      	; 0x25c4 <GPIO_writePin+0x8>
    25c4:	0f 92       	push	r0
    25c6:	cd b7       	in	r28, 0x3d	; 61
    25c8:	de b7       	in	r29, 0x3e	; 62
    25ca:	89 83       	std	Y+1, r24	; 0x01
    25cc:	6a 83       	std	Y+2, r22	; 0x02
    25ce:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    25d0:	8a 81       	ldd	r24, Y+2	; 0x02
    25d2:	88 30       	cpi	r24, 0x08	; 8
    25d4:	08 f0       	brcs	.+2      	; 0x25d8 <GPIO_writePin+0x1c>
    25d6:	d5 c0       	rjmp	.+426    	; 0x2782 <GPIO_writePin+0x1c6>
    25d8:	89 81       	ldd	r24, Y+1	; 0x01
    25da:	84 30       	cpi	r24, 0x04	; 4
    25dc:	08 f0       	brcs	.+2      	; 0x25e0 <GPIO_writePin+0x24>
    25de:	d1 c0       	rjmp	.+418    	; 0x2782 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    25e0:	89 81       	ldd	r24, Y+1	; 0x01
    25e2:	28 2f       	mov	r18, r24
    25e4:	30 e0       	ldi	r19, 0x00	; 0
    25e6:	3d 83       	std	Y+5, r19	; 0x05
    25e8:	2c 83       	std	Y+4, r18	; 0x04
    25ea:	8c 81       	ldd	r24, Y+4	; 0x04
    25ec:	9d 81       	ldd	r25, Y+5	; 0x05
    25ee:	81 30       	cpi	r24, 0x01	; 1
    25f0:	91 05       	cpc	r25, r1
    25f2:	09 f4       	brne	.+2      	; 0x25f6 <GPIO_writePin+0x3a>
    25f4:	43 c0       	rjmp	.+134    	; 0x267c <GPIO_writePin+0xc0>
    25f6:	2c 81       	ldd	r18, Y+4	; 0x04
    25f8:	3d 81       	ldd	r19, Y+5	; 0x05
    25fa:	22 30       	cpi	r18, 0x02	; 2
    25fc:	31 05       	cpc	r19, r1
    25fe:	2c f4       	brge	.+10     	; 0x260a <GPIO_writePin+0x4e>
    2600:	8c 81       	ldd	r24, Y+4	; 0x04
    2602:	9d 81       	ldd	r25, Y+5	; 0x05
    2604:	00 97       	sbiw	r24, 0x00	; 0
    2606:	71 f0       	breq	.+28     	; 0x2624 <GPIO_writePin+0x68>
    2608:	bc c0       	rjmp	.+376    	; 0x2782 <GPIO_writePin+0x1c6>
    260a:	2c 81       	ldd	r18, Y+4	; 0x04
    260c:	3d 81       	ldd	r19, Y+5	; 0x05
    260e:	22 30       	cpi	r18, 0x02	; 2
    2610:	31 05       	cpc	r19, r1
    2612:	09 f4       	brne	.+2      	; 0x2616 <GPIO_writePin+0x5a>
    2614:	5f c0       	rjmp	.+190    	; 0x26d4 <GPIO_writePin+0x118>
    2616:	8c 81       	ldd	r24, Y+4	; 0x04
    2618:	9d 81       	ldd	r25, Y+5	; 0x05
    261a:	83 30       	cpi	r24, 0x03	; 3
    261c:	91 05       	cpc	r25, r1
    261e:	09 f4       	brne	.+2      	; 0x2622 <GPIO_writePin+0x66>
    2620:	85 c0       	rjmp	.+266    	; 0x272c <GPIO_writePin+0x170>
    2622:	af c0       	rjmp	.+350    	; 0x2782 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    2624:	8b 81       	ldd	r24, Y+3	; 0x03
    2626:	81 30       	cpi	r24, 0x01	; 1
    2628:	a1 f4       	brne	.+40     	; 0x2652 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    262a:	ab e3       	ldi	r26, 0x3B	; 59
    262c:	b0 e0       	ldi	r27, 0x00	; 0
    262e:	eb e3       	ldi	r30, 0x3B	; 59
    2630:	f0 e0       	ldi	r31, 0x00	; 0
    2632:	80 81       	ld	r24, Z
    2634:	48 2f       	mov	r20, r24
    2636:	8a 81       	ldd	r24, Y+2	; 0x02
    2638:	28 2f       	mov	r18, r24
    263a:	30 e0       	ldi	r19, 0x00	; 0
    263c:	81 e0       	ldi	r24, 0x01	; 1
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	02 2e       	mov	r0, r18
    2642:	02 c0       	rjmp	.+4      	; 0x2648 <GPIO_writePin+0x8c>
    2644:	88 0f       	add	r24, r24
    2646:	99 1f       	adc	r25, r25
    2648:	0a 94       	dec	r0
    264a:	e2 f7       	brpl	.-8      	; 0x2644 <GPIO_writePin+0x88>
    264c:	84 2b       	or	r24, r20
    264e:	8c 93       	st	X, r24
    2650:	98 c0       	rjmp	.+304    	; 0x2782 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    2652:	ab e3       	ldi	r26, 0x3B	; 59
    2654:	b0 e0       	ldi	r27, 0x00	; 0
    2656:	eb e3       	ldi	r30, 0x3B	; 59
    2658:	f0 e0       	ldi	r31, 0x00	; 0
    265a:	80 81       	ld	r24, Z
    265c:	48 2f       	mov	r20, r24
    265e:	8a 81       	ldd	r24, Y+2	; 0x02
    2660:	28 2f       	mov	r18, r24
    2662:	30 e0       	ldi	r19, 0x00	; 0
    2664:	81 e0       	ldi	r24, 0x01	; 1
    2666:	90 e0       	ldi	r25, 0x00	; 0
    2668:	02 2e       	mov	r0, r18
    266a:	02 c0       	rjmp	.+4      	; 0x2670 <GPIO_writePin+0xb4>
    266c:	88 0f       	add	r24, r24
    266e:	99 1f       	adc	r25, r25
    2670:	0a 94       	dec	r0
    2672:	e2 f7       	brpl	.-8      	; 0x266c <GPIO_writePin+0xb0>
    2674:	80 95       	com	r24
    2676:	84 23       	and	r24, r20
    2678:	8c 93       	st	X, r24
    267a:	83 c0       	rjmp	.+262    	; 0x2782 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    267c:	8b 81       	ldd	r24, Y+3	; 0x03
    267e:	81 30       	cpi	r24, 0x01	; 1
    2680:	a1 f4       	brne	.+40     	; 0x26aa <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    2682:	a8 e3       	ldi	r26, 0x38	; 56
    2684:	b0 e0       	ldi	r27, 0x00	; 0
    2686:	e8 e3       	ldi	r30, 0x38	; 56
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	80 81       	ld	r24, Z
    268c:	48 2f       	mov	r20, r24
    268e:	8a 81       	ldd	r24, Y+2	; 0x02
    2690:	28 2f       	mov	r18, r24
    2692:	30 e0       	ldi	r19, 0x00	; 0
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	90 e0       	ldi	r25, 0x00	; 0
    2698:	02 2e       	mov	r0, r18
    269a:	02 c0       	rjmp	.+4      	; 0x26a0 <GPIO_writePin+0xe4>
    269c:	88 0f       	add	r24, r24
    269e:	99 1f       	adc	r25, r25
    26a0:	0a 94       	dec	r0
    26a2:	e2 f7       	brpl	.-8      	; 0x269c <GPIO_writePin+0xe0>
    26a4:	84 2b       	or	r24, r20
    26a6:	8c 93       	st	X, r24
    26a8:	6c c0       	rjmp	.+216    	; 0x2782 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    26aa:	a8 e3       	ldi	r26, 0x38	; 56
    26ac:	b0 e0       	ldi	r27, 0x00	; 0
    26ae:	e8 e3       	ldi	r30, 0x38	; 56
    26b0:	f0 e0       	ldi	r31, 0x00	; 0
    26b2:	80 81       	ld	r24, Z
    26b4:	48 2f       	mov	r20, r24
    26b6:	8a 81       	ldd	r24, Y+2	; 0x02
    26b8:	28 2f       	mov	r18, r24
    26ba:	30 e0       	ldi	r19, 0x00	; 0
    26bc:	81 e0       	ldi	r24, 0x01	; 1
    26be:	90 e0       	ldi	r25, 0x00	; 0
    26c0:	02 2e       	mov	r0, r18
    26c2:	02 c0       	rjmp	.+4      	; 0x26c8 <GPIO_writePin+0x10c>
    26c4:	88 0f       	add	r24, r24
    26c6:	99 1f       	adc	r25, r25
    26c8:	0a 94       	dec	r0
    26ca:	e2 f7       	brpl	.-8      	; 0x26c4 <GPIO_writePin+0x108>
    26cc:	80 95       	com	r24
    26ce:	84 23       	and	r24, r20
    26d0:	8c 93       	st	X, r24
    26d2:	57 c0       	rjmp	.+174    	; 0x2782 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    26d4:	8b 81       	ldd	r24, Y+3	; 0x03
    26d6:	81 30       	cpi	r24, 0x01	; 1
    26d8:	a1 f4       	brne	.+40     	; 0x2702 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    26da:	a5 e3       	ldi	r26, 0x35	; 53
    26dc:	b0 e0       	ldi	r27, 0x00	; 0
    26de:	e5 e3       	ldi	r30, 0x35	; 53
    26e0:	f0 e0       	ldi	r31, 0x00	; 0
    26e2:	80 81       	ld	r24, Z
    26e4:	48 2f       	mov	r20, r24
    26e6:	8a 81       	ldd	r24, Y+2	; 0x02
    26e8:	28 2f       	mov	r18, r24
    26ea:	30 e0       	ldi	r19, 0x00	; 0
    26ec:	81 e0       	ldi	r24, 0x01	; 1
    26ee:	90 e0       	ldi	r25, 0x00	; 0
    26f0:	02 2e       	mov	r0, r18
    26f2:	02 c0       	rjmp	.+4      	; 0x26f8 <GPIO_writePin+0x13c>
    26f4:	88 0f       	add	r24, r24
    26f6:	99 1f       	adc	r25, r25
    26f8:	0a 94       	dec	r0
    26fa:	e2 f7       	brpl	.-8      	; 0x26f4 <GPIO_writePin+0x138>
    26fc:	84 2b       	or	r24, r20
    26fe:	8c 93       	st	X, r24
    2700:	40 c0       	rjmp	.+128    	; 0x2782 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    2702:	a5 e3       	ldi	r26, 0x35	; 53
    2704:	b0 e0       	ldi	r27, 0x00	; 0
    2706:	e5 e3       	ldi	r30, 0x35	; 53
    2708:	f0 e0       	ldi	r31, 0x00	; 0
    270a:	80 81       	ld	r24, Z
    270c:	48 2f       	mov	r20, r24
    270e:	8a 81       	ldd	r24, Y+2	; 0x02
    2710:	28 2f       	mov	r18, r24
    2712:	30 e0       	ldi	r19, 0x00	; 0
    2714:	81 e0       	ldi	r24, 0x01	; 1
    2716:	90 e0       	ldi	r25, 0x00	; 0
    2718:	02 2e       	mov	r0, r18
    271a:	02 c0       	rjmp	.+4      	; 0x2720 <GPIO_writePin+0x164>
    271c:	88 0f       	add	r24, r24
    271e:	99 1f       	adc	r25, r25
    2720:	0a 94       	dec	r0
    2722:	e2 f7       	brpl	.-8      	; 0x271c <GPIO_writePin+0x160>
    2724:	80 95       	com	r24
    2726:	84 23       	and	r24, r20
    2728:	8c 93       	st	X, r24
    272a:	2b c0       	rjmp	.+86     	; 0x2782 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    272c:	8b 81       	ldd	r24, Y+3	; 0x03
    272e:	81 30       	cpi	r24, 0x01	; 1
    2730:	a1 f4       	brne	.+40     	; 0x275a <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    2732:	a2 e3       	ldi	r26, 0x32	; 50
    2734:	b0 e0       	ldi	r27, 0x00	; 0
    2736:	e2 e3       	ldi	r30, 0x32	; 50
    2738:	f0 e0       	ldi	r31, 0x00	; 0
    273a:	80 81       	ld	r24, Z
    273c:	48 2f       	mov	r20, r24
    273e:	8a 81       	ldd	r24, Y+2	; 0x02
    2740:	28 2f       	mov	r18, r24
    2742:	30 e0       	ldi	r19, 0x00	; 0
    2744:	81 e0       	ldi	r24, 0x01	; 1
    2746:	90 e0       	ldi	r25, 0x00	; 0
    2748:	02 2e       	mov	r0, r18
    274a:	02 c0       	rjmp	.+4      	; 0x2750 <GPIO_writePin+0x194>
    274c:	88 0f       	add	r24, r24
    274e:	99 1f       	adc	r25, r25
    2750:	0a 94       	dec	r0
    2752:	e2 f7       	brpl	.-8      	; 0x274c <GPIO_writePin+0x190>
    2754:	84 2b       	or	r24, r20
    2756:	8c 93       	st	X, r24
    2758:	14 c0       	rjmp	.+40     	; 0x2782 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    275a:	a2 e3       	ldi	r26, 0x32	; 50
    275c:	b0 e0       	ldi	r27, 0x00	; 0
    275e:	e2 e3       	ldi	r30, 0x32	; 50
    2760:	f0 e0       	ldi	r31, 0x00	; 0
    2762:	80 81       	ld	r24, Z
    2764:	48 2f       	mov	r20, r24
    2766:	8a 81       	ldd	r24, Y+2	; 0x02
    2768:	28 2f       	mov	r18, r24
    276a:	30 e0       	ldi	r19, 0x00	; 0
    276c:	81 e0       	ldi	r24, 0x01	; 1
    276e:	90 e0       	ldi	r25, 0x00	; 0
    2770:	02 2e       	mov	r0, r18
    2772:	02 c0       	rjmp	.+4      	; 0x2778 <GPIO_writePin+0x1bc>
    2774:	88 0f       	add	r24, r24
    2776:	99 1f       	adc	r25, r25
    2778:	0a 94       	dec	r0
    277a:	e2 f7       	brpl	.-8      	; 0x2774 <GPIO_writePin+0x1b8>
    277c:	80 95       	com	r24
    277e:	84 23       	and	r24, r20
    2780:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    2782:	0f 90       	pop	r0
    2784:	0f 90       	pop	r0
    2786:	0f 90       	pop	r0
    2788:	0f 90       	pop	r0
    278a:	0f 90       	pop	r0
    278c:	cf 91       	pop	r28
    278e:	df 91       	pop	r29
    2790:	08 95       	ret

00002792 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    2792:	df 93       	push	r29
    2794:	cf 93       	push	r28
    2796:	00 d0       	rcall	.+0      	; 0x2798 <GPIO_readPin+0x6>
    2798:	00 d0       	rcall	.+0      	; 0x279a <GPIO_readPin+0x8>
    279a:	0f 92       	push	r0
    279c:	cd b7       	in	r28, 0x3d	; 61
    279e:	de b7       	in	r29, 0x3e	; 62
    27a0:	8a 83       	std	Y+2, r24	; 0x02
    27a2:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    27a4:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    27a6:	8b 81       	ldd	r24, Y+3	; 0x03
    27a8:	88 30       	cpi	r24, 0x08	; 8
    27aa:	08 f0       	brcs	.+2      	; 0x27ae <GPIO_readPin+0x1c>
    27ac:	84 c0       	rjmp	.+264    	; 0x28b6 <GPIO_readPin+0x124>
    27ae:	8a 81       	ldd	r24, Y+2	; 0x02
    27b0:	84 30       	cpi	r24, 0x04	; 4
    27b2:	08 f0       	brcs	.+2      	; 0x27b6 <GPIO_readPin+0x24>
    27b4:	80 c0       	rjmp	.+256    	; 0x28b6 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    27b6:	8a 81       	ldd	r24, Y+2	; 0x02
    27b8:	28 2f       	mov	r18, r24
    27ba:	30 e0       	ldi	r19, 0x00	; 0
    27bc:	3d 83       	std	Y+5, r19	; 0x05
    27be:	2c 83       	std	Y+4, r18	; 0x04
    27c0:	4c 81       	ldd	r20, Y+4	; 0x04
    27c2:	5d 81       	ldd	r21, Y+5	; 0x05
    27c4:	41 30       	cpi	r20, 0x01	; 1
    27c6:	51 05       	cpc	r21, r1
    27c8:	79 f1       	breq	.+94     	; 0x2828 <GPIO_readPin+0x96>
    27ca:	8c 81       	ldd	r24, Y+4	; 0x04
    27cc:	9d 81       	ldd	r25, Y+5	; 0x05
    27ce:	82 30       	cpi	r24, 0x02	; 2
    27d0:	91 05       	cpc	r25, r1
    27d2:	34 f4       	brge	.+12     	; 0x27e0 <GPIO_readPin+0x4e>
    27d4:	2c 81       	ldd	r18, Y+4	; 0x04
    27d6:	3d 81       	ldd	r19, Y+5	; 0x05
    27d8:	21 15       	cp	r18, r1
    27da:	31 05       	cpc	r19, r1
    27dc:	69 f0       	breq	.+26     	; 0x27f8 <GPIO_readPin+0x66>
    27de:	6b c0       	rjmp	.+214    	; 0x28b6 <GPIO_readPin+0x124>
    27e0:	4c 81       	ldd	r20, Y+4	; 0x04
    27e2:	5d 81       	ldd	r21, Y+5	; 0x05
    27e4:	42 30       	cpi	r20, 0x02	; 2
    27e6:	51 05       	cpc	r21, r1
    27e8:	b9 f1       	breq	.+110    	; 0x2858 <GPIO_readPin+0xc6>
    27ea:	8c 81       	ldd	r24, Y+4	; 0x04
    27ec:	9d 81       	ldd	r25, Y+5	; 0x05
    27ee:	83 30       	cpi	r24, 0x03	; 3
    27f0:	91 05       	cpc	r25, r1
    27f2:	09 f4       	brne	.+2      	; 0x27f6 <GPIO_readPin+0x64>
    27f4:	49 c0       	rjmp	.+146    	; 0x2888 <GPIO_readPin+0xf6>
    27f6:	5f c0       	rjmp	.+190    	; 0x28b6 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    27f8:	e9 e3       	ldi	r30, 0x39	; 57
    27fa:	f0 e0       	ldi	r31, 0x00	; 0
    27fc:	80 81       	ld	r24, Z
    27fe:	28 2f       	mov	r18, r24
    2800:	30 e0       	ldi	r19, 0x00	; 0
    2802:	8b 81       	ldd	r24, Y+3	; 0x03
    2804:	88 2f       	mov	r24, r24
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	a9 01       	movw	r20, r18
    280a:	02 c0       	rjmp	.+4      	; 0x2810 <GPIO_readPin+0x7e>
    280c:	55 95       	asr	r21
    280e:	47 95       	ror	r20
    2810:	8a 95       	dec	r24
    2812:	e2 f7       	brpl	.-8      	; 0x280c <GPIO_readPin+0x7a>
    2814:	ca 01       	movw	r24, r20
    2816:	81 70       	andi	r24, 0x01	; 1
    2818:	90 70       	andi	r25, 0x00	; 0
    281a:	88 23       	and	r24, r24
    281c:	19 f0       	breq	.+6      	; 0x2824 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    281e:	81 e0       	ldi	r24, 0x01	; 1
    2820:	89 83       	std	Y+1, r24	; 0x01
    2822:	49 c0       	rjmp	.+146    	; 0x28b6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    2824:	19 82       	std	Y+1, r1	; 0x01
    2826:	47 c0       	rjmp	.+142    	; 0x28b6 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    2828:	e6 e3       	ldi	r30, 0x36	; 54
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	80 81       	ld	r24, Z
    282e:	28 2f       	mov	r18, r24
    2830:	30 e0       	ldi	r19, 0x00	; 0
    2832:	8b 81       	ldd	r24, Y+3	; 0x03
    2834:	88 2f       	mov	r24, r24
    2836:	90 e0       	ldi	r25, 0x00	; 0
    2838:	a9 01       	movw	r20, r18
    283a:	02 c0       	rjmp	.+4      	; 0x2840 <GPIO_readPin+0xae>
    283c:	55 95       	asr	r21
    283e:	47 95       	ror	r20
    2840:	8a 95       	dec	r24
    2842:	e2 f7       	brpl	.-8      	; 0x283c <GPIO_readPin+0xaa>
    2844:	ca 01       	movw	r24, r20
    2846:	81 70       	andi	r24, 0x01	; 1
    2848:	90 70       	andi	r25, 0x00	; 0
    284a:	88 23       	and	r24, r24
    284c:	19 f0       	breq	.+6      	; 0x2854 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    284e:	81 e0       	ldi	r24, 0x01	; 1
    2850:	89 83       	std	Y+1, r24	; 0x01
    2852:	31 c0       	rjmp	.+98     	; 0x28b6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    2854:	19 82       	std	Y+1, r1	; 0x01
    2856:	2f c0       	rjmp	.+94     	; 0x28b6 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    2858:	e3 e3       	ldi	r30, 0x33	; 51
    285a:	f0 e0       	ldi	r31, 0x00	; 0
    285c:	80 81       	ld	r24, Z
    285e:	28 2f       	mov	r18, r24
    2860:	30 e0       	ldi	r19, 0x00	; 0
    2862:	8b 81       	ldd	r24, Y+3	; 0x03
    2864:	88 2f       	mov	r24, r24
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	a9 01       	movw	r20, r18
    286a:	02 c0       	rjmp	.+4      	; 0x2870 <GPIO_readPin+0xde>
    286c:	55 95       	asr	r21
    286e:	47 95       	ror	r20
    2870:	8a 95       	dec	r24
    2872:	e2 f7       	brpl	.-8      	; 0x286c <GPIO_readPin+0xda>
    2874:	ca 01       	movw	r24, r20
    2876:	81 70       	andi	r24, 0x01	; 1
    2878:	90 70       	andi	r25, 0x00	; 0
    287a:	88 23       	and	r24, r24
    287c:	19 f0       	breq	.+6      	; 0x2884 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    287e:	81 e0       	ldi	r24, 0x01	; 1
    2880:	89 83       	std	Y+1, r24	; 0x01
    2882:	19 c0       	rjmp	.+50     	; 0x28b6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    2884:	19 82       	std	Y+1, r1	; 0x01
    2886:	17 c0       	rjmp	.+46     	; 0x28b6 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    2888:	e0 e3       	ldi	r30, 0x30	; 48
    288a:	f0 e0       	ldi	r31, 0x00	; 0
    288c:	80 81       	ld	r24, Z
    288e:	28 2f       	mov	r18, r24
    2890:	30 e0       	ldi	r19, 0x00	; 0
    2892:	8b 81       	ldd	r24, Y+3	; 0x03
    2894:	88 2f       	mov	r24, r24
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	a9 01       	movw	r20, r18
    289a:	02 c0       	rjmp	.+4      	; 0x28a0 <GPIO_readPin+0x10e>
    289c:	55 95       	asr	r21
    289e:	47 95       	ror	r20
    28a0:	8a 95       	dec	r24
    28a2:	e2 f7       	brpl	.-8      	; 0x289c <GPIO_readPin+0x10a>
    28a4:	ca 01       	movw	r24, r20
    28a6:	81 70       	andi	r24, 0x01	; 1
    28a8:	90 70       	andi	r25, 0x00	; 0
    28aa:	88 23       	and	r24, r24
    28ac:	19 f0       	breq	.+6      	; 0x28b4 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    28ae:	81 e0       	ldi	r24, 0x01	; 1
    28b0:	89 83       	std	Y+1, r24	; 0x01
    28b2:	01 c0       	rjmp	.+2      	; 0x28b6 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    28b4:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    28b6:	89 81       	ldd	r24, Y+1	; 0x01
}
    28b8:	0f 90       	pop	r0
    28ba:	0f 90       	pop	r0
    28bc:	0f 90       	pop	r0
    28be:	0f 90       	pop	r0
    28c0:	0f 90       	pop	r0
    28c2:	cf 91       	pop	r28
    28c4:	df 91       	pop	r29
    28c6:	08 95       	ret

000028c8 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    28c8:	df 93       	push	r29
    28ca:	cf 93       	push	r28
    28cc:	00 d0       	rcall	.+0      	; 0x28ce <GPIO_setupPortDirection+0x6>
    28ce:	00 d0       	rcall	.+0      	; 0x28d0 <GPIO_setupPortDirection+0x8>
    28d0:	cd b7       	in	r28, 0x3d	; 61
    28d2:	de b7       	in	r29, 0x3e	; 62
    28d4:	89 83       	std	Y+1, r24	; 0x01
    28d6:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    28d8:	89 81       	ldd	r24, Y+1	; 0x01
    28da:	84 30       	cpi	r24, 0x04	; 4
    28dc:	90 f5       	brcc	.+100    	; 0x2942 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    28de:	89 81       	ldd	r24, Y+1	; 0x01
    28e0:	28 2f       	mov	r18, r24
    28e2:	30 e0       	ldi	r19, 0x00	; 0
    28e4:	3c 83       	std	Y+4, r19	; 0x04
    28e6:	2b 83       	std	Y+3, r18	; 0x03
    28e8:	8b 81       	ldd	r24, Y+3	; 0x03
    28ea:	9c 81       	ldd	r25, Y+4	; 0x04
    28ec:	81 30       	cpi	r24, 0x01	; 1
    28ee:	91 05       	cpc	r25, r1
    28f0:	d1 f0       	breq	.+52     	; 0x2926 <GPIO_setupPortDirection+0x5e>
    28f2:	2b 81       	ldd	r18, Y+3	; 0x03
    28f4:	3c 81       	ldd	r19, Y+4	; 0x04
    28f6:	22 30       	cpi	r18, 0x02	; 2
    28f8:	31 05       	cpc	r19, r1
    28fa:	2c f4       	brge	.+10     	; 0x2906 <GPIO_setupPortDirection+0x3e>
    28fc:	8b 81       	ldd	r24, Y+3	; 0x03
    28fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2900:	00 97       	sbiw	r24, 0x00	; 0
    2902:	61 f0       	breq	.+24     	; 0x291c <GPIO_setupPortDirection+0x54>
    2904:	1e c0       	rjmp	.+60     	; 0x2942 <GPIO_setupPortDirection+0x7a>
    2906:	2b 81       	ldd	r18, Y+3	; 0x03
    2908:	3c 81       	ldd	r19, Y+4	; 0x04
    290a:	22 30       	cpi	r18, 0x02	; 2
    290c:	31 05       	cpc	r19, r1
    290e:	81 f0       	breq	.+32     	; 0x2930 <GPIO_setupPortDirection+0x68>
    2910:	8b 81       	ldd	r24, Y+3	; 0x03
    2912:	9c 81       	ldd	r25, Y+4	; 0x04
    2914:	83 30       	cpi	r24, 0x03	; 3
    2916:	91 05       	cpc	r25, r1
    2918:	81 f0       	breq	.+32     	; 0x293a <GPIO_setupPortDirection+0x72>
    291a:	13 c0       	rjmp	.+38     	; 0x2942 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    291c:	ea e3       	ldi	r30, 0x3A	; 58
    291e:	f0 e0       	ldi	r31, 0x00	; 0
    2920:	8a 81       	ldd	r24, Y+2	; 0x02
    2922:	80 83       	st	Z, r24
    2924:	0e c0       	rjmp	.+28     	; 0x2942 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    2926:	e7 e3       	ldi	r30, 0x37	; 55
    2928:	f0 e0       	ldi	r31, 0x00	; 0
    292a:	8a 81       	ldd	r24, Y+2	; 0x02
    292c:	80 83       	st	Z, r24
    292e:	09 c0       	rjmp	.+18     	; 0x2942 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    2930:	e4 e3       	ldi	r30, 0x34	; 52
    2932:	f0 e0       	ldi	r31, 0x00	; 0
    2934:	8a 81       	ldd	r24, Y+2	; 0x02
    2936:	80 83       	st	Z, r24
    2938:	04 c0       	rjmp	.+8      	; 0x2942 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    293a:	e1 e3       	ldi	r30, 0x31	; 49
    293c:	f0 e0       	ldi	r31, 0x00	; 0
    293e:	8a 81       	ldd	r24, Y+2	; 0x02
    2940:	80 83       	st	Z, r24
			break;
		}
	}
}
    2942:	0f 90       	pop	r0
    2944:	0f 90       	pop	r0
    2946:	0f 90       	pop	r0
    2948:	0f 90       	pop	r0
    294a:	cf 91       	pop	r28
    294c:	df 91       	pop	r29
    294e:	08 95       	ret

00002950 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    2950:	df 93       	push	r29
    2952:	cf 93       	push	r28
    2954:	00 d0       	rcall	.+0      	; 0x2956 <GPIO_writePort+0x6>
    2956:	00 d0       	rcall	.+0      	; 0x2958 <GPIO_writePort+0x8>
    2958:	cd b7       	in	r28, 0x3d	; 61
    295a:	de b7       	in	r29, 0x3e	; 62
    295c:	89 83       	std	Y+1, r24	; 0x01
    295e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    2960:	89 81       	ldd	r24, Y+1	; 0x01
    2962:	84 30       	cpi	r24, 0x04	; 4
    2964:	90 f5       	brcc	.+100    	; 0x29ca <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    2966:	89 81       	ldd	r24, Y+1	; 0x01
    2968:	28 2f       	mov	r18, r24
    296a:	30 e0       	ldi	r19, 0x00	; 0
    296c:	3c 83       	std	Y+4, r19	; 0x04
    296e:	2b 83       	std	Y+3, r18	; 0x03
    2970:	8b 81       	ldd	r24, Y+3	; 0x03
    2972:	9c 81       	ldd	r25, Y+4	; 0x04
    2974:	81 30       	cpi	r24, 0x01	; 1
    2976:	91 05       	cpc	r25, r1
    2978:	d1 f0       	breq	.+52     	; 0x29ae <GPIO_writePort+0x5e>
    297a:	2b 81       	ldd	r18, Y+3	; 0x03
    297c:	3c 81       	ldd	r19, Y+4	; 0x04
    297e:	22 30       	cpi	r18, 0x02	; 2
    2980:	31 05       	cpc	r19, r1
    2982:	2c f4       	brge	.+10     	; 0x298e <GPIO_writePort+0x3e>
    2984:	8b 81       	ldd	r24, Y+3	; 0x03
    2986:	9c 81       	ldd	r25, Y+4	; 0x04
    2988:	00 97       	sbiw	r24, 0x00	; 0
    298a:	61 f0       	breq	.+24     	; 0x29a4 <GPIO_writePort+0x54>
    298c:	1e c0       	rjmp	.+60     	; 0x29ca <GPIO_writePort+0x7a>
    298e:	2b 81       	ldd	r18, Y+3	; 0x03
    2990:	3c 81       	ldd	r19, Y+4	; 0x04
    2992:	22 30       	cpi	r18, 0x02	; 2
    2994:	31 05       	cpc	r19, r1
    2996:	81 f0       	breq	.+32     	; 0x29b8 <GPIO_writePort+0x68>
    2998:	8b 81       	ldd	r24, Y+3	; 0x03
    299a:	9c 81       	ldd	r25, Y+4	; 0x04
    299c:	83 30       	cpi	r24, 0x03	; 3
    299e:	91 05       	cpc	r25, r1
    29a0:	81 f0       	breq	.+32     	; 0x29c2 <GPIO_writePort+0x72>
    29a2:	13 c0       	rjmp	.+38     	; 0x29ca <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    29a4:	eb e3       	ldi	r30, 0x3B	; 59
    29a6:	f0 e0       	ldi	r31, 0x00	; 0
    29a8:	8a 81       	ldd	r24, Y+2	; 0x02
    29aa:	80 83       	st	Z, r24
    29ac:	0e c0       	rjmp	.+28     	; 0x29ca <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    29ae:	e8 e3       	ldi	r30, 0x38	; 56
    29b0:	f0 e0       	ldi	r31, 0x00	; 0
    29b2:	8a 81       	ldd	r24, Y+2	; 0x02
    29b4:	80 83       	st	Z, r24
    29b6:	09 c0       	rjmp	.+18     	; 0x29ca <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    29b8:	e5 e3       	ldi	r30, 0x35	; 53
    29ba:	f0 e0       	ldi	r31, 0x00	; 0
    29bc:	8a 81       	ldd	r24, Y+2	; 0x02
    29be:	80 83       	st	Z, r24
    29c0:	04 c0       	rjmp	.+8      	; 0x29ca <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    29c2:	e2 e3       	ldi	r30, 0x32	; 50
    29c4:	f0 e0       	ldi	r31, 0x00	; 0
    29c6:	8a 81       	ldd	r24, Y+2	; 0x02
    29c8:	80 83       	st	Z, r24
			break;
		}
	}
}
    29ca:	0f 90       	pop	r0
    29cc:	0f 90       	pop	r0
    29ce:	0f 90       	pop	r0
    29d0:	0f 90       	pop	r0
    29d2:	cf 91       	pop	r28
    29d4:	df 91       	pop	r29
    29d6:	08 95       	ret

000029d8 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    29d8:	df 93       	push	r29
    29da:	cf 93       	push	r28
    29dc:	00 d0       	rcall	.+0      	; 0x29de <GPIO_readPort+0x6>
    29de:	00 d0       	rcall	.+0      	; 0x29e0 <GPIO_readPort+0x8>
    29e0:	cd b7       	in	r28, 0x3d	; 61
    29e2:	de b7       	in	r29, 0x3e	; 62
    29e4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    29e6:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    29e8:	8a 81       	ldd	r24, Y+2	; 0x02
    29ea:	84 30       	cpi	r24, 0x04	; 4
    29ec:	90 f5       	brcc	.+100    	; 0x2a52 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    29ee:	8a 81       	ldd	r24, Y+2	; 0x02
    29f0:	28 2f       	mov	r18, r24
    29f2:	30 e0       	ldi	r19, 0x00	; 0
    29f4:	3c 83       	std	Y+4, r19	; 0x04
    29f6:	2b 83       	std	Y+3, r18	; 0x03
    29f8:	8b 81       	ldd	r24, Y+3	; 0x03
    29fa:	9c 81       	ldd	r25, Y+4	; 0x04
    29fc:	81 30       	cpi	r24, 0x01	; 1
    29fe:	91 05       	cpc	r25, r1
    2a00:	d1 f0       	breq	.+52     	; 0x2a36 <GPIO_readPort+0x5e>
    2a02:	2b 81       	ldd	r18, Y+3	; 0x03
    2a04:	3c 81       	ldd	r19, Y+4	; 0x04
    2a06:	22 30       	cpi	r18, 0x02	; 2
    2a08:	31 05       	cpc	r19, r1
    2a0a:	2c f4       	brge	.+10     	; 0x2a16 <GPIO_readPort+0x3e>
    2a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a0e:	9c 81       	ldd	r25, Y+4	; 0x04
    2a10:	00 97       	sbiw	r24, 0x00	; 0
    2a12:	61 f0       	breq	.+24     	; 0x2a2c <GPIO_readPort+0x54>
    2a14:	1e c0       	rjmp	.+60     	; 0x2a52 <GPIO_readPort+0x7a>
    2a16:	2b 81       	ldd	r18, Y+3	; 0x03
    2a18:	3c 81       	ldd	r19, Y+4	; 0x04
    2a1a:	22 30       	cpi	r18, 0x02	; 2
    2a1c:	31 05       	cpc	r19, r1
    2a1e:	81 f0       	breq	.+32     	; 0x2a40 <GPIO_readPort+0x68>
    2a20:	8b 81       	ldd	r24, Y+3	; 0x03
    2a22:	9c 81       	ldd	r25, Y+4	; 0x04
    2a24:	83 30       	cpi	r24, 0x03	; 3
    2a26:	91 05       	cpc	r25, r1
    2a28:	81 f0       	breq	.+32     	; 0x2a4a <GPIO_readPort+0x72>
    2a2a:	13 c0       	rjmp	.+38     	; 0x2a52 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    2a2c:	e9 e3       	ldi	r30, 0x39	; 57
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	80 81       	ld	r24, Z
    2a32:	89 83       	std	Y+1, r24	; 0x01
    2a34:	0e c0       	rjmp	.+28     	; 0x2a52 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    2a36:	e6 e3       	ldi	r30, 0x36	; 54
    2a38:	f0 e0       	ldi	r31, 0x00	; 0
    2a3a:	80 81       	ld	r24, Z
    2a3c:	89 83       	std	Y+1, r24	; 0x01
    2a3e:	09 c0       	rjmp	.+18     	; 0x2a52 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    2a40:	e3 e3       	ldi	r30, 0x33	; 51
    2a42:	f0 e0       	ldi	r31, 0x00	; 0
    2a44:	80 81       	ld	r24, Z
    2a46:	89 83       	std	Y+1, r24	; 0x01
    2a48:	04 c0       	rjmp	.+8      	; 0x2a52 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    2a4a:	e0 e3       	ldi	r30, 0x30	; 48
    2a4c:	f0 e0       	ldi	r31, 0x00	; 0
    2a4e:	80 81       	ld	r24, Z
    2a50:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    2a52:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a54:	0f 90       	pop	r0
    2a56:	0f 90       	pop	r0
    2a58:	0f 90       	pop	r0
    2a5a:	0f 90       	pop	r0
    2a5c:	cf 91       	pop	r28
    2a5e:	df 91       	pop	r29
    2a60:	08 95       	ret

00002a62 <__vector_9>:
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

/*ISRs for TIMER0 */
ISR(TIMER0_OVF_vect)
{
    2a62:	1f 92       	push	r1
    2a64:	0f 92       	push	r0
    2a66:	0f b6       	in	r0, 0x3f	; 63
    2a68:	0f 92       	push	r0
    2a6a:	11 24       	eor	r1, r1
    2a6c:	2f 93       	push	r18
    2a6e:	3f 93       	push	r19
    2a70:	4f 93       	push	r20
    2a72:	5f 93       	push	r21
    2a74:	6f 93       	push	r22
    2a76:	7f 93       	push	r23
    2a78:	8f 93       	push	r24
    2a7a:	9f 93       	push	r25
    2a7c:	af 93       	push	r26
    2a7e:	bf 93       	push	r27
    2a80:	ef 93       	push	r30
    2a82:	ff 93       	push	r31
    2a84:	df 93       	push	r29
    2a86:	cf 93       	push	r28
    2a88:	cd b7       	in	r28, 0x3d	; 61
    2a8a:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    2a8c:	80 91 80 01 	lds	r24, 0x0180
    2a90:	90 91 81 01 	lds	r25, 0x0181
    2a94:	00 97       	sbiw	r24, 0x00	; 0
    2a96:	29 f0       	breq	.+10     	; 0x2aa2 <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the interrupt  */
		(*g_TIMER0_callBackPtr)();
    2a98:	e0 91 80 01 	lds	r30, 0x0180
    2a9c:	f0 91 81 01 	lds	r31, 0x0181
    2aa0:	09 95       	icall
	}
}
    2aa2:	cf 91       	pop	r28
    2aa4:	df 91       	pop	r29
    2aa6:	ff 91       	pop	r31
    2aa8:	ef 91       	pop	r30
    2aaa:	bf 91       	pop	r27
    2aac:	af 91       	pop	r26
    2aae:	9f 91       	pop	r25
    2ab0:	8f 91       	pop	r24
    2ab2:	7f 91       	pop	r23
    2ab4:	6f 91       	pop	r22
    2ab6:	5f 91       	pop	r21
    2ab8:	4f 91       	pop	r20
    2aba:	3f 91       	pop	r19
    2abc:	2f 91       	pop	r18
    2abe:	0f 90       	pop	r0
    2ac0:	0f be       	out	0x3f, r0	; 63
    2ac2:	0f 90       	pop	r0
    2ac4:	1f 90       	pop	r1
    2ac6:	18 95       	reti

00002ac8 <__vector_19>:
ISR(TIMER0_COMP_vect)
{
    2ac8:	1f 92       	push	r1
    2aca:	0f 92       	push	r0
    2acc:	0f b6       	in	r0, 0x3f	; 63
    2ace:	0f 92       	push	r0
    2ad0:	11 24       	eor	r1, r1
    2ad2:	2f 93       	push	r18
    2ad4:	3f 93       	push	r19
    2ad6:	4f 93       	push	r20
    2ad8:	5f 93       	push	r21
    2ada:	6f 93       	push	r22
    2adc:	7f 93       	push	r23
    2ade:	8f 93       	push	r24
    2ae0:	9f 93       	push	r25
    2ae2:	af 93       	push	r26
    2ae4:	bf 93       	push	r27
    2ae6:	ef 93       	push	r30
    2ae8:	ff 93       	push	r31
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	cd b7       	in	r28, 0x3d	; 61
    2af0:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    2af2:	80 91 80 01 	lds	r24, 0x0180
    2af6:	90 91 81 01 	lds	r25, 0x0181
    2afa:	00 97       	sbiw	r24, 0x00	; 0
    2afc:	29 f0       	breq	.+10     	; 0x2b08 <__vector_19+0x40>
	{
		/* Call the Call Back function in the application after the interrupt  */
		(*g_TIMER0_callBackPtr)();
    2afe:	e0 91 80 01 	lds	r30, 0x0180
    2b02:	f0 91 81 01 	lds	r31, 0x0181
    2b06:	09 95       	icall
	}
}
    2b08:	cf 91       	pop	r28
    2b0a:	df 91       	pop	r29
    2b0c:	ff 91       	pop	r31
    2b0e:	ef 91       	pop	r30
    2b10:	bf 91       	pop	r27
    2b12:	af 91       	pop	r26
    2b14:	9f 91       	pop	r25
    2b16:	8f 91       	pop	r24
    2b18:	7f 91       	pop	r23
    2b1a:	6f 91       	pop	r22
    2b1c:	5f 91       	pop	r21
    2b1e:	4f 91       	pop	r20
    2b20:	3f 91       	pop	r19
    2b22:	2f 91       	pop	r18
    2b24:	0f 90       	pop	r0
    2b26:	0f be       	out	0x3f, r0	; 63
    2b28:	0f 90       	pop	r0
    2b2a:	1f 90       	pop	r1
    2b2c:	18 95       	reti

00002b2e <__vector_8>:

/*ISRs for TIMER1 */
ISR(TIMER1_OVF_vect)
{
    2b2e:	1f 92       	push	r1
    2b30:	0f 92       	push	r0
    2b32:	0f b6       	in	r0, 0x3f	; 63
    2b34:	0f 92       	push	r0
    2b36:	11 24       	eor	r1, r1
    2b38:	2f 93       	push	r18
    2b3a:	3f 93       	push	r19
    2b3c:	4f 93       	push	r20
    2b3e:	5f 93       	push	r21
    2b40:	6f 93       	push	r22
    2b42:	7f 93       	push	r23
    2b44:	8f 93       	push	r24
    2b46:	9f 93       	push	r25
    2b48:	af 93       	push	r26
    2b4a:	bf 93       	push	r27
    2b4c:	ef 93       	push	r30
    2b4e:	ff 93       	push	r31
    2b50:	df 93       	push	r29
    2b52:	cf 93       	push	r28
    2b54:	cd b7       	in	r28, 0x3d	; 61
    2b56:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    2b58:	80 91 82 01 	lds	r24, 0x0182
    2b5c:	90 91 83 01 	lds	r25, 0x0183
    2b60:	00 97       	sbiw	r24, 0x00	; 0
    2b62:	29 f0       	breq	.+10     	; 0x2b6e <__vector_8+0x40>
	{
		/* Call the Call Back function in the application after the interrupt  */
		(*g_TIMER1_callBackPtr)();
    2b64:	e0 91 82 01 	lds	r30, 0x0182
    2b68:	f0 91 83 01 	lds	r31, 0x0183
    2b6c:	09 95       	icall
	}
}
    2b6e:	cf 91       	pop	r28
    2b70:	df 91       	pop	r29
    2b72:	ff 91       	pop	r31
    2b74:	ef 91       	pop	r30
    2b76:	bf 91       	pop	r27
    2b78:	af 91       	pop	r26
    2b7a:	9f 91       	pop	r25
    2b7c:	8f 91       	pop	r24
    2b7e:	7f 91       	pop	r23
    2b80:	6f 91       	pop	r22
    2b82:	5f 91       	pop	r21
    2b84:	4f 91       	pop	r20
    2b86:	3f 91       	pop	r19
    2b88:	2f 91       	pop	r18
    2b8a:	0f 90       	pop	r0
    2b8c:	0f be       	out	0x3f, r0	; 63
    2b8e:	0f 90       	pop	r0
    2b90:	1f 90       	pop	r1
    2b92:	18 95       	reti

00002b94 <__vector_6>:

ISR(TIMER1_COMPA_vect)
{
    2b94:	1f 92       	push	r1
    2b96:	0f 92       	push	r0
    2b98:	0f b6       	in	r0, 0x3f	; 63
    2b9a:	0f 92       	push	r0
    2b9c:	11 24       	eor	r1, r1
    2b9e:	2f 93       	push	r18
    2ba0:	3f 93       	push	r19
    2ba2:	4f 93       	push	r20
    2ba4:	5f 93       	push	r21
    2ba6:	6f 93       	push	r22
    2ba8:	7f 93       	push	r23
    2baa:	8f 93       	push	r24
    2bac:	9f 93       	push	r25
    2bae:	af 93       	push	r26
    2bb0:	bf 93       	push	r27
    2bb2:	ef 93       	push	r30
    2bb4:	ff 93       	push	r31
    2bb6:	df 93       	push	r29
    2bb8:	cf 93       	push	r28
    2bba:	cd b7       	in	r28, 0x3d	; 61
    2bbc:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    2bbe:	80 91 82 01 	lds	r24, 0x0182
    2bc2:	90 91 83 01 	lds	r25, 0x0183
    2bc6:	00 97       	sbiw	r24, 0x00	; 0
    2bc8:	29 f0       	breq	.+10     	; 0x2bd4 <__vector_6+0x40>
	{
		/* Call the Call Back function in the application after the interrupt  */
		(*g_TIMER1_callBackPtr)();
    2bca:	e0 91 82 01 	lds	r30, 0x0182
    2bce:	f0 91 83 01 	lds	r31, 0x0183
    2bd2:	09 95       	icall
	}
}
    2bd4:	cf 91       	pop	r28
    2bd6:	df 91       	pop	r29
    2bd8:	ff 91       	pop	r31
    2bda:	ef 91       	pop	r30
    2bdc:	bf 91       	pop	r27
    2bde:	af 91       	pop	r26
    2be0:	9f 91       	pop	r25
    2be2:	8f 91       	pop	r24
    2be4:	7f 91       	pop	r23
    2be6:	6f 91       	pop	r22
    2be8:	5f 91       	pop	r21
    2bea:	4f 91       	pop	r20
    2bec:	3f 91       	pop	r19
    2bee:	2f 91       	pop	r18
    2bf0:	0f 90       	pop	r0
    2bf2:	0f be       	out	0x3f, r0	; 63
    2bf4:	0f 90       	pop	r0
    2bf6:	1f 90       	pop	r1
    2bf8:	18 95       	reti

00002bfa <__vector_4>:

/*ISRs for TIMER2 */
ISR(TIMER2_OVF_vect)
{
    2bfa:	1f 92       	push	r1
    2bfc:	0f 92       	push	r0
    2bfe:	0f b6       	in	r0, 0x3f	; 63
    2c00:	0f 92       	push	r0
    2c02:	11 24       	eor	r1, r1
    2c04:	2f 93       	push	r18
    2c06:	3f 93       	push	r19
    2c08:	4f 93       	push	r20
    2c0a:	5f 93       	push	r21
    2c0c:	6f 93       	push	r22
    2c0e:	7f 93       	push	r23
    2c10:	8f 93       	push	r24
    2c12:	9f 93       	push	r25
    2c14:	af 93       	push	r26
    2c16:	bf 93       	push	r27
    2c18:	ef 93       	push	r30
    2c1a:	ff 93       	push	r31
    2c1c:	df 93       	push	r29
    2c1e:	cf 93       	push	r28
    2c20:	cd b7       	in	r28, 0x3d	; 61
    2c22:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    2c24:	80 91 84 01 	lds	r24, 0x0184
    2c28:	90 91 85 01 	lds	r25, 0x0185
    2c2c:	00 97       	sbiw	r24, 0x00	; 0
    2c2e:	29 f0       	breq	.+10     	; 0x2c3a <__vector_4+0x40>
	{
		/* Call the Call Back function in the application after the interrupt  */
		(*g_TIMER2_callBackPtr)();
    2c30:	e0 91 84 01 	lds	r30, 0x0184
    2c34:	f0 91 85 01 	lds	r31, 0x0185
    2c38:	09 95       	icall
	}
}
    2c3a:	cf 91       	pop	r28
    2c3c:	df 91       	pop	r29
    2c3e:	ff 91       	pop	r31
    2c40:	ef 91       	pop	r30
    2c42:	bf 91       	pop	r27
    2c44:	af 91       	pop	r26
    2c46:	9f 91       	pop	r25
    2c48:	8f 91       	pop	r24
    2c4a:	7f 91       	pop	r23
    2c4c:	6f 91       	pop	r22
    2c4e:	5f 91       	pop	r21
    2c50:	4f 91       	pop	r20
    2c52:	3f 91       	pop	r19
    2c54:	2f 91       	pop	r18
    2c56:	0f 90       	pop	r0
    2c58:	0f be       	out	0x3f, r0	; 63
    2c5a:	0f 90       	pop	r0
    2c5c:	1f 90       	pop	r1
    2c5e:	18 95       	reti

00002c60 <__vector_3>:

ISR(TIMER2_COMP_vect)
{
    2c60:	1f 92       	push	r1
    2c62:	0f 92       	push	r0
    2c64:	0f b6       	in	r0, 0x3f	; 63
    2c66:	0f 92       	push	r0
    2c68:	11 24       	eor	r1, r1
    2c6a:	2f 93       	push	r18
    2c6c:	3f 93       	push	r19
    2c6e:	4f 93       	push	r20
    2c70:	5f 93       	push	r21
    2c72:	6f 93       	push	r22
    2c74:	7f 93       	push	r23
    2c76:	8f 93       	push	r24
    2c78:	9f 93       	push	r25
    2c7a:	af 93       	push	r26
    2c7c:	bf 93       	push	r27
    2c7e:	ef 93       	push	r30
    2c80:	ff 93       	push	r31
    2c82:	df 93       	push	r29
    2c84:	cf 93       	push	r28
    2c86:	cd b7       	in	r28, 0x3d	; 61
    2c88:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    2c8a:	80 91 84 01 	lds	r24, 0x0184
    2c8e:	90 91 85 01 	lds	r25, 0x0185
    2c92:	00 97       	sbiw	r24, 0x00	; 0
    2c94:	29 f0       	breq	.+10     	; 0x2ca0 <__vector_3+0x40>
	{
		/* Call the Call Back function in the application after the interrupt  */
		(*g_TIMER2_callBackPtr)();
    2c96:	e0 91 84 01 	lds	r30, 0x0184
    2c9a:	f0 91 85 01 	lds	r31, 0x0185
    2c9e:	09 95       	icall
	}
}
    2ca0:	cf 91       	pop	r28
    2ca2:	df 91       	pop	r29
    2ca4:	ff 91       	pop	r31
    2ca6:	ef 91       	pop	r30
    2ca8:	bf 91       	pop	r27
    2caa:	af 91       	pop	r26
    2cac:	9f 91       	pop	r25
    2cae:	8f 91       	pop	r24
    2cb0:	7f 91       	pop	r23
    2cb2:	6f 91       	pop	r22
    2cb4:	5f 91       	pop	r21
    2cb6:	4f 91       	pop	r20
    2cb8:	3f 91       	pop	r19
    2cba:	2f 91       	pop	r18
    2cbc:	0f 90       	pop	r0
    2cbe:	0f be       	out	0x3f, r0	; 63
    2cc0:	0f 90       	pop	r0
    2cc2:	1f 90       	pop	r1
    2cc4:	18 95       	reti

00002cc6 <TIMER_init>:
 * 2-setup the timer mode
 * 3-setup the timer prescaler
 * 4-setup the initial value of the timer
 * 5-setup the compare match value if the timer operating in the CTC mode
 */
void TIMER_init(const TIMER_ConfigType* Config_Ptr){
    2cc6:	df 93       	push	r29
    2cc8:	cf 93       	push	r28
    2cca:	cd b7       	in	r28, 0x3d	; 61
    2ccc:	de b7       	in	r29, 0x3e	; 62
    2cce:	2a 97       	sbiw	r28, 0x0a	; 10
    2cd0:	0f b6       	in	r0, 0x3f	; 63
    2cd2:	f8 94       	cli
    2cd4:	de bf       	out	0x3e, r29	; 62
    2cd6:	0f be       	out	0x3f, r0	; 63
    2cd8:	cd bf       	out	0x3d, r28	; 61
    2cda:	9a 83       	std	Y+2, r25	; 0x02
    2cdc:	89 83       	std	Y+1, r24	; 0x01
	switch (Config_Ptr->timer_ID){
    2cde:	e9 81       	ldd	r30, Y+1	; 0x01
    2ce0:	fa 81       	ldd	r31, Y+2	; 0x02
    2ce2:	80 81       	ld	r24, Z
    2ce4:	28 2f       	mov	r18, r24
    2ce6:	30 e0       	ldi	r19, 0x00	; 0
    2ce8:	3a 87       	std	Y+10, r19	; 0x0a
    2cea:	29 87       	std	Y+9, r18	; 0x09
    2cec:	89 85       	ldd	r24, Y+9	; 0x09
    2cee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cf0:	81 30       	cpi	r24, 0x01	; 1
    2cf2:	91 05       	cpc	r25, r1
    2cf4:	09 f4       	brne	.+2      	; 0x2cf8 <TIMER_init+0x32>
    2cf6:	59 c0       	rjmp	.+178    	; 0x2daa <TIMER_init+0xe4>
    2cf8:	29 85       	ldd	r18, Y+9	; 0x09
    2cfa:	3a 85       	ldd	r19, Y+10	; 0x0a
    2cfc:	22 30       	cpi	r18, 0x02	; 2
    2cfe:	31 05       	cpc	r19, r1
    2d00:	09 f4       	brne	.+2      	; 0x2d04 <TIMER_init+0x3e>
    2d02:	ac c0       	rjmp	.+344    	; 0x2e5c <TIMER_init+0x196>
    2d04:	89 85       	ldd	r24, Y+9	; 0x09
    2d06:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d08:	00 97       	sbiw	r24, 0x00	; 0
    2d0a:	09 f0       	breq	.+2      	; 0x2d0e <TIMER_init+0x48>
    2d0c:	f4 c0       	rjmp	.+488    	; 0x2ef6 <TIMER_init+0x230>
	case TIMER_0 :
		/* clear registers of timer0 before accessing any of them */
		TIMER_deinit(Config_Ptr->timer_ID);
    2d0e:	e9 81       	ldd	r30, Y+1	; 0x01
    2d10:	fa 81       	ldd	r31, Y+2	; 0x02
    2d12:	80 81       	ld	r24, Z
    2d14:	0e 94 bd 17 	call	0x2f7a	; 0x2f7a <TIMER_deinit>
		TCNT0 = Config_Ptr->initialValue;
    2d18:	a2 e5       	ldi	r26, 0x52	; 82
    2d1a:	b0 e0       	ldi	r27, 0x00	; 0
    2d1c:	e9 81       	ldd	r30, Y+1	; 0x01
    2d1e:	fa 81       	ldd	r31, Y+2	; 0x02
    2d20:	83 81       	ldd	r24, Z+3	; 0x03
    2d22:	94 81       	ldd	r25, Z+4	; 0x04
    2d24:	8c 93       	st	X, r24
		/* Configure timer0 control register
		 * 1. Non PWM mode FOC0=1
		 * 2. setup the prescaler
		 */
		SET_BIT(TCCR0,FOC0);
    2d26:	a3 e5       	ldi	r26, 0x53	; 83
    2d28:	b0 e0       	ldi	r27, 0x00	; 0
    2d2a:	e3 e5       	ldi	r30, 0x53	; 83
    2d2c:	f0 e0       	ldi	r31, 0x00	; 0
    2d2e:	80 81       	ld	r24, Z
    2d30:	80 68       	ori	r24, 0x80	; 128
    2d32:	8c 93       	st	X, r24
		TCCR0= (TCCR0 & (0xF8)) | Config_Ptr->prescaler; /* set the clock */
    2d34:	a3 e5       	ldi	r26, 0x53	; 83
    2d36:	b0 e0       	ldi	r27, 0x00	; 0
    2d38:	e3 e5       	ldi	r30, 0x53	; 83
    2d3a:	f0 e0       	ldi	r31, 0x00	; 0
    2d3c:	80 81       	ld	r24, Z
    2d3e:	98 2f       	mov	r25, r24
    2d40:	98 7f       	andi	r25, 0xF8	; 248
    2d42:	e9 81       	ldd	r30, Y+1	; 0x01
    2d44:	fa 81       	ldd	r31, Y+2	; 0x02
    2d46:	82 81       	ldd	r24, Z+2	; 0x02
    2d48:	89 2b       	or	r24, r25
    2d4a:	8c 93       	st	X, r24
		switch (Config_Ptr->mode){
    2d4c:	e9 81       	ldd	r30, Y+1	; 0x01
    2d4e:	fa 81       	ldd	r31, Y+2	; 0x02
    2d50:	81 81       	ldd	r24, Z+1	; 0x01
    2d52:	28 2f       	mov	r18, r24
    2d54:	30 e0       	ldi	r19, 0x00	; 0
    2d56:	38 87       	std	Y+8, r19	; 0x08
    2d58:	2f 83       	std	Y+7, r18	; 0x07
    2d5a:	8f 81       	ldd	r24, Y+7	; 0x07
    2d5c:	98 85       	ldd	r25, Y+8	; 0x08
    2d5e:	00 97       	sbiw	r24, 0x00	; 0
    2d60:	31 f0       	breq	.+12     	; 0x2d6e <TIMER_init+0xa8>
    2d62:	2f 81       	ldd	r18, Y+7	; 0x07
    2d64:	38 85       	ldd	r19, Y+8	; 0x08
    2d66:	21 30       	cpi	r18, 0x01	; 1
    2d68:	31 05       	cpc	r19, r1
    2d6a:	49 f0       	breq	.+18     	; 0x2d7e <TIMER_init+0xb8>
    2d6c:	c4 c0       	rjmp	.+392    	; 0x2ef6 <TIMER_init+0x230>
		case OVERFLOW_MODE:
			SET_BIT(TIMSK,TOIE0); /* Enable Timer0 Overflow Interrupt*/
    2d6e:	a9 e5       	ldi	r26, 0x59	; 89
    2d70:	b0 e0       	ldi	r27, 0x00	; 0
    2d72:	e9 e5       	ldi	r30, 0x59	; 89
    2d74:	f0 e0       	ldi	r31, 0x00	; 0
    2d76:	80 81       	ld	r24, Z
    2d78:	81 60       	ori	r24, 0x01	; 1
    2d7a:	8c 93       	st	X, r24
    2d7c:	bc c0       	rjmp	.+376    	; 0x2ef6 <TIMER_init+0x230>
			break;
		case COMPARE_MODE:
			OCR0  = Config_Ptr->compareValue & 0xFF ; /* Set Compare Value
    2d7e:	ac e5       	ldi	r26, 0x5C	; 92
    2d80:	b0 e0       	ldi	r27, 0x00	; 0
    2d82:	e9 81       	ldd	r30, Y+1	; 0x01
    2d84:	fa 81       	ldd	r31, Y+2	; 0x02
    2d86:	85 81       	ldd	r24, Z+5	; 0x05
    2d88:	96 81       	ldd	r25, Z+6	; 0x06
    2d8a:	8c 93       	st	X, r24
			anding with 0xFF to not exceeding 8-bits */
			SET_BIT(TIMSK,OCIE0); /* Enable Timer0 Compare Interrupt */
    2d8c:	a9 e5       	ldi	r26, 0x59	; 89
    2d8e:	b0 e0       	ldi	r27, 0x00	; 0
    2d90:	e9 e5       	ldi	r30, 0x59	; 89
    2d92:	f0 e0       	ldi	r31, 0x00	; 0
    2d94:	80 81       	ld	r24, Z
    2d96:	82 60       	ori	r24, 0x02	; 2
    2d98:	8c 93       	st	X, r24
			/* Configure timer0 control register for compare mode
			 * 1- CTC Mode WGM01=1 & WGM00=0
			 * 2- OCO is disconnected
			 */
			SET_BIT(TIMSK,WGM01);
    2d9a:	a9 e5       	ldi	r26, 0x59	; 89
    2d9c:	b0 e0       	ldi	r27, 0x00	; 0
    2d9e:	e9 e5       	ldi	r30, 0x59	; 89
    2da0:	f0 e0       	ldi	r31, 0x00	; 0
    2da2:	80 81       	ld	r24, Z
    2da4:	88 60       	ori	r24, 0x08	; 8
    2da6:	8c 93       	st	X, r24
    2da8:	a6 c0       	rjmp	.+332    	; 0x2ef6 <TIMER_init+0x230>
			break;
		} /* end of switch (Config_Ptr->mode) */
		break;
		case TIMER_1:
			/* clear all timer1 registers before accessing any of them */
			TIMER_deinit(Config_Ptr->timer_ID);
    2daa:	e9 81       	ldd	r30, Y+1	; 0x01
    2dac:	fa 81       	ldd	r31, Y+2	; 0x02
    2dae:	80 81       	ld	r24, Z
    2db0:	0e 94 bd 17 	call	0x2f7a	; 0x2f7a <TIMER_deinit>
			/*WGM13=0 & WGM12=0 & WGM11 =0 & WGM10=0 at normal mode */
			/* set the initial value of timer1 anding with 0xFFFF to not exceeding 16-bits */
			TCNT1 =Config_Ptr->initialValue & 0xFFFF;
    2db4:	ac e4       	ldi	r26, 0x4C	; 76
    2db6:	b0 e0       	ldi	r27, 0x00	; 0
    2db8:	e9 81       	ldd	r30, Y+1	; 0x01
    2dba:	fa 81       	ldd	r31, Y+2	; 0x02
    2dbc:	83 81       	ldd	r24, Z+3	; 0x03
    2dbe:	94 81       	ldd	r25, Z+4	; 0x04
    2dc0:	11 96       	adiw	r26, 0x01	; 1
    2dc2:	9c 93       	st	X, r25
    2dc4:	8e 93       	st	-X, r24
			/* Non PWM mode FOC1A=1 & FOC1B=1 */
			SET_BIT(TCCR1A,FOC1A);
    2dc6:	af e4       	ldi	r26, 0x4F	; 79
    2dc8:	b0 e0       	ldi	r27, 0x00	; 0
    2dca:	ef e4       	ldi	r30, 0x4F	; 79
    2dcc:	f0 e0       	ldi	r31, 0x00	; 0
    2dce:	80 81       	ld	r24, Z
    2dd0:	88 60       	ori	r24, 0x08	; 8
    2dd2:	8c 93       	st	X, r24
			SET_BIT(TCCR1A,FOC1B);
    2dd4:	af e4       	ldi	r26, 0x4F	; 79
    2dd6:	b0 e0       	ldi	r27, 0x00	; 0
    2dd8:	ef e4       	ldi	r30, 0x4F	; 79
    2dda:	f0 e0       	ldi	r31, 0x00	; 0
    2ddc:	80 81       	ld	r24, Z
    2dde:	84 60       	ori	r24, 0x04	; 4
    2de0:	8c 93       	st	X, r24
			TCCR1B= (TCCR1B & (0xF8)) | Config_Ptr->prescaler; /* Set Timer1 clock */
    2de2:	ae e4       	ldi	r26, 0x4E	; 78
    2de4:	b0 e0       	ldi	r27, 0x00	; 0
    2de6:	ee e4       	ldi	r30, 0x4E	; 78
    2de8:	f0 e0       	ldi	r31, 0x00	; 0
    2dea:	80 81       	ld	r24, Z
    2dec:	98 2f       	mov	r25, r24
    2dee:	98 7f       	andi	r25, 0xF8	; 248
    2df0:	e9 81       	ldd	r30, Y+1	; 0x01
    2df2:	fa 81       	ldd	r31, Y+2	; 0x02
    2df4:	82 81       	ldd	r24, Z+2	; 0x02
    2df6:	89 2b       	or	r24, r25
    2df8:	8c 93       	st	X, r24

			switch (Config_Ptr->mode){
    2dfa:	e9 81       	ldd	r30, Y+1	; 0x01
    2dfc:	fa 81       	ldd	r31, Y+2	; 0x02
    2dfe:	81 81       	ldd	r24, Z+1	; 0x01
    2e00:	28 2f       	mov	r18, r24
    2e02:	30 e0       	ldi	r19, 0x00	; 0
    2e04:	3e 83       	std	Y+6, r19	; 0x06
    2e06:	2d 83       	std	Y+5, r18	; 0x05
    2e08:	8d 81       	ldd	r24, Y+5	; 0x05
    2e0a:	9e 81       	ldd	r25, Y+6	; 0x06
    2e0c:	00 97       	sbiw	r24, 0x00	; 0
    2e0e:	31 f0       	breq	.+12     	; 0x2e1c <TIMER_init+0x156>
    2e10:	2d 81       	ldd	r18, Y+5	; 0x05
    2e12:	3e 81       	ldd	r19, Y+6	; 0x06
    2e14:	21 30       	cpi	r18, 0x01	; 1
    2e16:	31 05       	cpc	r19, r1
    2e18:	49 f0       	breq	.+18     	; 0x2e2c <TIMER_init+0x166>
    2e1a:	6d c0       	rjmp	.+218    	; 0x2ef6 <TIMER_init+0x230>
			case OVERFLOW_MODE:
				/*
				 * Configure TIMER1 Timer/Counter1 Control Register A TCCR1A
				 * 1-COM1A0=0 & COM1A1=0 & COM1B0=0 & COM1B1=0 at normal mode
				 */
				SET_BIT(TIMSK,TOIE1); /*enable overflow interrupt */
    2e1c:	a9 e5       	ldi	r26, 0x59	; 89
    2e1e:	b0 e0       	ldi	r27, 0x00	; 0
    2e20:	e9 e5       	ldi	r30, 0x59	; 89
    2e22:	f0 e0       	ldi	r31, 0x00	; 0
    2e24:	80 81       	ld	r24, Z
    2e26:	84 60       	ori	r24, 0x04	; 4
    2e28:	8c 93       	st	X, r24
    2e2a:	65 c0       	rjmp	.+202    	; 0x2ef6 <TIMER_init+0x230>
				break;
			case COMPARE_MODE:
				OCR1A  = Config_Ptr->compareValue & 0xFFFF; /* set the compare value */
    2e2c:	aa e4       	ldi	r26, 0x4A	; 74
    2e2e:	b0 e0       	ldi	r27, 0x00	; 0
    2e30:	e9 81       	ldd	r30, Y+1	; 0x01
    2e32:	fa 81       	ldd	r31, Y+2	; 0x02
    2e34:	85 81       	ldd	r24, Z+5	; 0x05
    2e36:	96 81       	ldd	r25, Z+6	; 0x06
    2e38:	11 96       	adiw	r26, 0x01	; 1
    2e3a:	9c 93       	st	X, r25
    2e3c:	8e 93       	st	-X, r24
				SET_BIT(TCCR1B,WGM12); /* WGM13=0 & WGM12=1 & WGM11 =0 & WGM10=0 at CTC mode */
    2e3e:	ae e4       	ldi	r26, 0x4E	; 78
    2e40:	b0 e0       	ldi	r27, 0x00	; 0
    2e42:	ee e4       	ldi	r30, 0x4E	; 78
    2e44:	f0 e0       	ldi	r31, 0x00	; 0
    2e46:	80 81       	ld	r24, Z
    2e48:	88 60       	ori	r24, 0x08	; 8
    2e4a:	8c 93       	st	X, r24
				SET_BIT(TIMSK,OCIE1A); /* enable compare interrupt for channel A */
    2e4c:	a9 e5       	ldi	r26, 0x59	; 89
    2e4e:	b0 e0       	ldi	r27, 0x00	; 0
    2e50:	e9 e5       	ldi	r30, 0x59	; 89
    2e52:	f0 e0       	ldi	r31, 0x00	; 0
    2e54:	80 81       	ld	r24, Z
    2e56:	80 61       	ori	r24, 0x10	; 16
    2e58:	8c 93       	st	X, r24
    2e5a:	4d c0       	rjmp	.+154    	; 0x2ef6 <TIMER_init+0x230>
				break;
			} /* end of switch (Config_Ptr->mode)  */
			break;
			case TIMER_2:
				/* clear registers of timer0 before accessing any of them */
				TIMER_deinit(Config_Ptr->timer_ID);
    2e5c:	e9 81       	ldd	r30, Y+1	; 0x01
    2e5e:	fa 81       	ldd	r31, Y+2	; 0x02
    2e60:	80 81       	ld	r24, Z
    2e62:	0e 94 bd 17 	call	0x2f7a	; 0x2f7a <TIMER_deinit>
				/* set the initial value of timer1 anding with 0xFF to not exceeding 8-bits */
				TCNT2 =Config_Ptr->initialValue & 0xFF;
    2e66:	a4 e4       	ldi	r26, 0x44	; 68
    2e68:	b0 e0       	ldi	r27, 0x00	; 0
    2e6a:	e9 81       	ldd	r30, Y+1	; 0x01
    2e6c:	fa 81       	ldd	r31, Y+2	; 0x02
    2e6e:	83 81       	ldd	r24, Z+3	; 0x03
    2e70:	94 81       	ldd	r25, Z+4	; 0x04
    2e72:	8c 93       	st	X, r24
				TCCR2= (TCCR2 & (0xF8)) | Config_Ptr->prescaler; /* Set Timer2 initial clock */
    2e74:	a5 e4       	ldi	r26, 0x45	; 69
    2e76:	b0 e0       	ldi	r27, 0x00	; 0
    2e78:	e5 e4       	ldi	r30, 0x45	; 69
    2e7a:	f0 e0       	ldi	r31, 0x00	; 0
    2e7c:	80 81       	ld	r24, Z
    2e7e:	98 2f       	mov	r25, r24
    2e80:	98 7f       	andi	r25, 0xF8	; 248
    2e82:	e9 81       	ldd	r30, Y+1	; 0x01
    2e84:	fa 81       	ldd	r31, Y+2	; 0x02
    2e86:	82 81       	ldd	r24, Z+2	; 0x02
    2e88:	89 2b       	or	r24, r25
    2e8a:	8c 93       	st	X, r24
				/* Non PWM mode FOC2=1 */
				SET_BIT(TCCR2,FOC2);
    2e8c:	a5 e4       	ldi	r26, 0x45	; 69
    2e8e:	b0 e0       	ldi	r27, 0x00	; 0
    2e90:	e5 e4       	ldi	r30, 0x45	; 69
    2e92:	f0 e0       	ldi	r31, 0x00	; 0
    2e94:	80 81       	ld	r24, Z
    2e96:	80 68       	ori	r24, 0x80	; 128
    2e98:	8c 93       	st	X, r24
				/* COM21=0 & COM20=0 =>> OC0 is disconnected */
				switch(Config_Ptr->mode) {
    2e9a:	e9 81       	ldd	r30, Y+1	; 0x01
    2e9c:	fa 81       	ldd	r31, Y+2	; 0x02
    2e9e:	81 81       	ldd	r24, Z+1	; 0x01
    2ea0:	28 2f       	mov	r18, r24
    2ea2:	30 e0       	ldi	r19, 0x00	; 0
    2ea4:	3c 83       	std	Y+4, r19	; 0x04
    2ea6:	2b 83       	std	Y+3, r18	; 0x03
    2ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    2eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    2eac:	00 97       	sbiw	r24, 0x00	; 0
    2eae:	31 f0       	breq	.+12     	; 0x2ebc <TIMER_init+0x1f6>
    2eb0:	2b 81       	ldd	r18, Y+3	; 0x03
    2eb2:	3c 81       	ldd	r19, Y+4	; 0x04
    2eb4:	21 30       	cpi	r18, 0x01	; 1
    2eb6:	31 05       	cpc	r19, r1
    2eb8:	49 f0       	breq	.+18     	; 0x2ecc <TIMER_init+0x206>
    2eba:	1d c0       	rjmp	.+58     	; 0x2ef6 <TIMER_init+0x230>
				case OVERFLOW_MODE:

					/*WGM210=0 & WGM20=0 at normal mode */
					SET_BIT(TIMSK,TOIE2);  /* enable overflow interrupt */
    2ebc:	a9 e5       	ldi	r26, 0x59	; 89
    2ebe:	b0 e0       	ldi	r27, 0x00	; 0
    2ec0:	e9 e5       	ldi	r30, 0x59	; 89
    2ec2:	f0 e0       	ldi	r31, 0x00	; 0
    2ec4:	80 81       	ld	r24, Z
    2ec6:	80 64       	ori	r24, 0x40	; 64
    2ec8:	8c 93       	st	X, r24
    2eca:	15 c0       	rjmp	.+42     	; 0x2ef6 <TIMER_init+0x230>
					break;
				case COMPARE_MODE:
					/*WGM210=1 & WGM20=0 at CTC mode */
					SET_BIT(TCCR2,WGM21);
    2ecc:	a5 e4       	ldi	r26, 0x45	; 69
    2ece:	b0 e0       	ldi	r27, 0x00	; 0
    2ed0:	e5 e4       	ldi	r30, 0x45	; 69
    2ed2:	f0 e0       	ldi	r31, 0x00	; 0
    2ed4:	80 81       	ld	r24, Z
    2ed6:	88 60       	ori	r24, 0x08	; 8
    2ed8:	8c 93       	st	X, r24
					OCR2  = Config_Ptr->compareValue & 0xFF; /* set the compare value */
    2eda:	a3 e4       	ldi	r26, 0x43	; 67
    2edc:	b0 e0       	ldi	r27, 0x00	; 0
    2ede:	e9 81       	ldd	r30, Y+1	; 0x01
    2ee0:	fa 81       	ldd	r31, Y+2	; 0x02
    2ee2:	85 81       	ldd	r24, Z+5	; 0x05
    2ee4:	96 81       	ldd	r25, Z+6	; 0x06
    2ee6:	8c 93       	st	X, r24
					SET_BIT(TIMSK,OCIE2);/* enable compare interrupt  */
    2ee8:	a9 e5       	ldi	r26, 0x59	; 89
    2eea:	b0 e0       	ldi	r27, 0x00	; 0
    2eec:	e9 e5       	ldi	r30, 0x59	; 89
    2eee:	f0 e0       	ldi	r31, 0x00	; 0
    2ef0:	80 81       	ld	r24, Z
    2ef2:	80 68       	ori	r24, 0x80	; 128
    2ef4:	8c 93       	st	X, r24
					break;
				} /*  end of switch(Config_Ptr->mode) */
				break;
	} /* end of switch (Config_Ptr->TIMER_ID) */
} /* end of TIMER_init function */
    2ef6:	2a 96       	adiw	r28, 0x0a	; 10
    2ef8:	0f b6       	in	r0, 0x3f	; 63
    2efa:	f8 94       	cli
    2efc:	de bf       	out	0x3e, r29	; 62
    2efe:	0f be       	out	0x3f, r0	; 63
    2f00:	cd bf       	out	0x3d, r28	; 61
    2f02:	cf 91       	pop	r28
    2f04:	df 91       	pop	r29
    2f06:	08 95       	ret

00002f08 <TIMER_setCallBack>:
/* Description :
 *
 * Function to set the Call Back function address.
 *
 */
void TIMER_setCallBack(void(*a_ptr)(void),TIMER_ID timer_num){
    2f08:	df 93       	push	r29
    2f0a:	cf 93       	push	r28
    2f0c:	00 d0       	rcall	.+0      	; 0x2f0e <TIMER_setCallBack+0x6>
    2f0e:	00 d0       	rcall	.+0      	; 0x2f10 <TIMER_setCallBack+0x8>
    2f10:	0f 92       	push	r0
    2f12:	cd b7       	in	r28, 0x3d	; 61
    2f14:	de b7       	in	r29, 0x3e	; 62
    2f16:	9a 83       	std	Y+2, r25	; 0x02
    2f18:	89 83       	std	Y+1, r24	; 0x01
    2f1a:	6b 83       	std	Y+3, r22	; 0x03
	/* Save the address of the Call back function in a global variable */
	switch (timer_num){
    2f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    2f1e:	28 2f       	mov	r18, r24
    2f20:	30 e0       	ldi	r19, 0x00	; 0
    2f22:	3d 83       	std	Y+5, r19	; 0x05
    2f24:	2c 83       	std	Y+4, r18	; 0x04
    2f26:	8c 81       	ldd	r24, Y+4	; 0x04
    2f28:	9d 81       	ldd	r25, Y+5	; 0x05
    2f2a:	81 30       	cpi	r24, 0x01	; 1
    2f2c:	91 05       	cpc	r25, r1
    2f2e:	81 f0       	breq	.+32     	; 0x2f50 <TIMER_setCallBack+0x48>
    2f30:	2c 81       	ldd	r18, Y+4	; 0x04
    2f32:	3d 81       	ldd	r19, Y+5	; 0x05
    2f34:	22 30       	cpi	r18, 0x02	; 2
    2f36:	31 05       	cpc	r19, r1
    2f38:	91 f0       	breq	.+36     	; 0x2f5e <TIMER_setCallBack+0x56>
    2f3a:	8c 81       	ldd	r24, Y+4	; 0x04
    2f3c:	9d 81       	ldd	r25, Y+5	; 0x05
    2f3e:	00 97       	sbiw	r24, 0x00	; 0
    2f40:	a1 f4       	brne	.+40     	; 0x2f6a <TIMER_setCallBack+0x62>
	case TIMER_0:
		g_TIMER0_callBackPtr = a_ptr;
    2f42:	89 81       	ldd	r24, Y+1	; 0x01
    2f44:	9a 81       	ldd	r25, Y+2	; 0x02
    2f46:	90 93 81 01 	sts	0x0181, r25
    2f4a:	80 93 80 01 	sts	0x0180, r24
    2f4e:	0d c0       	rjmp	.+26     	; 0x2f6a <TIMER_setCallBack+0x62>
		break;
	case TIMER_1:
			g_TIMER1_callBackPtr = a_ptr;
    2f50:	89 81       	ldd	r24, Y+1	; 0x01
    2f52:	9a 81       	ldd	r25, Y+2	; 0x02
    2f54:	90 93 83 01 	sts	0x0183, r25
    2f58:	80 93 82 01 	sts	0x0182, r24
    2f5c:	06 c0       	rjmp	.+12     	; 0x2f6a <TIMER_setCallBack+0x62>
			break;
	case TIMER_2:
			g_TIMER2_callBackPtr = a_ptr;
    2f5e:	89 81       	ldd	r24, Y+1	; 0x01
    2f60:	9a 81       	ldd	r25, Y+2	; 0x02
    2f62:	90 93 85 01 	sts	0x0185, r25
    2f66:	80 93 84 01 	sts	0x0184, r24
			break;
	}
} /* end of TIMER_setCallBack func */
    2f6a:	0f 90       	pop	r0
    2f6c:	0f 90       	pop	r0
    2f6e:	0f 90       	pop	r0
    2f70:	0f 90       	pop	r0
    2f72:	0f 90       	pop	r0
    2f74:	cf 91       	pop	r28
    2f76:	df 91       	pop	r29
    2f78:	08 95       	ret

00002f7a <TIMER_deinit>:
/* Description :
 *
 * Function to turn off the module.
 *
 */
void TIMER_deinit(TIMER_ID timer_num){
    2f7a:	df 93       	push	r29
    2f7c:	cf 93       	push	r28
    2f7e:	cd b7       	in	r28, 0x3d	; 61
    2f80:	de b7       	in	r29, 0x3e	; 62
    2f82:	62 97       	sbiw	r28, 0x12	; 18
    2f84:	0f b6       	in	r0, 0x3f	; 63
    2f86:	f8 94       	cli
    2f88:	de bf       	out	0x3e, r29	; 62
    2f8a:	0f be       	out	0x3f, r0	; 63
    2f8c:	cd bf       	out	0x3d, r28	; 61
    2f8e:	89 83       	std	Y+1, r24	; 0x01
	switch (timer_num){
    2f90:	89 81       	ldd	r24, Y+1	; 0x01
    2f92:	28 2f       	mov	r18, r24
    2f94:	30 e0       	ldi	r19, 0x00	; 0
    2f96:	3a 8b       	std	Y+18, r19	; 0x12
    2f98:	29 8b       	std	Y+17, r18	; 0x11
    2f9a:	89 89       	ldd	r24, Y+17	; 0x11
    2f9c:	9a 89       	ldd	r25, Y+18	; 0x12
    2f9e:	81 30       	cpi	r24, 0x01	; 1
    2fa0:	91 05       	cpc	r25, r1
    2fa2:	21 f1       	breq	.+72     	; 0x2fec <TIMER_deinit+0x72>
    2fa4:	29 89       	ldd	r18, Y+17	; 0x11
    2fa6:	3a 89       	ldd	r19, Y+18	; 0x12
    2fa8:	22 30       	cpi	r18, 0x02	; 2
    2faa:	31 05       	cpc	r19, r1
    2fac:	09 f4       	brne	.+2      	; 0x2fb0 <TIMER_deinit+0x36>
    2fae:	41 c0       	rjmp	.+130    	; 0x3032 <TIMER_deinit+0xb8>
    2fb0:	89 89       	ldd	r24, Y+17	; 0x11
    2fb2:	9a 89       	ldd	r25, Y+18	; 0x12
    2fb4:	00 97       	sbiw	r24, 0x00	; 0
    2fb6:	09 f0       	breq	.+2      	; 0x2fba <TIMER_deinit+0x40>
    2fb8:	54 c0       	rjmp	.+168    	; 0x3062 <TIMER_deinit+0xe8>
	case TIMER_0:
		/* clear all timer0  */
		TCCR0 &= 0x00;
    2fba:	e3 e5       	ldi	r30, 0x53	; 83
    2fbc:	f0 e0       	ldi	r31, 0x00	; 0
    2fbe:	90 81       	ld	r25, Z
    2fc0:	e3 e5       	ldi	r30, 0x53	; 83
    2fc2:	f0 e0       	ldi	r31, 0x00	; 0
    2fc4:	10 82       	st	Z, r1
		TCNT0 &= 0x00;
    2fc6:	e2 e5       	ldi	r30, 0x52	; 82
    2fc8:	f0 e0       	ldi	r31, 0x00	; 0
    2fca:	20 81       	ld	r18, Z
    2fcc:	e2 e5       	ldi	r30, 0x52	; 82
    2fce:	f0 e0       	ldi	r31, 0x00	; 0
    2fd0:	10 82       	st	Z, r1
		TIMSK &= 0x00;
    2fd2:	e9 e5       	ldi	r30, 0x59	; 89
    2fd4:	f0 e0       	ldi	r31, 0x00	; 0
    2fd6:	30 81       	ld	r19, Z
    2fd8:	e9 e5       	ldi	r30, 0x59	; 89
    2fda:	f0 e0       	ldi	r31, 0x00	; 0
    2fdc:	10 82       	st	Z, r1
		OCR0  &= 0x00;
    2fde:	ec e5       	ldi	r30, 0x5C	; 92
    2fe0:	f0 e0       	ldi	r31, 0x00	; 0
    2fe2:	80 81       	ld	r24, Z
    2fe4:	ec e5       	ldi	r30, 0x5C	; 92
    2fe6:	f0 e0       	ldi	r31, 0x00	; 0
    2fe8:	10 82       	st	Z, r1
    2fea:	3b c0       	rjmp	.+118    	; 0x3062 <TIMER_deinit+0xe8>
		break;

	case TIMER_1:
		/* clear all timer1 registers  */
		TCCR1A &= 0x00;
    2fec:	ef e4       	ldi	r30, 0x4F	; 79
    2fee:	f0 e0       	ldi	r31, 0x00	; 0
    2ff0:	90 81       	ld	r25, Z
    2ff2:	ef e4       	ldi	r30, 0x4F	; 79
    2ff4:	f0 e0       	ldi	r31, 0x00	; 0
    2ff6:	10 82       	st	Z, r1
		TCCR1B &= 0x00;
    2ff8:	ee e4       	ldi	r30, 0x4E	; 78
    2ffa:	f0 e0       	ldi	r31, 0x00	; 0
    2ffc:	20 81       	ld	r18, Z
    2ffe:	ee e4       	ldi	r30, 0x4E	; 78
    3000:	f0 e0       	ldi	r31, 0x00	; 0
    3002:	10 82       	st	Z, r1
		TIMSK  &= 0x00;
    3004:	e9 e5       	ldi	r30, 0x59	; 89
    3006:	f0 e0       	ldi	r31, 0x00	; 0
    3008:	30 81       	ld	r19, Z
    300a:	e9 e5       	ldi	r30, 0x59	; 89
    300c:	f0 e0       	ldi	r31, 0x00	; 0
    300e:	10 82       	st	Z, r1
		OCR1A  &= 0x00;
    3010:	ea e4       	ldi	r30, 0x4A	; 74
    3012:	f0 e0       	ldi	r31, 0x00	; 0
    3014:	80 81       	ld	r24, Z
    3016:	91 81       	ldd	r25, Z+1	; 0x01
    3018:	ea e4       	ldi	r30, 0x4A	; 74
    301a:	f0 e0       	ldi	r31, 0x00	; 0
    301c:	11 82       	std	Z+1, r1	; 0x01
    301e:	10 82       	st	Z, r1
		TCNT1  &= 0x00;
    3020:	ec e4       	ldi	r30, 0x4C	; 76
    3022:	f0 e0       	ldi	r31, 0x00	; 0
    3024:	20 81       	ld	r18, Z
    3026:	31 81       	ldd	r19, Z+1	; 0x01
    3028:	ec e4       	ldi	r30, 0x4C	; 76
    302a:	f0 e0       	ldi	r31, 0x00	; 0
    302c:	11 82       	std	Z+1, r1	; 0x01
    302e:	10 82       	st	Z, r1
    3030:	18 c0       	rjmp	.+48     	; 0x3062 <TIMER_deinit+0xe8>
		break;
	case TIMER_2:
		/* clear all timer2 registers  */
		TCCR2  &= 0x00;
    3032:	e5 e4       	ldi	r30, 0x45	; 69
    3034:	f0 e0       	ldi	r31, 0x00	; 0
    3036:	30 81       	ld	r19, Z
    3038:	e5 e4       	ldi	r30, 0x45	; 69
    303a:	f0 e0       	ldi	r31, 0x00	; 0
    303c:	10 82       	st	Z, r1
		OCR2   &= 0x00;
    303e:	e3 e4       	ldi	r30, 0x43	; 67
    3040:	f0 e0       	ldi	r31, 0x00	; 0
    3042:	80 81       	ld	r24, Z
    3044:	e3 e4       	ldi	r30, 0x43	; 67
    3046:	f0 e0       	ldi	r31, 0x00	; 0
    3048:	10 82       	st	Z, r1
		TIMSK  &= 0x00;
    304a:	e9 e5       	ldi	r30, 0x59	; 89
    304c:	f0 e0       	ldi	r31, 0x00	; 0
    304e:	90 81       	ld	r25, Z
    3050:	e9 e5       	ldi	r30, 0x59	; 89
    3052:	f0 e0       	ldi	r31, 0x00	; 0
    3054:	10 82       	st	Z, r1
		TCNT2  &= 0x00;
    3056:	e4 e4       	ldi	r30, 0x44	; 68
    3058:	f0 e0       	ldi	r31, 0x00	; 0
    305a:	20 81       	ld	r18, Z
    305c:	e4 e4       	ldi	r30, 0x44	; 68
    305e:	f0 e0       	ldi	r31, 0x00	; 0
    3060:	10 82       	st	Z, r1
		break;
	}
}
    3062:	62 96       	adiw	r28, 0x12	; 18
    3064:	0f b6       	in	r0, 0x3f	; 63
    3066:	f8 94       	cli
    3068:	de bf       	out	0x3e, r29	; 62
    306a:	0f be       	out	0x3f, r0	; 63
    306c:	cd bf       	out	0x3d, r28	; 61
    306e:	cf 91       	pop	r28
    3070:	df 91       	pop	r29
    3072:	08 95       	ret

00003074 <TIMER_STOP>:
/* Description :
 *
 * Function to stop the timer.
 *
 */
void TIMER_STOP(TIMER_ID timer_num){
    3074:	df 93       	push	r29
    3076:	cf 93       	push	r28
    3078:	00 d0       	rcall	.+0      	; 0x307a <TIMER_STOP+0x6>
    307a:	0f 92       	push	r0
    307c:	cd b7       	in	r28, 0x3d	; 61
    307e:	de b7       	in	r29, 0x3e	; 62
    3080:	89 83       	std	Y+1, r24	; 0x01
	switch (timer_num){
    3082:	89 81       	ldd	r24, Y+1	; 0x01
    3084:	28 2f       	mov	r18, r24
    3086:	30 e0       	ldi	r19, 0x00	; 0
    3088:	3b 83       	std	Y+3, r19	; 0x03
    308a:	2a 83       	std	Y+2, r18	; 0x02
    308c:	8a 81       	ldd	r24, Y+2	; 0x02
    308e:	9b 81       	ldd	r25, Y+3	; 0x03
    3090:	81 30       	cpi	r24, 0x01	; 1
    3092:	91 05       	cpc	r25, r1
    3094:	89 f0       	breq	.+34     	; 0x30b8 <TIMER_STOP+0x44>
    3096:	2a 81       	ldd	r18, Y+2	; 0x02
    3098:	3b 81       	ldd	r19, Y+3	; 0x03
    309a:	22 30       	cpi	r18, 0x02	; 2
    309c:	31 05       	cpc	r19, r1
    309e:	a1 f0       	breq	.+40     	; 0x30c8 <TIMER_STOP+0x54>
    30a0:	8a 81       	ldd	r24, Y+2	; 0x02
    30a2:	9b 81       	ldd	r25, Y+3	; 0x03
    30a4:	00 97       	sbiw	r24, 0x00	; 0
    30a6:	b9 f4       	brne	.+46     	; 0x30d6 <TIMER_STOP+0x62>
	case TIMER_0:
		TCCR0= (TCCR0 & (0xF8)); /* clear first 3-bits in TCCR0 register */
    30a8:	a3 e5       	ldi	r26, 0x53	; 83
    30aa:	b0 e0       	ldi	r27, 0x00	; 0
    30ac:	e3 e5       	ldi	r30, 0x53	; 83
    30ae:	f0 e0       	ldi	r31, 0x00	; 0
    30b0:	80 81       	ld	r24, Z
    30b2:	88 7f       	andi	r24, 0xF8	; 248
    30b4:	8c 93       	st	X, r24
    30b6:	0f c0       	rjmp	.+30     	; 0x30d6 <TIMER_STOP+0x62>
		break;
	case TIMER_1:
		TCCR1B= TCCR1B & (0xF8); /* clear first 3-bits in TCCR1B register */
    30b8:	ae e4       	ldi	r26, 0x4E	; 78
    30ba:	b0 e0       	ldi	r27, 0x00	; 0
    30bc:	ee e4       	ldi	r30, 0x4E	; 78
    30be:	f0 e0       	ldi	r31, 0x00	; 0
    30c0:	80 81       	ld	r24, Z
    30c2:	88 7f       	andi	r24, 0xF8	; 248
    30c4:	8c 93       	st	X, r24
    30c6:	07 c0       	rjmp	.+14     	; 0x30d6 <TIMER_STOP+0x62>
			break;
	case TIMER_2:
		TCCR2= TCCR2 & (0xF8);   /* clear first 3-bits in TCCR2 register */
    30c8:	a5 e4       	ldi	r26, 0x45	; 69
    30ca:	b0 e0       	ldi	r27, 0x00	; 0
    30cc:	e5 e4       	ldi	r30, 0x45	; 69
    30ce:	f0 e0       	ldi	r31, 0x00	; 0
    30d0:	80 81       	ld	r24, Z
    30d2:	88 7f       	andi	r24, 0xF8	; 248
    30d4:	8c 93       	st	X, r24
			break;

	}

}
    30d6:	0f 90       	pop	r0
    30d8:	0f 90       	pop	r0
    30da:	0f 90       	pop	r0
    30dc:	cf 91       	pop	r28
    30de:	df 91       	pop	r29
    30e0:	08 95       	ret

000030e2 <TWI_init>:
#include<avr/io.h>
#include "common_macros.h"
/*******************************************************************************
 *                      Functions Definitions                                   *
 *******************************************************************************/
void TWI_init( const TWI_ConfigType*Config_Ptr){
    30e2:	df 93       	push	r29
    30e4:	cf 93       	push	r28
    30e6:	00 d0       	rcall	.+0      	; 0x30e8 <TWI_init+0x6>
    30e8:	cd b7       	in	r28, 0x3d	; 61
    30ea:	de b7       	in	r29, 0x3e	; 62
    30ec:	9a 83       	std	Y+2, r25	; 0x02
    30ee:	89 83       	std	Y+1, r24	; 0x01
	if (Config_Ptr->rate==NORMAL_MODE){
    30f0:	e9 81       	ldd	r30, Y+1	; 0x01
    30f2:	fa 81       	ldd	r31, Y+2	; 0x02
    30f4:	80 81       	ld	r24, Z
    30f6:	88 23       	and	r24, r24
    30f8:	41 f4       	brne	.+16     	; 0x310a <TWI_init+0x28>
		/* Bit Rate: 100 kbps using zero pre-scaler TWPS=00 , F_CPU=8Mhz and TWBR=32 */
		    TWBR = 0x32;
    30fa:	e0 e2       	ldi	r30, 0x20	; 32
    30fc:	f0 e0       	ldi	r31, 0x00	; 0
    30fe:	82 e3       	ldi	r24, 0x32	; 50
    3100:	80 83       	st	Z, r24
			TWSR = 0x00;
    3102:	e1 e2       	ldi	r30, 0x21	; 33
    3104:	f0 e0       	ldi	r31, 0x00	; 0
    3106:	10 82       	st	Z, r1
    3108:	0c c0       	rjmp	.+24     	; 0x3122 <TWI_init+0x40>

	}
	else if (Config_Ptr->rate==FAST_MODE){
    310a:	e9 81       	ldd	r30, Y+1	; 0x01
    310c:	fa 81       	ldd	r31, Y+2	; 0x02
    310e:	80 81       	ld	r24, Z
    3110:	81 30       	cpi	r24, 0x01	; 1
    3112:	39 f4       	brne	.+14     	; 0x3122 <TWI_init+0x40>
			/* Bit Rate: 400 kbps using zero pre-scaler TWPS=00 , F_CPU=8Mhz and TWBR=2 */
			    TWBR = 0x02;
    3114:	e0 e2       	ldi	r30, 0x20	; 32
    3116:	f0 e0       	ldi	r31, 0x00	; 0
    3118:	82 e0       	ldi	r24, 0x02	; 2
    311a:	80 83       	st	Z, r24
				TWSR = 0x00;
    311c:	e1 e2       	ldi	r30, 0x21	; 33
    311e:	f0 e0       	ldi	r31, 0x00	; 0
    3120:	10 82       	st	Z, r1
		}
	 /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
	       General Call Recognition: Off */
	    TWAR =(Config_Ptr->myAdress)<<1; /*enter 7-bit adress*/
    3122:	a2 e2       	ldi	r26, 0x22	; 34
    3124:	b0 e0       	ldi	r27, 0x00	; 0
    3126:	e9 81       	ldd	r30, Y+1	; 0x01
    3128:	fa 81       	ldd	r31, Y+2	; 0x02
    312a:	81 81       	ldd	r24, Z+1	; 0x01
    312c:	88 0f       	add	r24, r24
    312e:	8c 93       	st	X, r24

	    TWCR = (1<<TWEN); /* enable TWI */
    3130:	e6 e5       	ldi	r30, 0x56	; 86
    3132:	f0 e0       	ldi	r31, 0x00	; 0
    3134:	84 e0       	ldi	r24, 0x04	; 4
    3136:	80 83       	st	Z, r24
}
    3138:	0f 90       	pop	r0
    313a:	0f 90       	pop	r0
    313c:	cf 91       	pop	r28
    313e:	df 91       	pop	r29
    3140:	08 95       	ret

00003142 <TWI_start>:
void TWI_start(void)
{
    3142:	df 93       	push	r29
    3144:	cf 93       	push	r28
    3146:	cd b7       	in	r28, 0x3d	; 61
    3148:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    314a:	e6 e5       	ldi	r30, 0x56	; 86
    314c:	f0 e0       	ldi	r31, 0x00	; 0
    314e:	84 ea       	ldi	r24, 0xA4	; 164
    3150:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    3152:	e6 e5       	ldi	r30, 0x56	; 86
    3154:	f0 e0       	ldi	r31, 0x00	; 0
    3156:	80 81       	ld	r24, Z
    3158:	88 23       	and	r24, r24
    315a:	dc f7       	brge	.-10     	; 0x3152 <TWI_start+0x10>
}
    315c:	cf 91       	pop	r28
    315e:	df 91       	pop	r29
    3160:	08 95       	ret

00003162 <TWI_stop>:

void TWI_stop(void)
{
    3162:	df 93       	push	r29
    3164:	cf 93       	push	r28
    3166:	cd b7       	in	r28, 0x3d	; 61
    3168:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    316a:	e6 e5       	ldi	r30, 0x56	; 86
    316c:	f0 e0       	ldi	r31, 0x00	; 0
    316e:	84 e9       	ldi	r24, 0x94	; 148
    3170:	80 83       	st	Z, r24
}
    3172:	cf 91       	pop	r28
    3174:	df 91       	pop	r29
    3176:	08 95       	ret

00003178 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    3178:	df 93       	push	r29
    317a:	cf 93       	push	r28
    317c:	0f 92       	push	r0
    317e:	cd b7       	in	r28, 0x3d	; 61
    3180:	de b7       	in	r29, 0x3e	; 62
    3182:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    3184:	e3 e2       	ldi	r30, 0x23	; 35
    3186:	f0 e0       	ldi	r31, 0x00	; 0
    3188:	89 81       	ldd	r24, Y+1	; 0x01
    318a:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    318c:	e6 e5       	ldi	r30, 0x56	; 86
    318e:	f0 e0       	ldi	r31, 0x00	; 0
    3190:	84 e8       	ldi	r24, 0x84	; 132
    3192:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    3194:	e6 e5       	ldi	r30, 0x56	; 86
    3196:	f0 e0       	ldi	r31, 0x00	; 0
    3198:	80 81       	ld	r24, Z
    319a:	88 23       	and	r24, r24
    319c:	dc f7       	brge	.-10     	; 0x3194 <TWI_writeByte+0x1c>
}
    319e:	0f 90       	pop	r0
    31a0:	cf 91       	pop	r28
    31a2:	df 91       	pop	r29
    31a4:	08 95       	ret

000031a6 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    31a6:	df 93       	push	r29
    31a8:	cf 93       	push	r28
    31aa:	cd b7       	in	r28, 0x3d	; 61
    31ac:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    31ae:	e6 e5       	ldi	r30, 0x56	; 86
    31b0:	f0 e0       	ldi	r31, 0x00	; 0
    31b2:	84 ec       	ldi	r24, 0xC4	; 196
    31b4:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    31b6:	e6 e5       	ldi	r30, 0x56	; 86
    31b8:	f0 e0       	ldi	r31, 0x00	; 0
    31ba:	80 81       	ld	r24, Z
    31bc:	88 23       	and	r24, r24
    31be:	dc f7       	brge	.-10     	; 0x31b6 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    31c0:	e3 e2       	ldi	r30, 0x23	; 35
    31c2:	f0 e0       	ldi	r31, 0x00	; 0
    31c4:	80 81       	ld	r24, Z
}
    31c6:	cf 91       	pop	r28
    31c8:	df 91       	pop	r29
    31ca:	08 95       	ret

000031cc <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    31cc:	df 93       	push	r29
    31ce:	cf 93       	push	r28
    31d0:	cd b7       	in	r28, 0x3d	; 61
    31d2:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    31d4:	e6 e5       	ldi	r30, 0x56	; 86
    31d6:	f0 e0       	ldi	r31, 0x00	; 0
    31d8:	84 e8       	ldi	r24, 0x84	; 132
    31da:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    31dc:	e6 e5       	ldi	r30, 0x56	; 86
    31de:	f0 e0       	ldi	r31, 0x00	; 0
    31e0:	80 81       	ld	r24, Z
    31e2:	88 23       	and	r24, r24
    31e4:	dc f7       	brge	.-10     	; 0x31dc <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    31e6:	e3 e2       	ldi	r30, 0x23	; 35
    31e8:	f0 e0       	ldi	r31, 0x00	; 0
    31ea:	80 81       	ld	r24, Z
}
    31ec:	cf 91       	pop	r28
    31ee:	df 91       	pop	r29
    31f0:	08 95       	ret

000031f2 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    31f2:	df 93       	push	r29
    31f4:	cf 93       	push	r28
    31f6:	0f 92       	push	r0
    31f8:	cd b7       	in	r28, 0x3d	; 61
    31fa:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    31fc:	e1 e2       	ldi	r30, 0x21	; 33
    31fe:	f0 e0       	ldi	r31, 0x00	; 0
    3200:	80 81       	ld	r24, Z
    3202:	88 7f       	andi	r24, 0xF8	; 248
    3204:	89 83       	std	Y+1, r24	; 0x01
    return status;
    3206:	89 81       	ldd	r24, Y+1	; 0x01
}
    3208:	0f 90       	pop	r0
    320a:	cf 91       	pop	r28
    320c:	df 91       	pop	r29
    320e:	08 95       	ret

00003210 <UART_init>:
 * Function responsible for Initialize the UART device by:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const Uart_ConfigType * Config_Ptr){
    3210:	2f 92       	push	r2
    3212:	3f 92       	push	r3
    3214:	4f 92       	push	r4
    3216:	5f 92       	push	r5
    3218:	6f 92       	push	r6
    321a:	7f 92       	push	r7
    321c:	8f 92       	push	r8
    321e:	9f 92       	push	r9
    3220:	af 92       	push	r10
    3222:	bf 92       	push	r11
    3224:	cf 92       	push	r12
    3226:	df 92       	push	r13
    3228:	ef 92       	push	r14
    322a:	ff 92       	push	r15
    322c:	0f 93       	push	r16
    322e:	1f 93       	push	r17
    3230:	df 93       	push	r29
    3232:	cf 93       	push	r28
    3234:	cd b7       	in	r28, 0x3d	; 61
    3236:	de b7       	in	r29, 0x3e	; 62
    3238:	e8 97       	sbiw	r28, 0x38	; 56
    323a:	0f b6       	in	r0, 0x3f	; 63
    323c:	f8 94       	cli
    323e:	de bf       	out	0x3e, r29	; 62
    3240:	0f be       	out	0x3f, r0	; 63
    3242:	cd bf       	out	0x3d, r28	; 61
    3244:	9b 87       	std	Y+11, r25	; 0x0b
    3246:	8a 87       	std	Y+10, r24	; 0x0a
	/************************** UCSRA Description **************************
	 * Bit 1=U2X
	 *U2X=1 =>> Asynchronous double speed mode
	 *U2X=0 =>> Asynchronous normal mode
	 ***********************************************************************/
	UCSRA=(UCSRA&(0xF2))|((Config_Ptr->mode)<<U2X);
    3248:	ab e2       	ldi	r26, 0x2B	; 43
    324a:	b0 e0       	ldi	r27, 0x00	; 0
    324c:	eb e2       	ldi	r30, 0x2B	; 43
    324e:	f0 e0       	ldi	r31, 0x00	; 0
    3250:	80 81       	ld	r24, Z
    3252:	28 2f       	mov	r18, r24
    3254:	22 7f       	andi	r18, 0xF2	; 242
    3256:	ea 85       	ldd	r30, Y+10	; 0x0a
    3258:	fb 85       	ldd	r31, Y+11	; 0x0b
    325a:	80 81       	ld	r24, Z
    325c:	88 2f       	mov	r24, r24
    325e:	90 e0       	ldi	r25, 0x00	; 0
    3260:	88 0f       	add	r24, r24
    3262:	99 1f       	adc	r25, r25
    3264:	82 2b       	or	r24, r18
    3266:	8c 93       	st	X, r24
	 * TXCIE = 0 Disable USART Tx Complete Interrupt Enable
	 * UDRIE = 0 Disable USART Data Register Empty Interrupt Enable
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 ***********************************************************************/
	UCSRB = (1<<RXEN) | (1<<TXEN);
    3268:	ea e2       	ldi	r30, 0x2A	; 42
    326a:	f0 e0       	ldi	r31, 0x00	; 0
    326c:	88 e1       	ldi	r24, 0x18	; 24
    326e:	80 83       	st	Z, r24
	 *UCSZ0=1 ,UCSZ1=1 ,UCSZ2=1 =>> 5-bit
	 * Bit 0: UCPOL, this bit is used for Synchronous mode only
	 *UCPOL=0  =>> Asynchronous mode is used

	 ***********************************************************************/
	UCSRC |= (1<<URSEL);
    3270:	a0 e4       	ldi	r26, 0x40	; 64
    3272:	b0 e0       	ldi	r27, 0x00	; 0
    3274:	e0 e4       	ldi	r30, 0x40	; 64
    3276:	f0 e0       	ldi	r31, 0x00	; 0
    3278:	80 81       	ld	r24, Z
    327a:	80 68       	ori	r24, 0x80	; 128
    327c:	8c 93       	st	X, r24
	UCSRC =(UCSRC&(0xCF))|((Config_Ptr->parity)<<UPM0);
    327e:	a0 e4       	ldi	r26, 0x40	; 64
    3280:	b0 e0       	ldi	r27, 0x00	; 0
    3282:	e0 e4       	ldi	r30, 0x40	; 64
    3284:	f0 e0       	ldi	r31, 0x00	; 0
    3286:	80 81       	ld	r24, Z
    3288:	28 2f       	mov	r18, r24
    328a:	2f 7c       	andi	r18, 0xCF	; 207
    328c:	ea 85       	ldd	r30, Y+10	; 0x0a
    328e:	fb 85       	ldd	r31, Y+11	; 0x0b
    3290:	82 81       	ldd	r24, Z+2	; 0x02
    3292:	88 2f       	mov	r24, r24
    3294:	90 e0       	ldi	r25, 0x00	; 0
    3296:	82 95       	swap	r24
    3298:	92 95       	swap	r25
    329a:	90 7f       	andi	r25, 0xF0	; 240
    329c:	98 27       	eor	r25, r24
    329e:	80 7f       	andi	r24, 0xF0	; 240
    32a0:	98 27       	eor	r25, r24
    32a2:	82 2b       	or	r24, r18
    32a4:	8c 93       	st	X, r24
	UCSRC =(UCSRC&(0xCF))|((Config_Ptr->stop)<<USBS);
    32a6:	a0 e4       	ldi	r26, 0x40	; 64
    32a8:	b0 e0       	ldi	r27, 0x00	; 0
    32aa:	e0 e4       	ldi	r30, 0x40	; 64
    32ac:	f0 e0       	ldi	r31, 0x00	; 0
    32ae:	80 81       	ld	r24, Z
    32b0:	28 2f       	mov	r18, r24
    32b2:	2f 7c       	andi	r18, 0xCF	; 207
    32b4:	ea 85       	ldd	r30, Y+10	; 0x0a
    32b6:	fb 85       	ldd	r31, Y+11	; 0x0b
    32b8:	83 81       	ldd	r24, Z+3	; 0x03
    32ba:	88 2f       	mov	r24, r24
    32bc:	90 e0       	ldi	r25, 0x00	; 0
    32be:	88 0f       	add	r24, r24
    32c0:	99 1f       	adc	r25, r25
    32c2:	88 0f       	add	r24, r24
    32c4:	99 1f       	adc	r25, r25
    32c6:	88 0f       	add	r24, r24
    32c8:	99 1f       	adc	r25, r25
    32ca:	82 2b       	or	r24, r18
    32cc:	8c 93       	st	X, r24
	if(Config_Ptr->size==7){
    32ce:	ea 85       	ldd	r30, Y+10	; 0x0a
    32d0:	fb 85       	ldd	r31, Y+11	; 0x0b
    32d2:	81 81       	ldd	r24, Z+1	; 0x01
    32d4:	87 30       	cpi	r24, 0x07	; 7
    32d6:	c9 f4       	brne	.+50     	; 0x330a <UART_init+0xfa>
		UCSRC =(UCSRC&(0xCF))|(((Config_Ptr->stop)-4)<<UCSZ0);
    32d8:	a0 e4       	ldi	r26, 0x40	; 64
    32da:	b0 e0       	ldi	r27, 0x00	; 0
    32dc:	e0 e4       	ldi	r30, 0x40	; 64
    32de:	f0 e0       	ldi	r31, 0x00	; 0
    32e0:	80 81       	ld	r24, Z
    32e2:	28 2f       	mov	r18, r24
    32e4:	2f 7c       	andi	r18, 0xCF	; 207
    32e6:	ea 85       	ldd	r30, Y+10	; 0x0a
    32e8:	fb 85       	ldd	r31, Y+11	; 0x0b
    32ea:	83 81       	ldd	r24, Z+3	; 0x03
    32ec:	88 2f       	mov	r24, r24
    32ee:	90 e0       	ldi	r25, 0x00	; 0
    32f0:	04 97       	sbiw	r24, 0x04	; 4
    32f2:	88 0f       	add	r24, r24
    32f4:	99 1f       	adc	r25, r25
    32f6:	82 2b       	or	r24, r18
    32f8:	8c 93       	st	X, r24
		UCSRB |=(1<<UCSZ2);
    32fa:	aa e2       	ldi	r26, 0x2A	; 42
    32fc:	b0 e0       	ldi	r27, 0x00	; 0
    32fe:	ea e2       	ldi	r30, 0x2A	; 42
    3300:	f0 e0       	ldi	r31, 0x00	; 0
    3302:	80 81       	ld	r24, Z
    3304:	84 60       	ori	r24, 0x04	; 4
    3306:	8c 93       	st	X, r24
    3308:	10 c0       	rjmp	.+32     	; 0x332a <UART_init+0x11a>
	}
	else {
		UCSRC =(UCSRC&(0xCF))|((Config_Ptr->stop)<<UCSZ0);
    330a:	a0 e4       	ldi	r26, 0x40	; 64
    330c:	b0 e0       	ldi	r27, 0x00	; 0
    330e:	e0 e4       	ldi	r30, 0x40	; 64
    3310:	f0 e0       	ldi	r31, 0x00	; 0
    3312:	80 81       	ld	r24, Z
    3314:	28 2f       	mov	r18, r24
    3316:	2f 7c       	andi	r18, 0xCF	; 207
    3318:	ea 85       	ldd	r30, Y+10	; 0x0a
    331a:	fb 85       	ldd	r31, Y+11	; 0x0b
    331c:	83 81       	ldd	r24, Z+3	; 0x03
    331e:	88 2f       	mov	r24, r24
    3320:	90 e0       	ldi	r25, 0x00	; 0
    3322:	88 0f       	add	r24, r24
    3324:	99 1f       	adc	r25, r25
    3326:	82 2b       	or	r24, r18
    3328:	8c 93       	st	X, r24
	}
	switch (Config_Ptr->mode){
    332a:	ea 85       	ldd	r30, Y+10	; 0x0a
    332c:	fb 85       	ldd	r31, Y+11	; 0x0b
    332e:	80 81       	ld	r24, Z
    3330:	28 2f       	mov	r18, r24
    3332:	30 e0       	ldi	r19, 0x00	; 0
    3334:	3d 8b       	std	Y+21, r19	; 0x15
    3336:	2c 8b       	std	Y+20, r18	; 0x14
    3338:	8c 89       	ldd	r24, Y+20	; 0x14
    333a:	9d 89       	ldd	r25, Y+21	; 0x15
    333c:	00 97       	sbiw	r24, 0x00	; 0
    333e:	31 f0       	breq	.+12     	; 0x334c <UART_init+0x13c>
    3340:	ec 89       	ldd	r30, Y+20	; 0x14
    3342:	fd 89       	ldd	r31, Y+21	; 0x15
    3344:	e1 30       	cpi	r30, 0x01	; 1
    3346:	f1 05       	cpc	r31, r1
    3348:	21 f0       	breq	.+8      	; 0x3352 <UART_init+0x142>
    334a:	05 c0       	rjmp	.+10     	; 0x3356 <UART_init+0x146>
	case 0:
		factor=16;
    334c:	80 e1       	ldi	r24, 0x10	; 16
    334e:	89 87       	std	Y+9, r24	; 0x09
    3350:	02 c0       	rjmp	.+4      	; 0x3356 <UART_init+0x146>
		break;
	case 1:
		factor=8;
    3352:	88 e0       	ldi	r24, 0x08	; 8
    3354:	89 87       	std	Y+9, r24	; 0x09
		break;
	}
	boudRatePrescaler=((F_CPU)/(factor*Config_Ptr->boudRate))-1;
    3356:	89 85       	ldd	r24, Y+9	; 0x09
    3358:	a8 2e       	mov	r10, r24
    335a:	bb 24       	eor	r11, r11
    335c:	cc 24       	eor	r12, r12
    335e:	dd 24       	eor	r13, r13
    3360:	ee 24       	eor	r14, r14
    3362:	ff 24       	eor	r15, r15
    3364:	87 01       	movw	r16, r14
    3366:	ea 85       	ldd	r30, Y+10	; 0x0a
    3368:	fb 85       	ldd	r31, Y+11	; 0x0b
    336a:	24 80       	ldd	r2, Z+4	; 0x04
    336c:	35 80       	ldd	r3, Z+5	; 0x05
    336e:	46 80       	ldd	r4, Z+6	; 0x06
    3370:	57 80       	ldd	r5, Z+7	; 0x07
    3372:	60 84       	ldd	r6, Z+8	; 0x08
    3374:	71 84       	ldd	r7, Z+9	; 0x09
    3376:	82 84       	ldd	r8, Z+10	; 0x0a
    3378:	93 84       	ldd	r9, Z+11	; 0x0b
    337a:	2a 2d       	mov	r18, r10
    337c:	3b 2d       	mov	r19, r11
    337e:	4c 2d       	mov	r20, r12
    3380:	5d 2d       	mov	r21, r13
    3382:	6e 2d       	mov	r22, r14
    3384:	7f 2d       	mov	r23, r15
    3386:	80 2f       	mov	r24, r16
    3388:	91 2f       	mov	r25, r17
    338a:	a2 2c       	mov	r10, r2
    338c:	b3 2c       	mov	r11, r3
    338e:	c4 2c       	mov	r12, r4
    3390:	d5 2c       	mov	r13, r5
    3392:	e6 2c       	mov	r14, r6
    3394:	f7 2c       	mov	r15, r7
    3396:	08 2d       	mov	r16, r8
    3398:	19 2d       	mov	r17, r9
    339a:	0e 94 49 00 	call	0x92	; 0x92 <__muldi3>
    339e:	a2 2e       	mov	r10, r18
    33a0:	b3 2e       	mov	r11, r19
    33a2:	c4 2e       	mov	r12, r20
    33a4:	d5 2e       	mov	r13, r21
    33a6:	e6 2e       	mov	r14, r22
    33a8:	f7 2e       	mov	r15, r23
    33aa:	08 2f       	mov	r16, r24
    33ac:	19 2f       	mov	r17, r25
    33ae:	2a 2c       	mov	r2, r10
    33b0:	3b 2c       	mov	r3, r11
    33b2:	4c 2c       	mov	r4, r12
    33b4:	5d 2c       	mov	r5, r13
    33b6:	6e 2c       	mov	r6, r14
    33b8:	7f 2c       	mov	r7, r15
    33ba:	80 2e       	mov	r8, r16
    33bc:	91 2e       	mov	r9, r17
    33be:	20 e4       	ldi	r18, 0x40	; 64
    33c0:	32 e4       	ldi	r19, 0x42	; 66
    33c2:	4f e0       	ldi	r20, 0x0F	; 15
    33c4:	50 e0       	ldi	r21, 0x00	; 0
    33c6:	60 e0       	ldi	r22, 0x00	; 0
    33c8:	70 e0       	ldi	r23, 0x00	; 0
    33ca:	80 e0       	ldi	r24, 0x00	; 0
    33cc:	90 e0       	ldi	r25, 0x00	; 0
    33ce:	a2 2c       	mov	r10, r2
    33d0:	b3 2c       	mov	r11, r3
    33d2:	c4 2c       	mov	r12, r4
    33d4:	d5 2c       	mov	r13, r5
    33d6:	e6 2c       	mov	r14, r6
    33d8:	f7 2c       	mov	r15, r7
    33da:	08 2d       	mov	r16, r8
    33dc:	19 2d       	mov	r17, r9
    33de:	0e 94 ef 01 	call	0x3de	; 0x3de <__udivdi3>
    33e2:	a2 2e       	mov	r10, r18
    33e4:	b3 2e       	mov	r11, r19
    33e6:	c4 2e       	mov	r12, r20
    33e8:	d5 2e       	mov	r13, r21
    33ea:	e6 2e       	mov	r14, r22
    33ec:	f7 2e       	mov	r15, r23
    33ee:	08 2f       	mov	r16, r24
    33f0:	19 2f       	mov	r17, r25
    33f2:	ac 86       	std	Y+12, r10	; 0x0c
    33f4:	bd 86       	std	Y+13, r11	; 0x0d
    33f6:	ce 86       	std	Y+14, r12	; 0x0e
    33f8:	df 86       	std	Y+15, r13	; 0x0f
    33fa:	e8 8a       	std	Y+16, r14	; 0x10
    33fc:	f9 8a       	std	Y+17, r15	; 0x11
    33fe:	0a 8b       	std	Y+18, r16	; 0x12
    3400:	1b 8b       	std	Y+19, r17	; 0x13
    3402:	ff ef       	ldi	r31, 0xFF	; 255
    3404:	fe 8b       	std	Y+22, r31	; 0x16
    3406:	2f ef       	ldi	r18, 0xFF	; 255
    3408:	2f 8b       	std	Y+23, r18	; 0x17
    340a:	3f ef       	ldi	r19, 0xFF	; 255
    340c:	38 8f       	std	Y+24, r19	; 0x18
    340e:	8f ef       	ldi	r24, 0xFF	; 255
    3410:	89 8f       	std	Y+25, r24	; 0x19
    3412:	9f ef       	ldi	r25, 0xFF	; 255
    3414:	9a 8f       	std	Y+26, r25	; 0x1a
    3416:	ef ef       	ldi	r30, 0xFF	; 255
    3418:	eb 8f       	std	Y+27, r30	; 0x1b
    341a:	ff ef       	ldi	r31, 0xFF	; 255
    341c:	fc 8f       	std	Y+28, r31	; 0x1c
    341e:	2f ef       	ldi	r18, 0xFF	; 255
    3420:	2d 8f       	std	Y+29, r18	; 0x1d
    3422:	3c 85       	ldd	r19, Y+12	; 0x0c
    3424:	8e 89       	ldd	r24, Y+22	; 0x16
    3426:	38 0f       	add	r19, r24
    3428:	3e 8f       	std	Y+30, r19	; 0x1e
    342a:	91 e0       	ldi	r25, 0x01	; 1
    342c:	9e a3       	std	Y+38, r25	; 0x26
    342e:	ee 8d       	ldd	r30, Y+30	; 0x1e
    3430:	fc 85       	ldd	r31, Y+12	; 0x0c
    3432:	ef 17       	cp	r30, r31
    3434:	08 f0       	brcs	.+2      	; 0x3438 <UART_init+0x228>
    3436:	1e a2       	std	Y+38, r1	; 0x26
    3438:	2d 85       	ldd	r18, Y+13	; 0x0d
    343a:	3f 89       	ldd	r19, Y+23	; 0x17
    343c:	23 0f       	add	r18, r19
    343e:	2f 8f       	std	Y+31, r18	; 0x1f
    3440:	81 e0       	ldi	r24, 0x01	; 1
    3442:	8f a3       	std	Y+39, r24	; 0x27
    3444:	9f 8d       	ldd	r25, Y+31	; 0x1f
    3446:	ed 85       	ldd	r30, Y+13	; 0x0d
    3448:	9e 17       	cp	r25, r30
    344a:	08 f0       	brcs	.+2      	; 0x344e <UART_init+0x23e>
    344c:	1f a2       	std	Y+39, r1	; 0x27
    344e:	fe a1       	ldd	r31, Y+38	; 0x26
    3450:	2f 8d       	ldd	r18, Y+31	; 0x1f
    3452:	f2 0f       	add	r31, r18
    3454:	f8 a7       	std	Y+40, r31	; 0x28
    3456:	31 e0       	ldi	r19, 0x01	; 1
    3458:	39 a7       	std	Y+41, r19	; 0x29
    345a:	88 a5       	ldd	r24, Y+40	; 0x28
    345c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    345e:	89 17       	cp	r24, r25
    3460:	08 f0       	brcs	.+2      	; 0x3464 <UART_init+0x254>
    3462:	19 a6       	std	Y+41, r1	; 0x29
    3464:	ef a1       	ldd	r30, Y+39	; 0x27
    3466:	f9 a5       	ldd	r31, Y+41	; 0x29
    3468:	ef 2b       	or	r30, r31
    346a:	ef a3       	std	Y+39, r30	; 0x27
    346c:	28 a5       	ldd	r18, Y+40	; 0x28
    346e:	2f 8f       	std	Y+31, r18	; 0x1f
    3470:	3e 85       	ldd	r19, Y+14	; 0x0e
    3472:	88 8d       	ldd	r24, Y+24	; 0x18
    3474:	38 0f       	add	r19, r24
    3476:	38 a3       	std	Y+32, r19	; 0x20
    3478:	91 e0       	ldi	r25, 0x01	; 1
    347a:	9a a7       	std	Y+42, r25	; 0x2a
    347c:	e8 a1       	ldd	r30, Y+32	; 0x20
    347e:	fe 85       	ldd	r31, Y+14	; 0x0e
    3480:	ef 17       	cp	r30, r31
    3482:	08 f0       	brcs	.+2      	; 0x3486 <UART_init+0x276>
    3484:	1a a6       	std	Y+42, r1	; 0x2a
    3486:	2f a1       	ldd	r18, Y+39	; 0x27
    3488:	38 a1       	ldd	r19, Y+32	; 0x20
    348a:	23 0f       	add	r18, r19
    348c:	2b a7       	std	Y+43, r18	; 0x2b
    348e:	81 e0       	ldi	r24, 0x01	; 1
    3490:	8c a7       	std	Y+44, r24	; 0x2c
    3492:	9b a5       	ldd	r25, Y+43	; 0x2b
    3494:	e8 a1       	ldd	r30, Y+32	; 0x20
    3496:	9e 17       	cp	r25, r30
    3498:	08 f0       	brcs	.+2      	; 0x349c <UART_init+0x28c>
    349a:	1c a6       	std	Y+44, r1	; 0x2c
    349c:	fa a5       	ldd	r31, Y+42	; 0x2a
    349e:	2c a5       	ldd	r18, Y+44	; 0x2c
    34a0:	f2 2b       	or	r31, r18
    34a2:	fa a7       	std	Y+42, r31	; 0x2a
    34a4:	3b a5       	ldd	r19, Y+43	; 0x2b
    34a6:	38 a3       	std	Y+32, r19	; 0x20
    34a8:	8f 85       	ldd	r24, Y+15	; 0x0f
    34aa:	99 8d       	ldd	r25, Y+25	; 0x19
    34ac:	89 0f       	add	r24, r25
    34ae:	89 a3       	std	Y+33, r24	; 0x21
    34b0:	e1 e0       	ldi	r30, 0x01	; 1
    34b2:	ed a7       	std	Y+45, r30	; 0x2d
    34b4:	f9 a1       	ldd	r31, Y+33	; 0x21
    34b6:	2f 85       	ldd	r18, Y+15	; 0x0f
    34b8:	f2 17       	cp	r31, r18
    34ba:	08 f0       	brcs	.+2      	; 0x34be <UART_init+0x2ae>
    34bc:	1d a6       	std	Y+45, r1	; 0x2d
    34be:	3a a5       	ldd	r19, Y+42	; 0x2a
    34c0:	89 a1       	ldd	r24, Y+33	; 0x21
    34c2:	38 0f       	add	r19, r24
    34c4:	3e a7       	std	Y+46, r19	; 0x2e
    34c6:	91 e0       	ldi	r25, 0x01	; 1
    34c8:	9f a7       	std	Y+47, r25	; 0x2f
    34ca:	ee a5       	ldd	r30, Y+46	; 0x2e
    34cc:	f9 a1       	ldd	r31, Y+33	; 0x21
    34ce:	ef 17       	cp	r30, r31
    34d0:	08 f0       	brcs	.+2      	; 0x34d4 <UART_init+0x2c4>
    34d2:	1f a6       	std	Y+47, r1	; 0x2f
    34d4:	2d a5       	ldd	r18, Y+45	; 0x2d
    34d6:	3f a5       	ldd	r19, Y+47	; 0x2f
    34d8:	23 2b       	or	r18, r19
    34da:	2d a7       	std	Y+45, r18	; 0x2d
    34dc:	8e a5       	ldd	r24, Y+46	; 0x2e
    34de:	89 a3       	std	Y+33, r24	; 0x21
    34e0:	98 89       	ldd	r25, Y+16	; 0x10
    34e2:	ea 8d       	ldd	r30, Y+26	; 0x1a
    34e4:	9e 0f       	add	r25, r30
    34e6:	9a a3       	std	Y+34, r25	; 0x22
    34e8:	f1 e0       	ldi	r31, 0x01	; 1
    34ea:	f8 ab       	std	Y+48, r31	; 0x30
    34ec:	2a a1       	ldd	r18, Y+34	; 0x22
    34ee:	38 89       	ldd	r19, Y+16	; 0x10
    34f0:	23 17       	cp	r18, r19
    34f2:	08 f0       	brcs	.+2      	; 0x34f6 <UART_init+0x2e6>
    34f4:	18 aa       	std	Y+48, r1	; 0x30
    34f6:	8d a5       	ldd	r24, Y+45	; 0x2d
    34f8:	9a a1       	ldd	r25, Y+34	; 0x22
    34fa:	89 0f       	add	r24, r25
    34fc:	89 ab       	std	Y+49, r24	; 0x31
    34fe:	e1 e0       	ldi	r30, 0x01	; 1
    3500:	ea ab       	std	Y+50, r30	; 0x32
    3502:	f9 a9       	ldd	r31, Y+49	; 0x31
    3504:	2a a1       	ldd	r18, Y+34	; 0x22
    3506:	f2 17       	cp	r31, r18
    3508:	08 f0       	brcs	.+2      	; 0x350c <UART_init+0x2fc>
    350a:	1a aa       	std	Y+50, r1	; 0x32
    350c:	38 a9       	ldd	r19, Y+48	; 0x30
    350e:	8a a9       	ldd	r24, Y+50	; 0x32
    3510:	38 2b       	or	r19, r24
    3512:	38 ab       	std	Y+48, r19	; 0x30
    3514:	99 a9       	ldd	r25, Y+49	; 0x31
    3516:	9a a3       	std	Y+34, r25	; 0x22
    3518:	e9 89       	ldd	r30, Y+17	; 0x11
    351a:	fb 8d       	ldd	r31, Y+27	; 0x1b
    351c:	ef 0f       	add	r30, r31
    351e:	eb a3       	std	Y+35, r30	; 0x23
    3520:	21 e0       	ldi	r18, 0x01	; 1
    3522:	2b ab       	std	Y+51, r18	; 0x33
    3524:	3b a1       	ldd	r19, Y+35	; 0x23
    3526:	89 89       	ldd	r24, Y+17	; 0x11
    3528:	38 17       	cp	r19, r24
    352a:	08 f0       	brcs	.+2      	; 0x352e <UART_init+0x31e>
    352c:	1b aa       	std	Y+51, r1	; 0x33
    352e:	98 a9       	ldd	r25, Y+48	; 0x30
    3530:	eb a1       	ldd	r30, Y+35	; 0x23
    3532:	9e 0f       	add	r25, r30
    3534:	9c ab       	std	Y+52, r25	; 0x34
    3536:	f1 e0       	ldi	r31, 0x01	; 1
    3538:	fd ab       	std	Y+53, r31	; 0x35
    353a:	2c a9       	ldd	r18, Y+52	; 0x34
    353c:	3b a1       	ldd	r19, Y+35	; 0x23
    353e:	23 17       	cp	r18, r19
    3540:	08 f0       	brcs	.+2      	; 0x3544 <UART_init+0x334>
    3542:	1d aa       	std	Y+53, r1	; 0x35
    3544:	8b a9       	ldd	r24, Y+51	; 0x33
    3546:	9d a9       	ldd	r25, Y+53	; 0x35
    3548:	89 2b       	or	r24, r25
    354a:	8b ab       	std	Y+51, r24	; 0x33
    354c:	ec a9       	ldd	r30, Y+52	; 0x34
    354e:	eb a3       	std	Y+35, r30	; 0x23
    3550:	fa 89       	ldd	r31, Y+18	; 0x12
    3552:	2c 8d       	ldd	r18, Y+28	; 0x1c
    3554:	f2 0f       	add	r31, r18
    3556:	fc a3       	std	Y+36, r31	; 0x24
    3558:	31 e0       	ldi	r19, 0x01	; 1
    355a:	3e ab       	std	Y+54, r19	; 0x36
    355c:	8c a1       	ldd	r24, Y+36	; 0x24
    355e:	9a 89       	ldd	r25, Y+18	; 0x12
    3560:	89 17       	cp	r24, r25
    3562:	08 f0       	brcs	.+2      	; 0x3566 <UART_init+0x356>
    3564:	1e aa       	std	Y+54, r1	; 0x36
    3566:	eb a9       	ldd	r30, Y+51	; 0x33
    3568:	fc a1       	ldd	r31, Y+36	; 0x24
    356a:	ef 0f       	add	r30, r31
    356c:	ef ab       	std	Y+55, r30	; 0x37
    356e:	21 e0       	ldi	r18, 0x01	; 1
    3570:	28 af       	std	Y+56, r18	; 0x38
    3572:	3f a9       	ldd	r19, Y+55	; 0x37
    3574:	8c a1       	ldd	r24, Y+36	; 0x24
    3576:	38 17       	cp	r19, r24
    3578:	08 f0       	brcs	.+2      	; 0x357c <UART_init+0x36c>
    357a:	18 ae       	std	Y+56, r1	; 0x38
    357c:	9e a9       	ldd	r25, Y+54	; 0x36
    357e:	e8 ad       	ldd	r30, Y+56	; 0x38
    3580:	9e 2b       	or	r25, r30
    3582:	9e ab       	std	Y+54, r25	; 0x36
    3584:	ff a9       	ldd	r31, Y+55	; 0x37
    3586:	fc a3       	std	Y+36, r31	; 0x24
    3588:	2b 89       	ldd	r18, Y+19	; 0x13
    358a:	3d 8d       	ldd	r19, Y+29	; 0x1d
    358c:	23 0f       	add	r18, r19
    358e:	2d a3       	std	Y+37, r18	; 0x25
    3590:	8e a9       	ldd	r24, Y+54	; 0x36
    3592:	9d a1       	ldd	r25, Y+37	; 0x25
    3594:	89 0f       	add	r24, r25
    3596:	8d a3       	std	Y+37, r24	; 0x25
    3598:	ee 8d       	ldd	r30, Y+30	; 0x1e
    359a:	e9 83       	std	Y+1, r30	; 0x01
    359c:	ff 8d       	ldd	r31, Y+31	; 0x1f
    359e:	fa 83       	std	Y+2, r31	; 0x02
    35a0:	28 a1       	ldd	r18, Y+32	; 0x20
    35a2:	2b 83       	std	Y+3, r18	; 0x03
    35a4:	39 a1       	ldd	r19, Y+33	; 0x21
    35a6:	3c 83       	std	Y+4, r19	; 0x04
    35a8:	8a a1       	ldd	r24, Y+34	; 0x22
    35aa:	8d 83       	std	Y+5, r24	; 0x05
    35ac:	9b a1       	ldd	r25, Y+35	; 0x23
    35ae:	9e 83       	std	Y+6, r25	; 0x06
    35b0:	ec a1       	ldd	r30, Y+36	; 0x24
    35b2:	ef 83       	std	Y+7, r30	; 0x07
    35b4:	fd a1       	ldd	r31, Y+37	; 0x25
    35b6:	f8 87       	std	Y+8, r31	; 0x08
	UBRRH = boudRatePrescaler>>8;
    35b8:	88 24       	eor	r8, r8
    35ba:	99 24       	eor	r9, r9
    35bc:	68 94       	set
    35be:	86 f8       	bld	r8, 6
    35c0:	29 81       	ldd	r18, Y+1	; 0x01
    35c2:	3a 81       	ldd	r19, Y+2	; 0x02
    35c4:	4b 81       	ldd	r20, Y+3	; 0x03
    35c6:	5c 81       	ldd	r21, Y+4	; 0x04
    35c8:	6d 81       	ldd	r22, Y+5	; 0x05
    35ca:	7e 81       	ldd	r23, Y+6	; 0x06
    35cc:	8f 81       	ldd	r24, Y+7	; 0x07
    35ce:	98 85       	ldd	r25, Y+8	; 0x08
    35d0:	08 e0       	ldi	r16, 0x08	; 8
    35d2:	0e 94 44 01 	call	0x288	; 0x288 <__lshrdi3>
    35d6:	a2 2e       	mov	r10, r18
    35d8:	b3 2e       	mov	r11, r19
    35da:	c4 2e       	mov	r12, r20
    35dc:	d5 2e       	mov	r13, r21
    35de:	e6 2e       	mov	r14, r22
    35e0:	f7 2e       	mov	r15, r23
    35e2:	08 2f       	mov	r16, r24
    35e4:	19 2f       	mov	r17, r25
    35e6:	2a 2d       	mov	r18, r10
    35e8:	3b 2d       	mov	r19, r11
    35ea:	4c 2d       	mov	r20, r12
    35ec:	5d 2d       	mov	r21, r13
    35ee:	6e 2d       	mov	r22, r14
    35f0:	7f 2d       	mov	r23, r15
    35f2:	80 2f       	mov	r24, r16
    35f4:	91 2f       	mov	r25, r17
    35f6:	82 2f       	mov	r24, r18
    35f8:	f4 01       	movw	r30, r8
    35fa:	80 83       	st	Z, r24
	UBRRL = boudRatePrescaler;
    35fc:	e9 e2       	ldi	r30, 0x29	; 41
    35fe:	f0 e0       	ldi	r31, 0x00	; 0
    3600:	89 81       	ldd	r24, Y+1	; 0x01
    3602:	80 83       	st	Z, r24
}
    3604:	e8 96       	adiw	r28, 0x38	; 56
    3606:	0f b6       	in	r0, 0x3f	; 63
    3608:	f8 94       	cli
    360a:	de bf       	out	0x3e, r29	; 62
    360c:	0f be       	out	0x3f, r0	; 63
    360e:	cd bf       	out	0x3d, r28	; 61
    3610:	cf 91       	pop	r28
    3612:	df 91       	pop	r29
    3614:	1f 91       	pop	r17
    3616:	0f 91       	pop	r16
    3618:	ff 90       	pop	r15
    361a:	ef 90       	pop	r14
    361c:	df 90       	pop	r13
    361e:	cf 90       	pop	r12
    3620:	bf 90       	pop	r11
    3622:	af 90       	pop	r10
    3624:	9f 90       	pop	r9
    3626:	8f 90       	pop	r8
    3628:	7f 90       	pop	r7
    362a:	6f 90       	pop	r6
    362c:	5f 90       	pop	r5
    362e:	4f 90       	pop	r4
    3630:	3f 90       	pop	r3
    3632:	2f 90       	pop	r2
    3634:	08 95       	ret

00003636 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data){
    3636:	df 93       	push	r29
    3638:	cf 93       	push	r28
    363a:	0f 92       	push	r0
    363c:	cd b7       	in	r28, 0x3d	; 61
    363e:	de b7       	in	r29, 0x3e	; 62
    3640:	89 83       	std	Y+1, r24	; 0x01

	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    3642:	eb e2       	ldi	r30, 0x2B	; 43
    3644:	f0 e0       	ldi	r31, 0x00	; 0
    3646:	80 81       	ld	r24, Z
    3648:	88 2f       	mov	r24, r24
    364a:	90 e0       	ldi	r25, 0x00	; 0
    364c:	80 72       	andi	r24, 0x20	; 32
    364e:	90 70       	andi	r25, 0x00	; 0
    3650:	00 97       	sbiw	r24, 0x00	; 0
    3652:	b9 f3       	breq	.-18     	; 0x3642 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    3654:	ec e2       	ldi	r30, 0x2C	; 44
    3656:	f0 e0       	ldi	r31, 0x00	; 0
    3658:	89 81       	ldd	r24, Y+1	; 0x01
    365a:	80 83       	st	Z, r24
}
    365c:	0f 90       	pop	r0
    365e:	cf 91       	pop	r28
    3660:	df 91       	pop	r29
    3662:	08 95       	ret

00003664 <UART_receiveByte>:

/*
 * Description :
 * Function which is responsible for receive byte from another UART device.
 */
uint8 UART_receiveByte(void){
    3664:	df 93       	push	r29
    3666:	cf 93       	push	r28
    3668:	cd b7       	in	r28, 0x3d	; 61
    366a:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    366c:	eb e2       	ldi	r30, 0x2B	; 43
    366e:	f0 e0       	ldi	r31, 0x00	; 0
    3670:	80 81       	ld	r24, Z
    3672:	88 23       	and	r24, r24
    3674:	dc f7       	brge	.-10     	; 0x366c <UART_receiveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
	return UDR;
    3676:	ec e2       	ldi	r30, 0x2C	; 44
    3678:	f0 e0       	ldi	r31, 0x00	; 0
    367a:	80 81       	ld	r24, Z
}
    367c:	cf 91       	pop	r28
    367e:	df 91       	pop	r29
    3680:	08 95       	ret

00003682 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str){
    3682:	df 93       	push	r29
    3684:	cf 93       	push	r28
    3686:	00 d0       	rcall	.+0      	; 0x3688 <UART_sendString+0x6>
    3688:	0f 92       	push	r0
    368a:	cd b7       	in	r28, 0x3d	; 61
    368c:	de b7       	in	r29, 0x3e	; 62
    368e:	9b 83       	std	Y+3, r25	; 0x03
    3690:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3692:	19 82       	std	Y+1, r1	; 0x01
    3694:	0e c0       	rjmp	.+28     	; 0x36b2 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    3696:	89 81       	ldd	r24, Y+1	; 0x01
    3698:	28 2f       	mov	r18, r24
    369a:	30 e0       	ldi	r19, 0x00	; 0
    369c:	8a 81       	ldd	r24, Y+2	; 0x02
    369e:	9b 81       	ldd	r25, Y+3	; 0x03
    36a0:	fc 01       	movw	r30, r24
    36a2:	e2 0f       	add	r30, r18
    36a4:	f3 1f       	adc	r31, r19
    36a6:	80 81       	ld	r24, Z
    36a8:	0e 94 1b 1b 	call	0x3636	; 0x3636 <UART_sendByte>
		i++;
    36ac:	89 81       	ldd	r24, Y+1	; 0x01
    36ae:	8f 5f       	subi	r24, 0xFF	; 255
    36b0:	89 83       	std	Y+1, r24	; 0x01
 */
void UART_sendString(const uint8 *Str){
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    36b2:	89 81       	ldd	r24, Y+1	; 0x01
    36b4:	28 2f       	mov	r18, r24
    36b6:	30 e0       	ldi	r19, 0x00	; 0
    36b8:	8a 81       	ldd	r24, Y+2	; 0x02
    36ba:	9b 81       	ldd	r25, Y+3	; 0x03
    36bc:	fc 01       	movw	r30, r24
    36be:	e2 0f       	add	r30, r18
    36c0:	f3 1f       	adc	r31, r19
    36c2:	80 81       	ld	r24, Z
    36c4:	88 23       	and	r24, r24
    36c6:	39 f7       	brne	.-50     	; 0x3696 <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}
}
    36c8:	0f 90       	pop	r0
    36ca:	0f 90       	pop	r0
    36cc:	0f 90       	pop	r0
    36ce:	cf 91       	pop	r28
    36d0:	df 91       	pop	r29
    36d2:	08 95       	ret

000036d4 <UART_receiveString>:

/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str){
    36d4:	0f 93       	push	r16
    36d6:	1f 93       	push	r17
    36d8:	df 93       	push	r29
    36da:	cf 93       	push	r28
    36dc:	00 d0       	rcall	.+0      	; 0x36de <UART_receiveString+0xa>
    36de:	0f 92       	push	r0
    36e0:	cd b7       	in	r28, 0x3d	; 61
    36e2:	de b7       	in	r29, 0x3e	; 62
    36e4:	9b 83       	std	Y+3, r25	; 0x03
    36e6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    36e8:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_receiveByte();
    36ea:	89 81       	ldd	r24, Y+1	; 0x01
    36ec:	28 2f       	mov	r18, r24
    36ee:	30 e0       	ldi	r19, 0x00	; 0
    36f0:	8a 81       	ldd	r24, Y+2	; 0x02
    36f2:	9b 81       	ldd	r25, Y+3	; 0x03
    36f4:	8c 01       	movw	r16, r24
    36f6:	02 0f       	add	r16, r18
    36f8:	13 1f       	adc	r17, r19
    36fa:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    36fe:	f8 01       	movw	r30, r16
    3700:	80 83       	st	Z, r24
    3702:	0f c0       	rjmp	.+30     	; 0x3722 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    3704:	89 81       	ldd	r24, Y+1	; 0x01
    3706:	8f 5f       	subi	r24, 0xFF	; 255
    3708:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_receiveByte();
    370a:	89 81       	ldd	r24, Y+1	; 0x01
    370c:	28 2f       	mov	r18, r24
    370e:	30 e0       	ldi	r19, 0x00	; 0
    3710:	8a 81       	ldd	r24, Y+2	; 0x02
    3712:	9b 81       	ldd	r25, Y+3	; 0x03
    3714:	8c 01       	movw	r16, r24
    3716:	02 0f       	add	r16, r18
    3718:	13 1f       	adc	r17, r19
    371a:	0e 94 32 1b 	call	0x3664	; 0x3664 <UART_receiveByte>
    371e:	f8 01       	movw	r30, r16
    3720:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_receiveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    3722:	89 81       	ldd	r24, Y+1	; 0x01
    3724:	28 2f       	mov	r18, r24
    3726:	30 e0       	ldi	r19, 0x00	; 0
    3728:	8a 81       	ldd	r24, Y+2	; 0x02
    372a:	9b 81       	ldd	r25, Y+3	; 0x03
    372c:	fc 01       	movw	r30, r24
    372e:	e2 0f       	add	r30, r18
    3730:	f3 1f       	adc	r31, r19
    3732:	80 81       	ld	r24, Z
    3734:	83 32       	cpi	r24, 0x23	; 35
    3736:	31 f7       	brne	.-52     	; 0x3704 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_receiveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    3738:	89 81       	ldd	r24, Y+1	; 0x01
    373a:	28 2f       	mov	r18, r24
    373c:	30 e0       	ldi	r19, 0x00	; 0
    373e:	8a 81       	ldd	r24, Y+2	; 0x02
    3740:	9b 81       	ldd	r25, Y+3	; 0x03
    3742:	fc 01       	movw	r30, r24
    3744:	e2 0f       	add	r30, r18
    3746:	f3 1f       	adc	r31, r19
    3748:	10 82       	st	Z, r1
}
    374a:	0f 90       	pop	r0
    374c:	0f 90       	pop	r0
    374e:	0f 90       	pop	r0
    3750:	cf 91       	pop	r28
    3752:	df 91       	pop	r29
    3754:	1f 91       	pop	r17
    3756:	0f 91       	pop	r16
    3758:	08 95       	ret

0000375a <__mulsi3>:
    375a:	62 9f       	mul	r22, r18
    375c:	d0 01       	movw	r26, r0
    375e:	73 9f       	mul	r23, r19
    3760:	f0 01       	movw	r30, r0
    3762:	82 9f       	mul	r24, r18
    3764:	e0 0d       	add	r30, r0
    3766:	f1 1d       	adc	r31, r1
    3768:	64 9f       	mul	r22, r20
    376a:	e0 0d       	add	r30, r0
    376c:	f1 1d       	adc	r31, r1
    376e:	92 9f       	mul	r25, r18
    3770:	f0 0d       	add	r31, r0
    3772:	83 9f       	mul	r24, r19
    3774:	f0 0d       	add	r31, r0
    3776:	74 9f       	mul	r23, r20
    3778:	f0 0d       	add	r31, r0
    377a:	65 9f       	mul	r22, r21
    377c:	f0 0d       	add	r31, r0
    377e:	99 27       	eor	r25, r25
    3780:	72 9f       	mul	r23, r18
    3782:	b0 0d       	add	r27, r0
    3784:	e1 1d       	adc	r30, r1
    3786:	f9 1f       	adc	r31, r25
    3788:	63 9f       	mul	r22, r19
    378a:	b0 0d       	add	r27, r0
    378c:	e1 1d       	adc	r30, r1
    378e:	f9 1f       	adc	r31, r25
    3790:	bd 01       	movw	r22, r26
    3792:	cf 01       	movw	r24, r30
    3794:	11 24       	eor	r1, r1
    3796:	08 95       	ret

00003798 <__udivmodsi4>:
    3798:	a1 e2       	ldi	r26, 0x21	; 33
    379a:	1a 2e       	mov	r1, r26
    379c:	aa 1b       	sub	r26, r26
    379e:	bb 1b       	sub	r27, r27
    37a0:	fd 01       	movw	r30, r26
    37a2:	0d c0       	rjmp	.+26     	; 0x37be <__udivmodsi4_ep>

000037a4 <__udivmodsi4_loop>:
    37a4:	aa 1f       	adc	r26, r26
    37a6:	bb 1f       	adc	r27, r27
    37a8:	ee 1f       	adc	r30, r30
    37aa:	ff 1f       	adc	r31, r31
    37ac:	a2 17       	cp	r26, r18
    37ae:	b3 07       	cpc	r27, r19
    37b0:	e4 07       	cpc	r30, r20
    37b2:	f5 07       	cpc	r31, r21
    37b4:	20 f0       	brcs	.+8      	; 0x37be <__udivmodsi4_ep>
    37b6:	a2 1b       	sub	r26, r18
    37b8:	b3 0b       	sbc	r27, r19
    37ba:	e4 0b       	sbc	r30, r20
    37bc:	f5 0b       	sbc	r31, r21

000037be <__udivmodsi4_ep>:
    37be:	66 1f       	adc	r22, r22
    37c0:	77 1f       	adc	r23, r23
    37c2:	88 1f       	adc	r24, r24
    37c4:	99 1f       	adc	r25, r25
    37c6:	1a 94       	dec	r1
    37c8:	69 f7       	brne	.-38     	; 0x37a4 <__udivmodsi4_loop>
    37ca:	60 95       	com	r22
    37cc:	70 95       	com	r23
    37ce:	80 95       	com	r24
    37d0:	90 95       	com	r25
    37d2:	9b 01       	movw	r18, r22
    37d4:	ac 01       	movw	r20, r24
    37d6:	bd 01       	movw	r22, r26
    37d8:	cf 01       	movw	r24, r30
    37da:	08 95       	ret

000037dc <__prologue_saves__>:
    37dc:	2f 92       	push	r2
    37de:	3f 92       	push	r3
    37e0:	4f 92       	push	r4
    37e2:	5f 92       	push	r5
    37e4:	6f 92       	push	r6
    37e6:	7f 92       	push	r7
    37e8:	8f 92       	push	r8
    37ea:	9f 92       	push	r9
    37ec:	af 92       	push	r10
    37ee:	bf 92       	push	r11
    37f0:	cf 92       	push	r12
    37f2:	df 92       	push	r13
    37f4:	ef 92       	push	r14
    37f6:	ff 92       	push	r15
    37f8:	0f 93       	push	r16
    37fa:	1f 93       	push	r17
    37fc:	cf 93       	push	r28
    37fe:	df 93       	push	r29
    3800:	cd b7       	in	r28, 0x3d	; 61
    3802:	de b7       	in	r29, 0x3e	; 62
    3804:	ca 1b       	sub	r28, r26
    3806:	db 0b       	sbc	r29, r27
    3808:	0f b6       	in	r0, 0x3f	; 63
    380a:	f8 94       	cli
    380c:	de bf       	out	0x3e, r29	; 62
    380e:	0f be       	out	0x3f, r0	; 63
    3810:	cd bf       	out	0x3d, r28	; 61
    3812:	09 94       	ijmp

00003814 <__epilogue_restores__>:
    3814:	2a 88       	ldd	r2, Y+18	; 0x12
    3816:	39 88       	ldd	r3, Y+17	; 0x11
    3818:	48 88       	ldd	r4, Y+16	; 0x10
    381a:	5f 84       	ldd	r5, Y+15	; 0x0f
    381c:	6e 84       	ldd	r6, Y+14	; 0x0e
    381e:	7d 84       	ldd	r7, Y+13	; 0x0d
    3820:	8c 84       	ldd	r8, Y+12	; 0x0c
    3822:	9b 84       	ldd	r9, Y+11	; 0x0b
    3824:	aa 84       	ldd	r10, Y+10	; 0x0a
    3826:	b9 84       	ldd	r11, Y+9	; 0x09
    3828:	c8 84       	ldd	r12, Y+8	; 0x08
    382a:	df 80       	ldd	r13, Y+7	; 0x07
    382c:	ee 80       	ldd	r14, Y+6	; 0x06
    382e:	fd 80       	ldd	r15, Y+5	; 0x05
    3830:	0c 81       	ldd	r16, Y+4	; 0x04
    3832:	1b 81       	ldd	r17, Y+3	; 0x03
    3834:	aa 81       	ldd	r26, Y+2	; 0x02
    3836:	b9 81       	ldd	r27, Y+1	; 0x01
    3838:	ce 0f       	add	r28, r30
    383a:	d1 1d       	adc	r29, r1
    383c:	0f b6       	in	r0, 0x3f	; 63
    383e:	f8 94       	cli
    3840:	de bf       	out	0x3e, r29	; 62
    3842:	0f be       	out	0x3f, r0	; 63
    3844:	cd bf       	out	0x3d, r28	; 61
    3846:	ed 01       	movw	r28, r26
    3848:	08 95       	ret

0000384a <_exit>:
    384a:	f8 94       	cli

0000384c <__stop_program>:
    384c:	ff cf       	rjmp	.-2      	; 0x384c <__stop_program>
