module wideexpr_00000(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb110000;
  assign y1 = ~^(({4{s7}})!=(u7));
  assign y2 = (ctrl[4]?(ctrl[0]?(ctrl[1]?(s3)^((s6)>>>(3'b010)):(ctrl[4]?5'sb10110:(5'sb10111)^(s4))):$signed(((ctrl[0]?5'sb00010:3'sb000))>>((s2)>(6'sb101111)))):((1'sb0)&(-(-(4'sb1100))))&($signed(((ctrl[0]?1'sb0:s6))<<<($signed(1'b1)))));
  assign y3 = 1'b0;
  assign y4 = (ctrl[4]?(ctrl[5]?$signed((ctrl[1]?(ctrl[0]?(ctrl[2]?s7:3'sb000):-(6'sb010010)):((ctrl[3]?3'sb000:3'sb110))<<(-(s5)))):|((ctrl[2]?{2{(ctrl[6]?s7:3'sb010)}}:{s1,(s4)|(1'sb1),$unsigned(s2)}))):$unsigned({s0,(5'sb11110)<<<({(4'b1000)|(3'b001)}),((-(3'sb000))>>>(-(2'sb11)))<(((s2)-(4'sb1110))<<((6'sb000000)>>(2'b11))),(^((3'sb100)^~(4'sb1010)))+(3'sb110)}));
  assign y5 = 5'sb10011;
  assign y6 = $signed(6'sb011010);
  assign y7 = 4'sb0100;
endmodule
