Index: u-boot-2025.01/arch/arm/dts/sun8i-t113s-nc-nagami.dts
===================================================================
--- /dev/null
+++ u-boot-2025.01/arch/arm/dts/sun8i-t113s-nc-nagami.dts
@@ -0,0 +1,25 @@
+/dts-v1/;
+#include "sun8i-t113s.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+/ {
+    model = "Tronlong TLT113-MiniEVM (Fusion-Edition)";
+    compatible = "tronlong,tlt113-minievm", "allwinner,sun8i-t113i", "allwinner,sun8i-t113s";
+    aliases { serial0 = &uart0; mmc0 = &mmc0; };
+    chosen { stdout-path = "serial0:115200n8"; };
+    reg_vcc3v3: vcc3v3 {
+        compatible = "regulator-fixed";
+        regulator-name = "vcc-3v3";
+        regulator-min-microvolt = <3300000>;
+        regulator-max-microvolt = <3300000>;
+        regulator-always-on;
+        bootph-all;
+    };
+};
+&ccu { bootph-all; };
+&pio {
+    bootph-all;
+    uart0_pg_pins: uart0-pg-pins { pins = "PG17", "PG18"; function = "uart0"; bootph-all; };
+    mmc0_pins: mmc0-pins { pins = "PF0", "PF1", "PF2", "PF3", "PF4", "PF5"; function = "sdc0"; drive-strength = <30>; bias-pull-up; bootph-all; };
+};
+&uart0 { pinctrl-names = "default"; pinctrl-0 = <&uart0_pg_pins>; status = "okay"; bootph-all; };
+&mmc0 { pinctrl-names = "default"; pinctrl-0 = <&mmc0_pins>; vmmc-supply = <&reg_vcc3v3>; bus-width = <4>; broken-cd; status = "okay"; bootph-all; };
Index: u-boot-2025.01/configs/t113_nagami_defconfig
===================================================================
--- /dev/null
+++ u-boot-2025.01/configs/t113_nagami_defconfig
@@ -0,0 +1,34 @@
+CONFIG_ARM=y
+CONFIG_ARCH_SUNXI=y
+CONFIG_DEFAULT_DEVICE_TREE="sun8i-t113s-nc-nagami"
+CONFIG_SPL=y
+CONFIG_MACH_SUN8I_R528=y
+CONFIG_SPL_OF_CONTROL=y
+CONFIG_SPL_OF_PLATDATA=y
+CONFIG_SPL_MAX_SIZE=0x1d000
+CONFIG_SPL_PAD_TO=0x20000
+CONFIG_DRAM_CLK=792
+CONFIG_DRAM_ZQ=8092667
+CONFIG_DRAM_TYPE_DDR3=y
+CONFIG_DRAM_SUNXI_ODT_EN=1
+CONFIG_DRAM_SUNXI_TPR0=0x004A2195
+CONFIG_DRAM_SUNXI_TPR1=0x02423190
+CONFIG_DRAM_SUNXI_TPR2=0x0008B061
+CONFIG_DRAM_SUNXI_TPR3=0xB4787896
+CONFIG_DRAM_SUNXI_TPR4=0x0
+CONFIG_DRAM_SUNXI_TPR5=0x48484848
+CONFIG_DRAM_SUNXI_TPR6=0x00000048
+CONFIG_DRAM_SUNXI_TPR7=0x1620121e
+CONFIG_DRAM_SUNXI_TPR11=0x00770000
+CONFIG_DRAM_SUNXI_TPR12=0x00000002
+CONFIG_DRAM_SUNXI_TPR13=0x34050100
+CONFIG_SPL_STACK_R=y
+CONFIG_SPL_STACK_R_ADDR=0x81e00000
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x110
+CONFIG_SPL_MMC=y
+CONFIG_SPL_SERIAL=y
+CONFIG_DM_SERIAL=y
+CONFIG_DM_MMC=y
+CONFIG_SPL_SYS_MALLOC_SIMPLE=y
+CONFIG_BOOTDELAY=3
