arch                       	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	odin_synth_time	abc_synth_time	abc_cec_time	abc_sec_time	ace_time	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	vtr_flow_elapsed_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	30d086154   	success   	     	419                	549                  	298                 	249                   	10          	10           	19     	99    	130        	1           	0       	2262                 	2.74023       	-250.655            	-2.74023            	42            	2555             	15                                    	2250                       	12                               	3.5255             	-318.677 	-3.5255  	0       	0       	3.92691e+06           	1.57199e+06          	236681.                          	2366.81                             	297605.                     	2976.05                        	0.03           	0.00          	-1          	-1          	-1      	0.15     	0.27      	0.64                     	0.06                	1.70                 	-1         	-1          	-1         
