
Loading design for application trce from file memoria_ram_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Dec 07 11:01:18 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Memoria_RAM_impl1.twr -gui -msgset D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/promote.xml Memoria_RAM_impl1.ncd Memoria_RAM_impl1.prf 
Design file:     memoria_ram_impl1.ncd
Preference file: memoria_ram_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "imx_aux[1]" 2.080000 MHz ;
            126 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 476.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[0]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[14]  (to imx_aux[1] +)

   Delay:               3.626ns  (81.8% logic, 18.2% route), 9 logic levels.

 Constraint Details:

      3.626ns physical path delay cto3/SLICE_0 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.977ns

 Physical Path Details:

      Data path cto3/SLICE_0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19A.CLK to      R3C19A.Q1 cto3/SLICE_0 (from imx_aux[1])
ROUTE         1     0.660      R3C19A.Q1 to      R3C19A.A1 cto3/Qaux[0]
C1TOFCO_DE  ---     0.894      R3C19A.A1 to     R3C19A.FCO cto3/SLICE_0
ROUTE         1     0.000     R3C19A.FCO to     R3C19B.FCI cto3/Qaux_cry[0]
FCITOFCO_D  ---     0.162     R3C19B.FCI to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF1_DE  ---     0.646     R3C20D.FCI to      R3C20D.F1 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F1 to     R3C20D.DI1 cto3/Qaux_s[14] (to imx_aux[1])
                  --------
                    3.626   (81.8% logic, 18.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19A.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.004ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[1]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[14]  (to imx_aux[1] +)

   Delay:               3.599ns  (81.7% logic, 18.3% route), 8 logic levels.

 Constraint Details:

      3.599ns physical path delay cto3/SLICE_7 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.004ns

 Physical Path Details:

      Data path cto3/SLICE_7 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19B.CLK to      R3C19B.Q0 cto3/SLICE_7 (from imx_aux[1])
ROUTE         1     0.660      R3C19B.Q0 to      R3C19B.A0 cto3/Qaux[1]
C0TOFCO_DE  ---     1.029      R3C19B.A0 to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF1_DE  ---     0.646     R3C20D.FCI to      R3C20D.F1 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F1 to     R3C20D.DI1 cto3/Qaux_s[14] (to imx_aux[1])
                  --------
                    3.599   (81.7% logic, 18.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.035ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[0]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[13]  (to imx_aux[1] +)

   Delay:               3.568ns  (81.5% logic, 18.5% route), 9 logic levels.

 Constraint Details:

      3.568ns physical path delay cto3/SLICE_0 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.035ns

 Physical Path Details:

      Data path cto3/SLICE_0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19A.CLK to      R3C19A.Q1 cto3/SLICE_0 (from imx_aux[1])
ROUTE         1     0.660      R3C19A.Q1 to      R3C19A.A1 cto3/Qaux[0]
C1TOFCO_DE  ---     0.894      R3C19A.A1 to     R3C19A.FCO cto3/SLICE_0
ROUTE         1     0.000     R3C19A.FCO to     R3C19B.FCI cto3/Qaux_cry[0]
FCITOFCO_D  ---     0.162     R3C19B.FCI to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF0_DE  ---     0.588     R3C20D.FCI to      R3C20D.F0 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F0 to     R3C20D.DI0 cto3/Qaux_s[13] (to imx_aux[1])
                  --------
                    3.568   (81.5% logic, 18.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19A.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[1]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[13]  (to imx_aux[1] +)

   Delay:               3.541ns  (81.4% logic, 18.6% route), 8 logic levels.

 Constraint Details:

      3.541ns physical path delay cto3/SLICE_7 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.062ns

 Physical Path Details:

      Data path cto3/SLICE_7 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19B.CLK to      R3C19B.Q0 cto3/SLICE_7 (from imx_aux[1])
ROUTE         1     0.660      R3C19B.Q0 to      R3C19B.A0 cto3/Qaux[1]
C0TOFCO_DE  ---     1.029      R3C19B.A0 to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF0_DE  ---     0.588     R3C20D.FCI to      R3C20D.F0 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F0 to     R3C20D.DI0 cto3/Qaux_s[13] (to imx_aux[1])
                  --------
                    3.541   (81.4% logic, 18.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[2]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[14]  (to imx_aux[1] +)

   Delay:               3.464ns  (80.9% logic, 19.1% route), 8 logic levels.

 Constraint Details:

      3.464ns physical path delay cto3/SLICE_7 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.139ns

 Physical Path Details:

      Data path cto3/SLICE_7 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19B.CLK to      R3C19B.Q1 cto3/SLICE_7 (from imx_aux[1])
ROUTE         1     0.660      R3C19B.Q1 to      R3C19B.A1 cto3/Qaux[2]
C1TOFCO_DE  ---     0.894      R3C19B.A1 to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF1_DE  ---     0.646     R3C20D.FCI to      R3C20D.F1 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F1 to     R3C20D.DI1 cto3/Qaux_s[14] (to imx_aux[1])
                  --------
                    3.464   (80.9% logic, 19.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.139ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[0]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[12]  (to imx_aux[1] +)

   Delay:               3.464ns  (80.9% logic, 19.1% route), 8 logic levels.

 Constraint Details:

      3.464ns physical path delay cto3/SLICE_0 to cto3/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.139ns

 Physical Path Details:

      Data path cto3/SLICE_0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19A.CLK to      R3C19A.Q1 cto3/SLICE_0 (from imx_aux[1])
ROUTE         1     0.660      R3C19A.Q1 to      R3C19A.A1 cto3/Qaux[0]
C1TOFCO_DE  ---     0.894      R3C19A.A1 to     R3C19A.FCO cto3/SLICE_0
ROUTE         1     0.000     R3C19A.FCO to     R3C19B.FCI cto3/Qaux_cry[0]
FCITOFCO_D  ---     0.162     R3C19B.FCI to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOF1_DE  ---     0.646     R3C20C.FCI to      R3C20C.F1 cto3/SLICE_2
ROUTE         1     0.000      R3C20C.F1 to     R3C20C.DI1 cto3/Qaux_s[12] (to imx_aux[1])
                  --------
                    3.464   (80.9% logic, 19.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19A.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20C.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[1]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[12]  (to imx_aux[1] +)

   Delay:               3.437ns  (80.8% logic, 19.2% route), 7 logic levels.

 Constraint Details:

      3.437ns physical path delay cto3/SLICE_7 to cto3/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.166ns

 Physical Path Details:

      Data path cto3/SLICE_7 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19B.CLK to      R3C19B.Q0 cto3/SLICE_7 (from imx_aux[1])
ROUTE         1     0.660      R3C19B.Q0 to      R3C19B.A0 cto3/Qaux[1]
C0TOFCO_DE  ---     1.029      R3C19B.A0 to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOF1_DE  ---     0.646     R3C20C.FCI to      R3C20C.F1 cto3/SLICE_2
ROUTE         1     0.000      R3C20C.F1 to     R3C20C.DI1 cto3/Qaux_s[12] (to imx_aux[1])
                  --------
                    3.437   (80.8% logic, 19.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20C.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[3]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[14]  (to imx_aux[1] +)

   Delay:               3.437ns  (80.8% logic, 19.2% route), 7 logic levels.

 Constraint Details:

      3.437ns physical path delay cto3/SLICE_6 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.166ns

 Physical Path Details:

      Data path cto3/SLICE_6 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19C.CLK to      R3C19C.Q0 cto3/SLICE_6 (from imx_aux[1])
ROUTE         1     0.660      R3C19C.Q0 to      R3C19C.A0 cto3/Qaux[3]
C0TOFCO_DE  ---     1.029      R3C19C.A0 to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF1_DE  ---     0.646     R3C20D.FCI to      R3C20D.F1 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F1 to     R3C20D.DI1 cto3/Qaux_s[14] (to imx_aux[1])
                  --------
                    3.437   (80.8% logic, 19.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19C.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[2]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[13]  (to imx_aux[1] +)

   Delay:               3.406ns  (80.6% logic, 19.4% route), 8 logic levels.

 Constraint Details:

      3.406ns physical path delay cto3/SLICE_7 to cto3/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.197ns

 Physical Path Details:

      Data path cto3/SLICE_7 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19B.CLK to      R3C19B.Q1 cto3/SLICE_7 (from imx_aux[1])
ROUTE         1     0.660      R3C19B.Q1 to      R3C19B.A1 cto3/Qaux[2]
C1TOFCO_DE  ---     0.894      R3C19B.A1 to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOFCO_D  ---     0.162     R3C20C.FCI to     R3C20C.FCO cto3/SLICE_2
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI cto3/Qaux_cry[12]
FCITOF0_DE  ---     0.588     R3C20D.FCI to      R3C20D.F0 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F0 to     R3C20D.DI0 cto3/Qaux_s[13] (to imx_aux[1])
                  --------
                    3.406   (80.6% logic, 19.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 477.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[0]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[11]  (to imx_aux[1] +)

   Delay:               3.406ns  (80.6% logic, 19.4% route), 8 logic levels.

 Constraint Details:

      3.406ns physical path delay cto3/SLICE_0 to cto3/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 477.197ns

 Physical Path Details:

      Data path cto3/SLICE_0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R3C19A.CLK to      R3C19A.Q1 cto3/SLICE_0 (from imx_aux[1])
ROUTE         1     0.660      R3C19A.Q1 to      R3C19A.A1 cto3/Qaux[0]
C1TOFCO_DE  ---     0.894      R3C19A.A1 to     R3C19A.FCO cto3/SLICE_0
ROUTE         1     0.000     R3C19A.FCO to     R3C19B.FCI cto3/Qaux_cry[0]
FCITOFCO_D  ---     0.162     R3C19B.FCI to     R3C19B.FCO cto3/SLICE_7
ROUTE         1     0.000     R3C19B.FCO to     R3C19C.FCI cto3/Qaux_cry[2]
FCITOFCO_D  ---     0.162     R3C19C.FCI to     R3C19C.FCO cto3/SLICE_6
ROUTE         1     0.000     R3C19C.FCO to     R3C19D.FCI cto3/Qaux_cry[4]
FCITOFCO_D  ---     0.162     R3C19D.FCI to     R3C19D.FCO cto3/SLICE_5
ROUTE         1     0.000     R3C19D.FCO to     R3C20A.FCI cto3/Qaux_cry[6]
FCITOFCO_D  ---     0.162     R3C20A.FCI to     R3C20A.FCO cto3/SLICE_4
ROUTE         1     0.000     R3C20A.FCO to     R3C20B.FCI cto3/Qaux_cry[8]
FCITOFCO_D  ---     0.162     R3C20B.FCI to     R3C20B.FCO cto3/SLICE_3
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI cto3/Qaux_cry[10]
FCITOF0_DE  ---     0.588     R3C20C.FCI to      R3C20C.F0 cto3/SLICE_2
ROUTE         1     0.000      R3C20C.F0 to     R3C20C.DI0 cto3/Qaux_s[11] (to imx_aux[1])
                  --------
                    3.406   (80.6% logic, 19.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C19A.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     3.983        OSC.OSC to     R3C20C.CLK imx_aux[1]
                  --------
                    3.983   (0.0% logic, 100.0% route), 0 logic levels.

Report:  263.713MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "imx_aux[1]" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|  263.713 MHz|   9  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: q14_aux   Source: cto3/SLICE_1.Q1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: mux_aux   Source: SLICE_19.F0   Loads: 2
   Covered under: FREQUENCY NET "imx_aux[1]" 2.080000 MHz ;

Clock Domain: imx_aux[1]   Source: cto1/OSCInst0.OSC   Loads: 9
   Covered under: FREQUENCY NET "imx_aux[1]" 2.080000 MHz ;

Clock Domain: cto5/clk_w_1   Source: cto5/SLICE_23.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: cto5/clk_r   Source: cto5/SLICE_23.F0   Loads: 5
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 126 paths, 2 nets, and 80 connections (39.02% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Dec 07 11:01:18 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o Memoria_RAM_impl1.twr -gui -msgset D:/Semestre 2-2020/DSD/Practicas/Top Memoria RAM/promote.xml Memoria_RAM_impl1.ncd Memoria_RAM_impl1.prf 
Design file:     memoria_ram_impl1.ncd
Preference file: memoria_ram_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "imx_aux[1]" 2.080000 MHz ;
            126 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[0]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[0]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_0 to cto3/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C19A.CLK to      R3C19A.Q1 cto3/SLICE_0 (from imx_aux[1])
ROUTE         1     0.127      R3C19A.Q1 to      R3C19A.A1 cto3/Qaux[0]
CTOF_DEL    ---     0.099      R3C19A.A1 to      R3C19A.F1 cto3/SLICE_0
ROUTE         1     0.000      R3C19A.F1 to     R3C19A.DI1 cto3/Qaux_s[0] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19A.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19A.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[5]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[5]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_5 to cto3/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_5 to cto3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C19D.CLK to      R3C19D.Q0 cto3/SLICE_5 (from imx_aux[1])
ROUTE         1     0.127      R3C19D.Q0 to      R3C19D.A0 cto3/Qaux[5]
CTOF_DEL    ---     0.099      R3C19D.A0 to      R3C19D.F0 cto3/SLICE_5
ROUTE         1     0.000      R3C19D.F0 to     R3C19D.DI0 cto3/Qaux_s[5] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19D.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19D.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[9]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[9]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_3 to cto3/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_3 to cto3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C20B.CLK to      R3C20B.Q0 cto3/SLICE_3 (from imx_aux[1])
ROUTE         1     0.127      R3C20B.Q0 to      R3C20B.A0 cto3/Qaux[9]
CTOF_DEL    ---     0.099      R3C20B.A0 to      R3C20B.F0 cto3/SLICE_3
ROUTE         1     0.000      R3C20B.F0 to     R3C20B.DI0 cto3/Qaux_s[9] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20B.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20B.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[3]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[3]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_6 to cto3/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_6 to cto3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C19C.CLK to      R3C19C.Q0 cto3/SLICE_6 (from imx_aux[1])
ROUTE         1     0.127      R3C19C.Q0 to      R3C19C.A0 cto3/Qaux[3]
CTOF_DEL    ---     0.099      R3C19C.A0 to      R3C19C.F0 cto3/SLICE_6
ROUTE         1     0.000      R3C19C.F0 to     R3C19C.DI0 cto3/Qaux_s[3] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19C.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19C.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[11]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[11]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_2 to cto3/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_2 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C20C.CLK to      R3C20C.Q0 cto3/SLICE_2 (from imx_aux[1])
ROUTE         1     0.127      R3C20C.Q0 to      R3C20C.A0 cto3/Qaux[11]
CTOF_DEL    ---     0.099      R3C20C.A0 to      R3C20C.F0 cto3/SLICE_2
ROUTE         1     0.000      R3C20C.F0 to     R3C20C.DI0 cto3/Qaux_s[11] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20C.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20C.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[7]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[7]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_4 to cto3/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_4 to cto3/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C20A.CLK to      R3C20A.Q0 cto3/SLICE_4 (from imx_aux[1])
ROUTE         1     0.127      R3C20A.Q0 to      R3C20A.A0 cto3/Qaux[7]
CTOF_DEL    ---     0.099      R3C20A.A0 to      R3C20A.F0 cto3/SLICE_4
ROUTE         1     0.000      R3C20A.F0 to     R3C20A.DI0 cto3/Qaux_s[7] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20A.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20A.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[10]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[10]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_3 to cto3/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_3 to cto3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C20B.CLK to      R3C20B.Q1 cto3/SLICE_3 (from imx_aux[1])
ROUTE         1     0.127      R3C20B.Q1 to      R3C20B.A1 cto3/Qaux[10]
CTOF_DEL    ---     0.099      R3C20B.A1 to      R3C20B.F1 cto3/SLICE_3
ROUTE         1     0.000      R3C20B.F1 to     R3C20B.DI1 cto3/Qaux_s[10] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20B.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20B.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[6]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[6]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_5 to cto3/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_5 to cto3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C19D.CLK to      R3C19D.Q1 cto3/SLICE_5 (from imx_aux[1])
ROUTE         1     0.127      R3C19D.Q1 to      R3C19D.A1 cto3/Qaux[6]
CTOF_DEL    ---     0.099      R3C19D.A1 to      R3C19D.F1 cto3/SLICE_5
ROUTE         1     0.000      R3C19D.F1 to     R3C19D.DI1 cto3/Qaux_s[6] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19D.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19D.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[13]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[13]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_1 to cto3/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_1 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C20D.CLK to      R3C20D.Q0 cto3/SLICE_1 (from imx_aux[1])
ROUTE         1     0.127      R3C20D.Q0 to      R3C20D.A0 cto3/Qaux[13]
CTOF_DEL    ---     0.099      R3C20D.A0 to      R3C20D.F0 cto3/SLICE_1
ROUTE         1     0.000      R3C20D.F0 to     R3C20D.DI0 cto3/Qaux_s[13] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C20D.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.370ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cto3/Qaux[2]  (from imx_aux[1] +)
   Destination:    FF         Data in        cto3/Qaux[2]  (to imx_aux[1] +)

   Delay:               0.357ns  (64.4% logic, 35.6% route), 2 logic levels.

 Constraint Details:

      0.357ns physical path delay cto3/SLICE_7 to cto3/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.370ns

 Physical Path Details:

      Data path cto3/SLICE_7 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C19B.CLK to      R3C19B.Q1 cto3/SLICE_7 (from imx_aux[1])
ROUTE         1     0.127      R3C19B.Q1 to      R3C19B.A1 cto3/Qaux[2]
CTOF_DEL    ---     0.099      R3C19B.A1 to      R3C19B.F1 cto3/SLICE_7
ROUTE         1     0.000      R3C19B.F1 to     R3C19B.DI1 cto3/Qaux_s[2] (to imx_aux[1])
                  --------
                    0.357   (64.4% logic, 35.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path cto1/OSCInst0 to cto3/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         9     1.225        OSC.OSC to     R3C19B.CLK imx_aux[1]
                  --------
                    1.225   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "imx_aux[1]" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.370 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: q14_aux   Source: cto3/SLICE_1.Q1   Loads: 3
   No transfer within this clock domain is found

Clock Domain: mux_aux   Source: SLICE_19.F0   Loads: 2
   Covered under: FREQUENCY NET "imx_aux[1]" 2.080000 MHz ;

Clock Domain: imx_aux[1]   Source: cto1/OSCInst0.OSC   Loads: 9
   Covered under: FREQUENCY NET "imx_aux[1]" 2.080000 MHz ;

Clock Domain: cto5/clk_w_1   Source: cto5/SLICE_23.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: cto5/clk_r   Source: cto5/SLICE_23.F0   Loads: 5
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 126 paths, 2 nets, and 80 connections (39.02% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

