{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649876863007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649876863008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 15:07:42 2022 " "Processing started: Wed Apr 13 15:07:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649876863008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876863008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Project -c EECS3216_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216_Project -c EECS3216_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876863008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649876863820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649876863820 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EECS3216_Project.sv(28) " "Verilog HDL information at EECS3216_Project.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649876875283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs3216_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file eecs3216_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EECS3216_Project " "Found entity 1: EECS3216_Project" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649876875288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EECS3216_Project " "Elaborating entity \"EECS3216_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649876875360 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "State EECS3216_Project.sv(163) " "Verilog HDL Always Construct warning at EECS3216_Project.sv(163): variable \"State\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649876875380 "|EECS3216_Project"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EECS3216_Project.sv(163) " "Verilog HDL Case Statement warning at EECS3216_Project.sv(163): incomplete case statement has no default case item" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 163 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1649876875381 "|EECS3216_Project"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState EECS3216_Project.sv(161) " "Verilog HDL Always Construct warning at EECS3216_Project.sv(161): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649876875382 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[0\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[0\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875388 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[1\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[1\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875388 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[2\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[2\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875388 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[3\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[3\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875388 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[4\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[4\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875388 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[5\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[5\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875388 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[6\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[6\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875389 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[7\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[7\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875389 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[8\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[8\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875389 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[9\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[9\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875389 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[10\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[10\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875389 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[11\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[11\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875389 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[12\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[12\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875390 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[13\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[13\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875390 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[14\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[14\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875390 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[15\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[15\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875390 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[16\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[16\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875390 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[17\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[17\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875390 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[18\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[18\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[19\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[19\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[20\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[20\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[21\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[21\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[22\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[22\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[23\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[23\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[24\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[24\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875391 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[25\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[25\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875392 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[26\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[26\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875392 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[27\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[27\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875392 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[28\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[28\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875392 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[29\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[29\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875392 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[30\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[30\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875392 "|EECS3216_Project"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState\[31\] EECS3216_Project.sv(161) " "Inferred latch for \"NextState\[31\]\" at EECS3216_Project.sv(161)" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876875393 "|EECS3216_Project"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[0\] " "Latch NextState\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[2\] " "Ports D and ENA on the latch are fed by the same signal State\[2\]" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649876876624 ""}  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649876876624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[1\] " "Latch NextState\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649876876625 ""}  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649876876625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState\[2\] " "Latch NextState\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State\[1\] " "Ports D and ENA on the latch are fed by the same signal State\[1\]" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649876876625 ""}  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 161 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649876876625 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649876876866 "|EECS3216_Project|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649876876866 "|EECS3216_Project|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649876876866 "|EECS3216_Project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649876876866 "|EECS3216_Project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649876876866 "|EECS3216_Project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "EECS3216_Project.sv" "" { Text "C:/Users/randy/Downloads/Project/EECS3216_Project.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649876876866 "|EECS3216_Project|HEX5[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649876876866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649876876986 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/randy/Downloads/Project/output_files/EECS3216_Project.map.smsg " "Generated suppressed messages file C:/Users/randy/Downloads/Project/output_files/EECS3216_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876877789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649876878085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649876878085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "472 " "Implemented 472 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649876878360 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649876878360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "417 " "Implemented 417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649876878360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649876878360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649876878392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 15:07:58 2022 " "Processing ended: Wed Apr 13 15:07:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649876878392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649876878392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649876878392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649876878392 ""}
