[2025-09-17 22:46:38] START suite=cs trace=streaming_phase5_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2809592 heartbeat IPC: 3.559 cumulative IPC: 3.559 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5306090 heartbeat IPC: 4.006 cumulative IPC: 3.769 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5306090 cumulative IPC: 3.769 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5306090 cumulative IPC: 3.769 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 17160535 heartbeat IPC: 0.8436 cumulative IPC: 0.8436 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 28825619 heartbeat IPC: 0.8573 cumulative IPC: 0.8504 (Simulation time: 00 hr 03 min 22 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 42490185 heartbeat IPC: 0.7318 cumulative IPC: 0.8068 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 57397908 heartbeat IPC: 0.6708 cumulative IPC: 0.7679 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 72774706 heartbeat IPC: 0.6503 cumulative IPC: 0.7411 (Simulation time: 00 hr 07 min 19 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 88863443 heartbeat IPC: 0.6216 cumulative IPC: 0.7181 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 105741073 heartbeat IPC: 0.5925 cumulative IPC: 0.697 (Simulation time: 00 hr 10 min 13 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 120633966 heartbeat IPC: 0.6715 cumulative IPC: 0.6937 (Simulation time: 00 hr 11 min 27 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 135634341 heartbeat IPC: 0.6667 cumulative IPC: 0.6906 (Simulation time: 00 hr 12 min 41 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 144645286 cumulative IPC: 0.6913 (Simulation time: 00 hr 13 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 144645286 cumulative IPC: 0.6913 (Simulation time: 00 hr 13 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase5_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6913 instructions: 100000002 cycles: 144645286
CPU 0 Branch Prediction Accuracy: 97.37% MPKI: 0.3052 Average ROB Occupancy at Mispredict: 2837
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01387
BRANCH_INDIRECT: 0.2791
BRANCH_CONDITIONAL: 0.01227
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 613062
LQ_STALL: 1742
SQ_STALL: 208870


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 343.41113
REPLAY_LOAD: 145.81592
NON_REPLAY_LOAD: 35.412735

== Total ==
ADDR_TRANS: 289839
REPLAY_LOAD: 181395
NON_REPLAY_LOAD: 141828

== Counts ==
ADDR_TRANS: 844
REPLAY_LOAD: 1244
NON_REPLAY_LOAD: 4005

cpu0->cpu0_STLB TOTAL        ACCESS:    1342838 HIT:    1317581 MISS:      25257 MSHR_MERGE:          7
cpu0->cpu0_STLB LOAD         ACCESS:    1342838 HIT:    1317581 MISS:      25257 MSHR_MERGE:          7
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 413.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5239917 HIT:    4385741 MISS:     854176 MSHR_MERGE:     229365
cpu0->cpu0_L2C LOAD         ACCESS:    3638553 HIT:    3413977 MISS:     224576 MSHR_MERGE:      30115
cpu0->cpu0_L2C RFO          ACCESS:     207926 HIT:     111370 MISS:      96556 MSHR_MERGE:          4
cpu0->cpu0_L2C PREFETCH     ACCESS:     929313 HIT:     446940 MISS:     482373 MSHR_MERGE:     199246
cpu0->cpu0_L2C WRITE        ACCESS:     410351 HIT:     409105 MISS:       1246 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      53774 HIT:       4349 MISS:      49425 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     806298 ISSUED:     806044 USEFUL:     223122 USELESS:      24886
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10862861 HIT:    7316653 MISS:    3546208 MSHR_MERGE:     706257
cpu0->cpu0_L1I LOAD         ACCESS:   10862861 HIT:    7316653 MISS:    3546208 MSHR_MERGE:     706257
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22531265 HIT:   19899576 MISS:    2631689 MSHR_MERGE:    1447999
cpu0->cpu0_L1D LOAD         ACCESS:   14173211 HIT:   12851427 MISS:    1321784 MSHR_MERGE:     523179
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1486155 HIT:    1145256 MISS:     340899 MSHR_MERGE:     217546
cpu0->cpu0_L1D WRITE        ACCESS:    6811308 HIT:    5896579 MISS:     914729 MSHR_MERGE:     706771
cpu0->cpu0_L1D TRANSLATION  ACCESS:      60591 HIT:       6314 MISS:      54277 MSHR_MERGE:        503
cpu0->cpu0_L1D PREFETCH REQUESTED:    1542713 ISSUED:    1486155 USEFUL:      62297 USELESS:      19964
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 40.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8682079 HIT:    7985378 MISS:     696701 MSHR_MERGE:     308703
cpu0->cpu0_ITLB LOAD         ACCESS:    8682079 HIT:    7985378 MISS:     696701 MSHR_MERGE:     308703
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.57 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20349884 HIT:   19064361 MISS:    1285523 MSHR_MERGE:     330683
cpu0->cpu0_DTLB LOAD         ACCESS:   20349884 HIT:   19064361 MISS:    1285523 MSHR_MERGE:     330683
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.24 cycles
cpu0->LLC TOTAL        ACCESS:     776788 HIT:     294585 MISS:     482203 MSHR_MERGE:       8566
cpu0->LLC LOAD         ACCESS:     194461 HIT:      91165 MISS:     103296 MSHR_MERGE:        193
cpu0->LLC RFO          ACCESS:      96552 HIT:      29147 MISS:      67405 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     283125 HIT:      13199 MISS:     269926 MSHR_MERGE:       8373
cpu0->LLC WRITE        ACCESS:     153225 HIT:     151602 MISS:       1623 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49425 HIT:       9472 MISS:      39953 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      46569
  ROW_BUFFER_MISS:     425442
  AVG DBUS CONGESTED CYCLE: 5.993
Channel 0 WQ ROW_BUFFER_HIT:      13482
  ROW_BUFFER_MISS:      75264
  FULL:          0
Channel 0 REFRESHES ISSUED:      12053

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       732859       226585        43248        21180
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20          252          651         9656
  STLB miss resolved @ L2C                0           48          648         1656         4538
  STLB miss resolved @ LLC                0           44          899         3908         6472
  STLB miss resolved @ MEM                0           63         2570         7497        29596

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156671        25723       431837         5140         3013
---------------------------------------------------------------
  STLB miss resolved @ L1D                2           13           73          164          629
  STLB miss resolved @ L2C                6            8          143          149          222
  STLB miss resolved @ LLC                5            2          190          452          255
  STLB miss resolved @ MEM               27           13          349          701         2663
[2025-09-17 23:00:30] END   suite=cs trace=streaming_phase5_core2 (rc=0)
