

================================================================
== Vitis HLS Report for 'QRD_Pipeline_LOOP_02_VITIS_LOOP_260_6'
================================================================
* Date:           Fri Jun 17 13:15:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.554 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  2.640 us|  2.640 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_02_VITIS_LOOP_260_6  |       64|       64|         2|          1|          1|    64|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %R, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_033131932_lcssa2062_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131932_lcssa2062_i_reload"   --->   Operation 9 'read' 'p_0_0_033131932_lcssa2062_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_033121836_lcssa1998_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121836_lcssa1998_i_reload"   --->   Operation 10 'read' 'p_0_0_033121836_lcssa1998_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_033131923_lcssa2056_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131923_lcssa2056_i_reload"   --->   Operation 11 'read' 'p_0_0_033131923_lcssa2056_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_033121827_lcssa1992_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121827_lcssa1992_i_reload"   --->   Operation 12 'read' 'p_0_0_033121827_lcssa1992_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_033131926_lcssa2058_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131926_lcssa2058_i_reload"   --->   Operation 13 'read' 'p_0_0_033131926_lcssa2058_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_033121830_lcssa1994_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121830_lcssa1994_i_reload"   --->   Operation 14 'read' 'p_0_0_033121830_lcssa1994_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_033131929_lcssa2060_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131929_lcssa2060_i_reload"   --->   Operation 15 'read' 'p_0_0_033131929_lcssa2060_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_033121833_lcssa1996_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121833_lcssa1996_i_reload"   --->   Operation 16 'read' 'p_0_0_033121833_lcssa1996_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i_i23841884_lcssa2030_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841884_lcssa2030_i_reload"   --->   Operation 17 'read' 'conv_i_i_i23841884_lcssa2030_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_033131788_lcssa1966_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131788_lcssa1966_i_reload"   --->   Operation 18 'read' 'p_0_0_033131788_lcssa1966_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_i_i23841875_lcssa2024_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841875_lcssa2024_i_reload"   --->   Operation 19 'read' 'conv_i_i_i23841875_lcssa2024_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_033131779_lcssa1960_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131779_lcssa1960_i_reload"   --->   Operation 20 'read' 'p_0_0_033131779_lcssa1960_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i_i_i23841878_lcssa2026_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841878_lcssa2026_i_reload"   --->   Operation 21 'read' 'conv_i_i_i23841878_lcssa2026_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_033131782_lcssa1962_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131782_lcssa1962_i_reload"   --->   Operation 22 'read' 'p_0_0_033131782_lcssa1962_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i_i_i23841881_lcssa2028_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841881_lcssa2028_i_reload"   --->   Operation 23 'read' 'conv_i_i_i23841881_lcssa2028_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_033131785_lcssa1964_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131785_lcssa1964_i_reload"   --->   Operation 24 'read' 'p_0_0_033131785_lcssa1964_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_033131896_lcssa2038_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131896_lcssa2038_i_reload"   --->   Operation 25 'read' 'p_0_0_033131896_lcssa2038_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_033121800_lcssa1974_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121800_lcssa1974_i_reload"   --->   Operation 26 'read' 'p_0_0_033121800_lcssa1974_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_0_033131887_lcssa2032_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131887_lcssa2032_i_reload"   --->   Operation 27 'read' 'p_0_0_033131887_lcssa2032_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0_0_033121791_lcssa1968_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121791_lcssa1968_i_reload"   --->   Operation 28 'read' 'p_0_0_033121791_lcssa1968_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_033131890_lcssa2034_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131890_lcssa2034_i_reload"   --->   Operation 29 'read' 'p_0_0_033131890_lcssa2034_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_0_0_033121794_lcssa1970_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121794_lcssa1970_i_reload"   --->   Operation 30 'read' 'p_0_0_033121794_lcssa1970_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_0_0_033131893_lcssa2036_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131893_lcssa2036_i_reload"   --->   Operation 31 'read' 'p_0_0_033131893_lcssa2036_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_0_0_033121797_lcssa1972_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121797_lcssa1972_i_reload"   --->   Operation 32 'read' 'p_0_0_033121797_lcssa1972_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i_i_i23841848_lcssa2006_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841848_lcssa2006_i_reload"   --->   Operation 33 'read' 'conv_i_i_i23841848_lcssa2006_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_0_0_033131752_lcssa1942_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131752_lcssa1942_i_reload"   --->   Operation 34 'read' 'p_0_0_033131752_lcssa1942_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_i_i23841839_lcssa2000_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841839_lcssa2000_i_reload"   --->   Operation 35 'read' 'conv_i_i_i23841839_lcssa2000_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_0_0_033131743_lcssa1936_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131743_lcssa1936_i_reload"   --->   Operation 36 'read' 'p_0_0_033131743_lcssa1936_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_i_i_i23841842_lcssa2002_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841842_lcssa2002_i_reload"   --->   Operation 37 'read' 'conv_i_i_i23841842_lcssa2002_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_0_0_033131746_lcssa1938_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131746_lcssa1938_i_reload"   --->   Operation 38 'read' 'p_0_0_033131746_lcssa1938_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_i_i_i23841845_lcssa2004_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841845_lcssa2004_i_reload"   --->   Operation 39 'read' 'conv_i_i_i23841845_lcssa2004_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_033131749_lcssa1940_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131749_lcssa1940_i_reload"   --->   Operation 40 'read' 'p_0_0_033131749_lcssa1940_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_0_0_033131908_lcssa2046_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131908_lcssa2046_i_reload"   --->   Operation 41 'read' 'p_0_0_033131908_lcssa2046_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_0_0_033121812_lcssa1982_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121812_lcssa1982_i_reload"   --->   Operation 42 'read' 'p_0_0_033121812_lcssa1982_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_0_0_033131899_lcssa2040_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131899_lcssa2040_i_reload"   --->   Operation 43 'read' 'p_0_0_033131899_lcssa2040_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_0_0_033121803_lcssa1976_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121803_lcssa1976_i_reload"   --->   Operation 44 'read' 'p_0_0_033121803_lcssa1976_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_0_0_033131902_lcssa2042_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131902_lcssa2042_i_reload"   --->   Operation 45 'read' 'p_0_0_033131902_lcssa2042_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_0_033121806_lcssa1978_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121806_lcssa1978_i_reload"   --->   Operation 46 'read' 'p_0_0_033121806_lcssa1978_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_0_0_033131905_lcssa2044_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131905_lcssa2044_i_reload"   --->   Operation 47 'read' 'p_0_0_033131905_lcssa2044_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_0_0_033121809_lcssa1980_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121809_lcssa1980_i_reload"   --->   Operation 48 'read' 'p_0_0_033121809_lcssa1980_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv_i_i_i23841860_lcssa2014_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841860_lcssa2014_i_reload"   --->   Operation 49 'read' 'conv_i_i_i23841860_lcssa2014_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_033131764_lcssa1950_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131764_lcssa1950_i_reload"   --->   Operation 50 'read' 'p_0_0_033131764_lcssa1950_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv_i_i_i23841851_lcssa2008_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841851_lcssa2008_i_reload"   --->   Operation 51 'read' 'conv_i_i_i23841851_lcssa2008_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_033131755_lcssa1944_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131755_lcssa1944_i_reload"   --->   Operation 52 'read' 'p_0_0_033131755_lcssa1944_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv_i_i_i23841854_lcssa2010_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841854_lcssa2010_i_reload"   --->   Operation 53 'read' 'conv_i_i_i23841854_lcssa2010_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_033131758_lcssa1946_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131758_lcssa1946_i_reload"   --->   Operation 54 'read' 'p_0_0_033131758_lcssa1946_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv_i_i_i23841857_lcssa2012_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841857_lcssa2012_i_reload"   --->   Operation 55 'read' 'conv_i_i_i23841857_lcssa2012_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_0_033131761_lcssa1948_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131761_lcssa1948_i_reload"   --->   Operation 56 'read' 'p_0_0_033131761_lcssa1948_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_033131921_lcssa2054_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131921_lcssa2054_i_reload"   --->   Operation 57 'read' 'p_0_0_033131921_lcssa2054_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_033121825_lcssa1990_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121825_lcssa1990_i_reload"   --->   Operation 58 'read' 'p_0_0_033121825_lcssa1990_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_0_033131912_lcssa2048_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131912_lcssa2048_i_reload"   --->   Operation 59 'read' 'p_0_0_033131912_lcssa2048_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_033121816_lcssa1984_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121816_lcssa1984_i_reload"   --->   Operation 60 'read' 'p_0_0_033121816_lcssa1984_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_033131915_lcssa2050_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131915_lcssa2050_i_reload"   --->   Operation 61 'read' 'p_0_0_033131915_lcssa2050_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_033121819_lcssa1986_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121819_lcssa1986_i_reload"   --->   Operation 62 'read' 'p_0_0_033121819_lcssa1986_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_0_033131918_lcssa2052_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131918_lcssa2052_i_reload"   --->   Operation 63 'read' 'p_0_0_033131918_lcssa2052_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_0_033121822_lcssa1988_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033121822_lcssa1988_i_reload"   --->   Operation 64 'read' 'p_0_0_033121822_lcssa1988_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv_i_i_i23841873_lcssa2022_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841873_lcssa2022_i_reload"   --->   Operation 65 'read' 'conv_i_i_i23841873_lcssa2022_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_033131777_lcssa1958_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131777_lcssa1958_i_reload"   --->   Operation 66 'read' 'p_0_0_033131777_lcssa1958_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv_i_i_i23841864_lcssa2016_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841864_lcssa2016_i_reload"   --->   Operation 67 'read' 'conv_i_i_i23841864_lcssa2016_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_0_033131768_lcssa1952_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131768_lcssa1952_i_reload"   --->   Operation 68 'read' 'p_0_0_033131768_lcssa1952_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv_i_i_i23841867_lcssa2018_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841867_lcssa2018_i_reload"   --->   Operation 69 'read' 'conv_i_i_i23841867_lcssa2018_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_0_0_033131771_lcssa1954_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131771_lcssa1954_i_reload"   --->   Operation 70 'read' 'p_0_0_033131771_lcssa1954_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_i_i_i23841870_lcssa2020_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i_i23841870_lcssa2020_i_reload"   --->   Operation 71 'read' 'conv_i_i_i23841870_lcssa2020_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_0_0_033131774_lcssa1956_i_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_0_0_033131774_lcssa1956_i_reload"   --->   Operation 72 'read' 'p_0_0_033131774_lcssa1956_i_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/QRD.cpp:259]   --->   Operation 77 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.81ns)   --->   "%icmp_ln259 = icmp_eq  i7 %indvar_flatten_load, i7 64" [src/QRD.cpp:259]   --->   Operation 79 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.77ns)   --->   "%add_ln259_1 = add i7 %indvar_flatten_load, i7 1" [src/QRD.cpp:259]   --->   Operation 80 'add' 'add_ln259_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln259 = br i1 %icmp_ln259, void %.preheader.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2375.i.preheader.exitStub" [src/QRD.cpp:259]   --->   Operation 81 'br' 'br_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [src/QRD.cpp:260]   --->   Operation 82 'load' 'j_load' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [src/QRD.cpp:259]   --->   Operation 83 'load' 'i_load' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%add_ln259 = add i4 %i_load, i4 1" [src/QRD.cpp:259]   --->   Operation 84 'add' 'add_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.72ns)   --->   "%icmp_ln260 = icmp_eq  i4 %j_load, i4 8" [src/QRD.cpp:260]   --->   Operation 85 'icmp' 'icmp_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.39ns)   --->   "%select_ln118 = select i1 %icmp_ln260, i4 0, i4 %j_load" [src/QRD.cpp:118]   --->   Operation 86 'select' 'select_ln118' <Predicate = (!icmp_ln259)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.39ns)   --->   "%select_ln259 = select i1 %icmp_ln260, i4 %add_ln259, i4 %i_load" [src/QRD.cpp:259]   --->   Operation 87 'select' 'select_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.72ns)   --->   "%tmp_44_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033131774_lcssa1956_i_reload_read, i16 %conv_i_i_i23841870_lcssa2020_i_reload_read, i16 %p_0_0_033131771_lcssa1954_i_reload_read, i16 %conv_i_i_i23841867_lcssa2018_i_reload_read, i16 %p_0_0_033131768_lcssa1952_i_reload_read, i16 %conv_i_i_i23841864_lcssa2016_i_reload_read, i16 %p_0_0_033131777_lcssa1958_i_reload_read, i16 %conv_i_i_i23841873_lcssa2022_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 88 'mux' 'tmp_44_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.72ns)   --->   "%tmp_45_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033121822_lcssa1988_i_reload_read, i16 %p_0_0_033131918_lcssa2052_i_reload_read, i16 %p_0_0_033121819_lcssa1986_i_reload_read, i16 %p_0_0_033131915_lcssa2050_i_reload_read, i16 %p_0_0_033121816_lcssa1984_i_reload_read, i16 %p_0_0_033131912_lcssa2048_i_reload_read, i16 %p_0_0_033121825_lcssa1990_i_reload_read, i16 %p_0_0_033131921_lcssa2054_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 89 'mux' 'tmp_45_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.72ns)   --->   "%tmp_46_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033131761_lcssa1948_i_reload_read, i16 %conv_i_i_i23841857_lcssa2012_i_reload_read, i16 %p_0_0_033131758_lcssa1946_i_reload_read, i16 %conv_i_i_i23841854_lcssa2010_i_reload_read, i16 %p_0_0_033131755_lcssa1944_i_reload_read, i16 %conv_i_i_i23841851_lcssa2008_i_reload_read, i16 %p_0_0_033131764_lcssa1950_i_reload_read, i16 %conv_i_i_i23841860_lcssa2014_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 90 'mux' 'tmp_46_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.72ns)   --->   "%tmp_47_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033121809_lcssa1980_i_reload_read, i16 %p_0_0_033131905_lcssa2044_i_reload_read, i16 %p_0_0_033121806_lcssa1978_i_reload_read, i16 %p_0_0_033131902_lcssa2042_i_reload_read, i16 %p_0_0_033121803_lcssa1976_i_reload_read, i16 %p_0_0_033131899_lcssa2040_i_reload_read, i16 %p_0_0_033121812_lcssa1982_i_reload_read, i16 %p_0_0_033131908_lcssa2046_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 91 'mux' 'tmp_47_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.72ns)   --->   "%tmp_48_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033131749_lcssa1940_i_reload_read, i16 %conv_i_i_i23841845_lcssa2004_i_reload_read, i16 %p_0_0_033131746_lcssa1938_i_reload_read, i16 %conv_i_i_i23841842_lcssa2002_i_reload_read, i16 %p_0_0_033131743_lcssa1936_i_reload_read, i16 %conv_i_i_i23841839_lcssa2000_i_reload_read, i16 %p_0_0_033131752_lcssa1942_i_reload_read, i16 %conv_i_i_i23841848_lcssa2006_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 92 'mux' 'tmp_48_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.72ns)   --->   "%tmp_49_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033121797_lcssa1972_i_reload_read, i16 %p_0_0_033131893_lcssa2036_i_reload_read, i16 %p_0_0_033121794_lcssa1970_i_reload_read, i16 %p_0_0_033131890_lcssa2034_i_reload_read, i16 %p_0_0_033121791_lcssa1968_i_reload_read, i16 %p_0_0_033131887_lcssa2032_i_reload_read, i16 %p_0_0_033121800_lcssa1974_i_reload_read, i16 %p_0_0_033131896_lcssa2038_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'mux' 'tmp_49_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.72ns)   --->   "%tmp_52_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033131785_lcssa1964_i_reload_read, i16 %conv_i_i_i23841881_lcssa2028_i_reload_read, i16 %p_0_0_033131782_lcssa1962_i_reload_read, i16 %conv_i_i_i23841878_lcssa2026_i_reload_read, i16 %p_0_0_033131779_lcssa1960_i_reload_read, i16 %conv_i_i_i23841875_lcssa2024_i_reload_read, i16 %p_0_0_033131788_lcssa1966_i_reload_read, i16 %conv_i_i_i23841884_lcssa2030_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 94 'mux' 'tmp_52_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.72ns)   --->   "%tmp_53_i = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %p_0_0_033121833_lcssa1996_i_reload_read, i16 %p_0_0_033131929_lcssa2060_i_reload_read, i16 %p_0_0_033121830_lcssa1994_i_reload_read, i16 %p_0_0_033131926_lcssa2058_i_reload_read, i16 %p_0_0_033121827_lcssa1992_i_reload_read, i16 %p_0_0_033131923_lcssa2056_i_reload_read, i16 %p_0_0_033121836_lcssa1998_i_reload_read, i16 %p_0_0_033131932_lcssa2062_i_reload_read, i4 %select_ln118" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 95 'mux' 'tmp_53_i' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.72ns)   --->   "%p_0 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i4, i16 %tmp_44_i, i16 %tmp_45_i, i16 %tmp_46_i, i16 %tmp_47_i, i16 %tmp_48_i, i16 %tmp_49_i, i16 %tmp_52_i, i16 %tmp_53_i, i4 %select_ln259" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 96 'mux' 'p_0' <Predicate = (!icmp_ln259)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln260 = add i4 %select_ln118, i4 1" [src/QRD.cpp:260]   --->   Operation 97 'add' 'add_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln259 = store i7 %add_ln259_1, i7 %indvar_flatten" [src/QRD.cpp:259]   --->   Operation 98 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.42>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln259 = store i4 %select_ln259, i4 %i" [src/QRD.cpp:259]   --->   Operation 99 'store' 'store_ln259' <Predicate = (!icmp_ln259)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln260 = store i4 %add_ln260, i4 %j" [src/QRD.cpp:260]   --->   Operation 100 'store' 'store_ln260' <Predicate = (!icmp_ln259)> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln259)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_02_VITIS_LOOP_260_6_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 103 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/QRD.cpp:118]   --->   Operation 104 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %R, i16 %p_0" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 105 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	'alloca' operation ('j') [66]  (0 ns)
	'load' operation ('j_load', src/QRD.cpp:260) on local variable 'j' [145]  (0 ns)
	'icmp' operation ('icmp_ln260', src/QRD.cpp:260) [150]  (0.721 ns)
	'select' operation ('select_ln118', src/QRD.cpp:118) [151]  (0.391 ns)
	'mux' operation ('tmp_44_i', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [155]  (0.721 ns)
	'mux' operation ('p_0', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [163]  (0.721 ns)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'R' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [164]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
