// Seed: 2853208656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
);
  uwire id_3 = 1 >= 1;
  wire  id_4;
  wire  id_5;
  uwire id_6;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_4,
      id_3
  );
  assign id_0 = id_6;
  wire id_7;
endmodule
