Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/xlinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 6a1668f15efa4f7d93e353a479de35ea --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_behav xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port Reg_Selector [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 7 for port Memory_Address [C:/Users/Mostafa/Desktop/computer arc/LEC_Project/FULL_CODE/Lec_Project.srcs/sources_1/new/DataPath.v:21]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Data_Memory_Reg
Compiling module xil_defaultlib.Instruction_Register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Write_to_reg_Mux
Compiling module xil_defaultlib.Read_1_OR_3_Mux
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Reg_out_R
Compiling module xil_defaultlib.ALU_A_Mux
Compiling module xil_defaultlib.ALU_B_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_reg
Compiling module xil_defaultlib.PC_Mux
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_behav
