INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:25:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.735ns period=5.470ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.470ns  (clk rise@5.470ns - clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.486ns (28.505%)  route 3.727ns (71.495%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.953 - 5.470 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2168, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X25Y76         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q_reg[2]/Q
                         net (fo=18, routed)          0.698     1.422    lsq1/handshake_lsq_lsq1_core/ldq_addr_4_q[2]
    SLICE_X25Y81         LUT6 (Prop_lut6_I3_O)        0.043     1.465 r  lsq1/handshake_lsq_lsq1_core/hist_storeEn_INST_0_i_101/O
                         net (fo=1, routed)           0.000     1.465    lsq1/handshake_lsq_lsq1_core/hist_storeEn_INST_0_i_101_n_0
    SLICE_X25Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.716 r  lsq1/handshake_lsq_lsq1_core/hist_storeEn_INST_0_i_36/CO[3]
                         net (fo=7, routed)           0.727     2.443    lsq1/handshake_lsq_lsq1_core/p_15_in369_in
    SLICE_X23Y85         LUT5 (Prop_lut5_I2_O)        0.043     2.486 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_77/O
                         net (fo=1, routed)           0.000     2.486    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_77_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.737 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_48/CO[3]
                         net (fo=1, routed)           0.000     2.737    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_48_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.786 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.786    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_12_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.835 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_24/CO[3]
                         net (fo=1, routed)           0.000     2.835    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_24_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.884 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.884    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_9_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.933 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.933    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_16_n_0
    SLICE_X23Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.982 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.982    lsq1/handshake_lsq_lsq1_core/ldq_issue_4_q_reg_i_13_n_0
    SLICE_X23Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     3.127 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_25/O[3]
                         net (fo=1, routed)           0.179     3.307    lsq1/handshake_lsq_lsq1_core/TEMP_68_double_out1[27]
    SLICE_X22Y89         LUT6 (Prop_lut6_I5_O)        0.120     3.427 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_68/O
                         net (fo=33, routed)          0.816     4.243    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_68_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.043     4.286 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_29/O
                         net (fo=1, routed)           0.258     4.544    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_29_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.043     4.587 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_13/O
                         net (fo=1, routed)           0.238     4.825    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_13_n_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I4_O)        0.043     4.868 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_4/O
                         net (fo=2, routed)           0.168     5.036    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_4_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I1_O)        0.043     5.079 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_1/O
                         net (fo=33, routed)          0.642     5.721    lsq1/handshake_lsq_lsq1_core/p_21_in
    SLICE_X44Y76         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.470     5.470 r  
                                                      0.000     5.470 r  clk (IN)
                         net (fo=2168, unset)         0.483     5.953    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X44Y76         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]/C
                         clock pessimism              0.000     5.953    
                         clock uncertainty           -0.035     5.917    
    SLICE_X44Y76         FDRE (Setup_fdre_C_CE)      -0.169     5.748    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[23]
  -------------------------------------------------------------------
                         required time                          5.748    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  0.027    




