{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746471222202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746471222202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  5 12:53:42 2025 " "Processing started: Mon May  5 12:53:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746471222202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471222202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BeamForming -c BeamForming9MicMEMS " "Command: quartus_map --read_settings_files=on --write_settings_files=off BeamForming -c BeamForming9MicMEMS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471222203 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1746471222707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamforming.v 2 2 " "Found 2 design units, including 2 entities, in source file beamforming.v" { { "Info" "ISGN_ENTITY_NAME" "1 BeamForming " "Found entity 1: BeamForming" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471230626 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_delay " "Found entity 2: fifo_delay" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471230626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471230626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/cordic_cos.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_cos/synthesis/cordic_cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_cos " "Found entity 1: cordic_cos" {  } { { "cordic_cos/synthesis/cordic_cos.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/cordic_cos.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471230628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471230628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cordic_cos/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordic_cos) " "Found design unit 1: dspba_library_package (cordic_cos)" {  } { { "cordic_cos/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cordic_cos/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231026 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231026 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231026 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231026 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/submodules/cordic_cos_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_cos/synthesis/submodules/cordic_cos_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_cos_CORDIC_0-normal " "Found design unit 1: cordic_cos_CORDIC_0-normal" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231032 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_cos_CORDIC_0 " "Found entity 1: cordic_cos_CORDIC_0" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231037 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231106 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231170 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231231 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231287 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231290 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231294 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231296 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231299 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231302 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (CIC) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC)" {  } { { "CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231472 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231590 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231645 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231699 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "CIC/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "CIC/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "CIC/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471231937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471231937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "CIC/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_cic_ii_0 " "Found entity 1: CIC_cic_ii_0" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_3m2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_3m2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_3M2Hz " "Found entity 1: pll_3M2Hz" {  } { { "pll_3M2Hz.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file low_pass_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR " "Found entity 1: LOW_PASS_FIR" {  } { { "LOW_PASS_FIR.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file low_pass_fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (low_pass_fir) " "Found design unit 1: dspba_library_package (low_pass_fir)" {  } { { "LOW_PASS_FIR/dspba_library_package.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file low_pass_fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232280 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232280 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232280 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232280 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232280 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file low_pass_fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (low_pass_fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (low_pass_fir)" {  } { { "LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file low_pass_fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (low_pass_fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (low_pass_fir)" {  } { { "LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232290 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232295 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232298 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232301 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file low_pass_fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LOW_PASS_FIR/altera_avalon_sc_fifo.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/low_pass_fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOW_PASS_FIR_0002_rtl_core-normal " "Found design unit 1: LOW_PASS_FIR_0002_rtl_core-normal" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232308 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR_0002_rtl_core " "Found entity 1: LOW_PASS_FIR_0002_rtl_core" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/low_pass_fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOW_PASS_FIR_0002_ast-struct " "Found design unit 1: LOW_PASS_FIR_0002_ast-struct" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232312 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR_0002_ast " "Found entity 1: LOW_PASS_FIR_0002_ast" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/low_pass_fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOW_PASS_FIR_0002-syn " "Found design unit 1: LOW_PASS_FIR_0002-syn" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232315 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR_0002 " "Found entity 1: LOW_PASS_FIR_0002" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BeamForming " "Elaborating entity \"BeamForming\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746471232399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay_samples BeamForming.v(119) " "Verilog HDL or VHDL warning at BeamForming.v(119): object \"delay_samples\" assigned a value but never read" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746471232402 "|BeamForming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BeamForming.v(87) " "Verilog HDL assignment warning at BeamForming.v(87): truncated value with size 32 to match size of target (3)" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746471232404 "|BeamForming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 BeamForming.v(99) " "Verilog HDL assignment warning at BeamForming.v(99): truncated value with size 32 to match size of target (11)" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746471232404 "|BeamForming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BeamForming.v(122) " "Verilog HDL assignment warning at BeamForming.v(122): truncated value with size 32 to match size of target (7)" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746471232409 "|BeamForming"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BeamForming.v(143) " "Verilog HDL assignment warning at BeamForming.v(143): truncated value with size 32 to match size of target (16)" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746471232411 "|BeamForming"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_status BeamForming.v(26) " "Output port \"led_status\" at BeamForming.v(26) has no driver" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1746471232414 "|BeamForming"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_3M2Hz pll_3M2Hz:pll_inst " "Elaborating entity \"pll_3M2Hz\" for hierarchy \"pll_3M2Hz:pll_inst\"" {  } { { "BeamForming.v" "pll_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_3M2Hz:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_3M2Hz:pll_inst\|altpll:altpll_component\"" {  } { { "pll_3M2Hz.v" "altpll_component" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_3M2Hz:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_3M2Hz:pll_inst\|altpll:altpll_component\"" {  } { { "pll_3M2Hz.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_3M2Hz:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_3M2Hz:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_3M2Hz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_3M2Hz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471232539 ""}  } { { "pll_3M2Hz.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746471232539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_3m2hz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_3m2hz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_3M2Hz_altpll " "Found entity 1: pll_3M2Hz_altpll" {  } { { "db/pll_3m2hz_altpll.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/pll_3m2hz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471232584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471232584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_3M2Hz_altpll pll_3M2Hz:pll_inst\|altpll:altpll_component\|pll_3M2Hz_altpll:auto_generated " "Elaborating entity \"pll_3M2Hz_altpll\" for hierarchy \"pll_3M2Hz:pll_inst\|altpll:altpll_component\|pll_3M2Hz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC CIC:proc_chain\[0\].cic_inst " "Elaborating entity \"CIC\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\"" {  } { { "BeamForming.v" "proc_chain\[0\].cic_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_cic_ii_0 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0 " "Elaborating entity \"CIC_cic_ii_0\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\"" {  } { { "CIC/synthesis/CIC.v" "cic_ii_0" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "core" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471232956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rd71 " "Found entity 1: scfifo_rd71" {  } { { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rd71 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated " "Elaborating entity \"scfifo_rd71\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cjv " "Found entity 1: a_dpfifo_cjv" {  } { { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cjv CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo " "Elaborating entity \"a_dpfifo_cjv\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\"" {  } { { "db/scfifo_rd71.tdf" "dpfifo" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4h1 " "Found entity 1: altsyncram_b4h1" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4h1 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram " "Elaborating entity \"altsyncram_b4h1\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\"" {  } { { "db/a_dpfifo_cjv.tdf" "FIFOram" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_cjv.tdf" "almost_full_comparer" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_cjv.tdf" "two_comparison" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_r9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cntr_r9b:rd_ptr_msb " "Elaborating entity \"cntr_r9b\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cntr_r9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cjv.tdf" "rd_ptr_msb" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8a7 " "Found entity 1: cntr_8a7" {  } { { "db/cntr_8a7.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_8a7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8a7 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cntr_8a7:usedw_counter " "Elaborating entity \"cntr_8a7\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cntr_8a7:usedw_counter\"" {  } { { "db/a_dpfifo_cjv.tdf" "usedw_counter" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_s9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cntr_s9b:wr_ptr " "Elaborating entity \"cntr_s9b\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|cntr_s9b:wr_ptr\"" {  } { { "db/a_dpfifo_cjv.tdf" "wr_ptr" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tg71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tg71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tg71 " "Found entity 1: scfifo_tg71" {  } { { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tg71 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated " "Elaborating entity \"scfifo_tg71\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qov.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qov.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qov " "Found entity 1: a_dpfifo_qov" {  } { { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qov CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo " "Elaborating entity \"a_dpfifo_qov\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\"" {  } { { "db/scfifo_tg71.tdf" "dpfifo" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7h1 " "Found entity 1: altsyncram_j7h1" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7h1 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram " "Elaborating entity \"altsyncram_j7h1\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\"" {  } { { "db/a_dpfifo_qov.tdf" "FIFOram" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_is8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_qov.tdf" "almost_full_comparer" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_qov.tdf" "two_comparison" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_t9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_qov.tdf" "rd_ptr_msb" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_aa7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_qov.tdf" "usedw_counter" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_u9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471233823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471233823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_qov.tdf" "wr_ptr" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "dec_one" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471233973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "vrc_en_0.first_dsample" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gm51 " "Found entity 1: scfifo_gm51" {  } { { "db/scfifo_gm51.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_gm51.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471234566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471234566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gm51 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated " "Elaborating entity \"scfifo_gm51\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rju.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rju.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rju " "Found entity 1: a_dpfifo_rju" {  } { { "db/a_dpfifo_rju.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471234586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471234586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rju CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo " "Elaborating entity \"a_dpfifo_rju\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\"" {  } { { "db/scfifo_gm51.tdf" "dpfifo" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_gm51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17h1 " "Found entity 1: altsyncram_17h1" {  } { { "db/altsyncram_17h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_17h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471234641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471234641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17h1 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|altsyncram_17h1:FIFOram " "Elaborating entity \"altsyncram_17h1\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|altsyncram_17h1:FIFOram\"" {  } { { "db/a_dpfifo_rju.tdf" "FIFOram" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fs8 " "Found entity 1: cmpr_fs8" {  } { { "db/cmpr_fs8.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cmpr_fs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471234697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471234697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cmpr_fs8:almost_full_comparer " "Elaborating entity \"cmpr_fs8\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cmpr_fs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rju.tdf" "almost_full_comparer" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cmpr_fs8:two_comparison " "Elaborating entity \"cmpr_fs8\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cmpr_fs8:two_comparison\"" {  } { { "db/a_dpfifo_rju.tdf" "two_comparison" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q9b " "Found entity 1: cntr_q9b" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_q9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471234755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471234755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q9b CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cntr_q9b:rd_ptr_msb " "Elaborating entity \"cntr_q9b\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cntr_q9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rju.tdf" "rd_ptr_msb" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7a7 " "Found entity 1: cntr_7a7" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/cntr_7a7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471234802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471234802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7a7 CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cntr_7a7:usedw_counter " "Elaborating entity \"cntr_7a7\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_gm51:auto_generated\|a_dpfifo_rju:dpfifo\|cntr_7a7:usedw_counter\"" {  } { { "db/a_dpfifo_rju.tdf" "usedw_counter" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_rju.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471234923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOW_PASS_FIR LOW_PASS_FIR:proc_chain\[0\].fir_inst " "Elaborating entity \"LOW_PASS_FIR\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\"" {  } { { "BeamForming.v" "proc_chain\[0\].fir_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOW_PASS_FIR_0002 LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst " "Elaborating entity \"LOW_PASS_FIR_0002\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\"" {  } { { "LOW_PASS_FIR.v" "low_pass_fir_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235045 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig LOW_PASS_FIR_0002.vhd(54) " "Verilog HDL or VHDL warning at LOW_PASS_FIR_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746471235046 "|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOW_PASS_FIR_0002_ast LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst " "Elaborating entity \"LOW_PASS_FIR_0002_ast\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" "LOW_PASS_FIR_0002_ast_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235053 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core LOW_PASS_FIR_0002_ast.vhd(208) " "VHDL Signal Declaration warning at LOW_PASS_FIR_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746471235056 "|BeamForming|LOW_PASS_FIR:proc_chain[0].fir_inst|LOW_PASS_FIR_0002:low_pass_fir_inst|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "sink" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "source" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "intf_ctrl" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOW_PASS_FIR_0002_rtl_core LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"LOW_PASS_FIR_0002_rtl_core\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "u0_m0_wo0_memread" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "u0_m0_wo0_compute" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_0_13\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "d_xIn_0_13" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 373 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235231 ""}  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 373 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746471235231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jn3 " "Found entity 1: altsyncram_2jn3" {  } { { "db/altsyncram_2jn3.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_2jn3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471235279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471235279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jn3 LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2jn3:auto_generated " "Elaborating entity \"altsyncram_2jn3\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|altsyncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altsyncram_2jn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_component" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Elaborated megafunction instantiation \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 489 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component " "Instantiated megafunction \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471235334 ""}  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 489 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746471235334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fcu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fcu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fcu " "Found entity 1: mult_fcu" {  } { { "db/mult_fcu.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/mult_fcu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471235381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471235381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_fcu LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_fcu:auto_generated " "Elaborating entity \"mult_fcu\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|LOW_PASS_FIR_0002_rtl_core:\\real_passthrough:hpfircore_core\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_component\|mult_fcu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"LOW_PASS_FIR:proc_chain\[0\].fir_inst\|LOW_PASS_FIR_0002:low_pass_fir_inst\|LOW_PASS_FIR_0002_ast:LOW_PASS_FIR_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471235390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_cos cordic_cos:cordic_inst " "Elaborating entity \"cordic_cos\" for hierarchy \"cordic_cos:cordic_inst\"" {  } { { "BeamForming.v" "cordic_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471241935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_cos_CORDIC_0 cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0 " "Elaborating entity \"cordic_cos_CORDIC_0\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\"" {  } { { "cordic_cos/synthesis/cordic_cos.v" "cordic_0" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/cordic_cos.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471241957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist16_xIn_a_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist16_xIn_a_1\"" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "redist16_xIn_a_1" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471242048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:sinNegCond_uid222_sincosTest_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:sinNegCond_uid222_sincosTest_delay\"" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "sinNegCond_uid222_sincosTest_delay" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471242060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist1_sinNegCond_uid222_sincosTest_q_3\"" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "redist1_sinNegCond_uid222_sincosTest_q_3" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471242068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist11_aip1E_uid98_sincosTest_b_1\"" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "redist11_aip1E_uid98_sincosTest_b_1" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471242077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist10_xip1_5_uid112_sincosTest_b_1\"" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "redist10_xip1_5_uid112_sincosTest_b_1" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471242092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3 " "Elaborating entity \"dspba_delay\" for hierarchy \"cordic_cos:cordic_inst\|cordic_cos_CORDIC_0:cordic_0\|dspba_delay:redist15_firstQuadrant_uid15_sincosTest_b_3\"" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "redist15_firstQuadrant_uid15_sincosTest_b_3" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471242106 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242344 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242344 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242344 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242346 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242346 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242353 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242353 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242353 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242354 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242354 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242362 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242362 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242362 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242363 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242363 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242370 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242371 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242371 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242372 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242373 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242380 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242381 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242381 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242382 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242382 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242392 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242392 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242393 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242394 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242394 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242402 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242402 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242402 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242403 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1746471242404 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746471242899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.05.12:54:06 Progress: Loading sld6325e2bf/alt_sld_fab_wrapper_hw.tcl " "2025.05.05.12:54:06 Progress: Loading sld6325e2bf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471246391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471249088 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471249227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471253023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471253115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471253209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471253328 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471253333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471253334 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1746471254015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6325e2bf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6325e2bf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6325e2bf/alt_sld_fab.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471254237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471254313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471254316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471254367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471254446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/ip/sld6325e2bf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471254499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471254499 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[0\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[0].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[1\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[1\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[1\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[1\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[1\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[1\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[1].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[2\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[2\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[2\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[2\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[2\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[2\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[2].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[3\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[3\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[3\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[3\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[3\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[3\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[3].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[4\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[4\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[4\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[4\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[4\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[4\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[4].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[5\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[5\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[5\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[5\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[5\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[5\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[5].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[6\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\] " "Synthesized away node \"CIC:proc_chain\[6\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_tg71:auto_generated\|a_dpfifo_qov:dpfifo\|altsyncram_j7h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_j7h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_j7h1.tdf" 296 2 0 } } { "db/a_dpfifo_qov.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_qov.tdf" 45 2 0 } } { "db/scfifo_tg71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_tg71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 358 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[6].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_tg71:auto_generated|a_dpfifo_qov:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[6\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:proc_chain\[6\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 104 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[6].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:proc_chain\[6\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:proc_chain\[6\].cic_inst\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_rd71:auto_generated\|a_dpfifo_cjv:dpfifo\|altsyncram_b4h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_b4h1.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/altsyncram_b4h1.tdf" 136 2 0 } } { "db/a_dpfifo_cjv.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/a_dpfifo_cjv.tdf" 45 2 0 } } { "db/scfifo_rd71.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/scfifo_rd71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 213 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 31 0 0 } } { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471255731 "|BeamForming|CIC:proc_chain[6].cic_inst|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_rd71:auto_generated|a_dpfifo_cjv:dpfifo|altsyncram_b4h1:FIFOram|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1746471255731 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1746471255731 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "BeamForming.v" "Mult5" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471258940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "BeamForming.v" "Mult4" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471258940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "BeamForming.v" "Mult3" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471258940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "BeamForming.v" "Mult1" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471258940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "BeamForming.v" "Mult2" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471258940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "BeamForming.v" "Mult0" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471258940 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746471258940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471258978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746471258979 ""}  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746471258979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746471259024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471259024 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1746471260026 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1746471260026 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1746471260086 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1746471260086 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1746471260086 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1746471260086 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1746471260087 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 189 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 189 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1746471260223 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 438 -1 0 } } { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 359 -1 0 } } { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 284 -1 0 } } { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 213 -1 0 } } { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 297 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746471260302 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746471260302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_status\[0\] GND " "Pin \"led_status\[0\]\" is stuck at GND" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746471261437 "|BeamForming|led_status[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_status\[1\] GND " "Pin \"led_status\[1\]\" is stuck at GND" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746471261437 "|BeamForming|led_status[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_status\[2\] GND " "Pin \"led_status\[2\]\" is stuck at GND" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746471261437 "|BeamForming|led_status[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_status\[3\] GND " "Pin \"led_status\[3\]\" is stuck at GND" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746471261437 "|BeamForming|led_status[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_status\[4\] GND " "Pin \"led_status\[4\]\" is stuck at GND" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746471261437 "|BeamForming|led_status[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746471261437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471261750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746471263779 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1746471263953 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471264038 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746471265970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746471265970 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[0\] " "No output dependent on input pin \"beam_angle\[0\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[1\] " "No output dependent on input pin \"beam_angle\[1\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[2\] " "No output dependent on input pin \"beam_angle\[2\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[3\] " "No output dependent on input pin \"beam_angle\[3\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[4\] " "No output dependent on input pin \"beam_angle\[4\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[5\] " "No output dependent on input pin \"beam_angle\[5\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[6\] " "No output dependent on input pin \"beam_angle\[6\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[7\] " "No output dependent on input pin \"beam_angle\[7\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[8\] " "No output dependent on input pin \"beam_angle\[8\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[9\] " "No output dependent on input pin \"beam_angle\[9\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "beam_angle\[10\] " "No output dependent on input pin \"beam_angle\[10\]\"" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746471266509 "|BeamForming|beam_angle[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746471266509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5922 " "Implemented 5922 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746471266510 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746471266510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5554 " "Implemented 5554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746471266510 ""} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Implemented 280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746471266510 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746471266510 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746471266510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746471266510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746471266578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  5 12:54:26 2025 " "Processing ended: Mon May  5 12:54:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746471266578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746471266578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746471266578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746471266578 ""}
