module jk_2bit_counter_tb;

    reg clk, rst_n;
    wire [1:0] count;

    jk_2bit_counter uut (
        .clk(clk),
        .rst_n(rst_n),
        .count(count)
    );

    initial begin
        clk = 0;
        forever #5 clk = ~clk; 
    end

    initial begin
        rst_n = 0;
        #12 rst_n = 1;         
        #100 $finish;
    end

    initial begin
        $monitor("Time = %0t | Count = %b", $time, count);
    end

endmodule
