Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Dec  4 23:09:24 2019
| Host             : DESKTOP-982HE02 running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a200tsbg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.635        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.481        |
| Device Static (W)        | 0.154        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 97.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.026 |        9 |       --- |             --- |
| Slice Logic              |     0.024 |    18968 |       --- |             --- |
|   LUT as Logic           |     0.018 |     4993 |    133800 |            3.73 |
|   CARRY4                 |     0.004 |      995 |     33450 |            2.97 |
|   Register               |     0.002 |    10220 |    267600 |            3.82 |
|   LUT as Distributed RAM |    <0.001 |       24 |     46200 |            0.05 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |       15 |     46200 |            0.03 |
|   F7/F8 Muxes            |    <0.001 |       10 |    133800 |           <0.01 |
|   Others                 |     0.000 |     2353 |       --- |             --- |
| Signals                  |     0.019 |    12414 |       --- |             --- |
| Block RAM                |     0.017 |     36.5 |       365 |           10.00 |
| MMCM                     |     0.122 |        1 |        10 |           10.00 |
| PLL                      |     0.124 |        1 |        10 |           10.00 |
| DSPs                     |    <0.001 |        4 |       740 |            0.54 |
| I/O                      |     0.148 |       38 |       285 |           13.33 |
| Static Power             |     0.154 |          |           |                 |
| Total                    |     0.635 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.132 |       0.099 |      0.033 |
| Vccaux    |       1.800 |     0.161 |       0.131 |      0.031 |
| Vcco33    |       3.300 |     0.046 |       0.041 |      0.005 |
| Vcco25    |       2.500 |     0.009 |       0.004 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                    | hdmi/U0/ClockGenInternal.ClockGenX/CLKFBIN                           |            15.4 |
| PixelClkIO                                                                                 | hdmi/U0/ClockGenInternal.ClockGenX/PixelClk                          |            15.4 |
| SerialClkIO                                                                                | hdmi/U0/ClockGenInternal.ClockGenX/SerialClk                         |             3.1 |
| clk_out1_clk_wiz_0                                                                         | clkdivider/clk_out1_clk_wiz_0                                        |            15.4 |
| clkfbout_clk_wiz_0                                                                         | clkdivider/clkfbout_clk_wiz_0                                        |            50.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_pin                                                                                | clk                                                                  |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top_level                            |     0.481 |
|   centroid_green                     |     0.018 |
|     xcenter                          |     0.009 |
|       U0                             |     0.009 |
|     ycenter                          |     0.009 |
|       U0                             |     0.009 |
|   centroid_red                       |     0.017 |
|     xcenter                          |     0.009 |
|       U0                             |     0.009 |
|     ycenter                          |     0.008 |
|       U0                             |     0.008 |
|   clkdivider                         |     0.122 |
|   dbg_hub                            |     0.002 |
|     inst                             |     0.002 |
|       BSCANID.u_xsdbm_id             |     0.002 |
|   fifo                               |     0.002 |
|     U0                               |     0.002 |
|       inst_fifo_gen                  |     0.002 |
|   hdmi                               |     0.263 |
|     U0                               |     0.263 |
|       ClockGenInternal.ClockGenX     |     0.125 |
|       ClockSerializer                |     0.033 |
|       DataEncoders[0].DataSerializer |     0.035 |
|       DataEncoders[1].DataSerializer |     0.035 |
|       DataEncoders[2].DataSerializer |     0.035 |
|   jojos_bram                         |     0.015 |
|     U0                               |     0.015 |
|       inst_blk_mem_gen               |     0.015 |
|   rgb2hsv_green                      |     0.012 |
|     hue_div1                         |     0.005 |
|       U0                             |     0.005 |
|     hue_div2                         |     0.006 |
|       U0                             |     0.006 |
|   rgb2hsv_red                        |     0.012 |
|     hue_div1                         |     0.004 |
|       U0                             |     0.004 |
|     hue_div2                         |     0.006 |
|       U0                             |     0.006 |
|   vio                                |     0.003 |
|     inst                             |     0.003 |
+--------------------------------------+-----------+


