("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK_2024_10_01 schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK_2024_10_01 aska_top_16ele_v2_TOP schematic }:a"))) (((-3.56875 -3.625) (4.45625 2.625)) "a" "Schematics" 9))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK_2024_10_01 layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK_2024_10_01 aska_top_16ele_v2_TOP layout }:r"))) (((-2736.896 -443.995) (5384.234 3380.735)) "a" "VLS-GXL" 10))("aska_top_16ele_v2:/\taska_top_16ele_v2 ASKA_16ELE_TOP_FINAL schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2 schematic }:r"))) (((-2.44375 -2.35) (7.44375 1.24375)) "r" "Schematics XL" 5))("aska_top_16ele_v2:/\taska_top_16ele_v2 ASKA_16ELE_TOP_FINAL layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2 layout }:r"))) (((122.196 939.662) (3288.831 2177.15)) "r" "VLS-GXL" 6))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2_TOP schematic }:r"))) (((-8.15 -3.625) (9.05 2.625)) "r" "Schematics XL" 29))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL aska_top_16ele_v2_TOP layout }:r"))) (((-1433.985 943.003) (6612.515 4767.776)) "r" "VLS-GXL" 28))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2_TOP schematic }:r"))) (((-8.16875 -3.6375) (9.05625 2.625)) "r" "Schematics XL" 13))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_BK layout_pi" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele_v2_TOP layout_pi }:a"))) (((726.793 3163.748) (959.346 3283.376)) "a" "VLS-GXL" 12))("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_analog_extracted" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_analog_extracted}:a"))) nil)("DIG_stimulus:/\tDIG_stimulus ASKA_DIG2 verilogams" (("open" (nil hierarchy "/{ASKA_DIG2 DIG_stimulus verilogams }:a"))) nil)