<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'W7_0_1' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.880+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W7_0_0' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.823+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_7' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.812+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_6' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.801+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_5' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.791+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_4' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.782+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_3' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.772+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_2' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.763+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_1' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.751+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_0_0' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.740+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_7' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.728+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_6' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.715+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_5' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.706+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_4' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.694+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_3' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.685+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_2' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.676+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_1' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.667+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'W6_1_0' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.658+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.649+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_118' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.639+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_119' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.629+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_120' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.620+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_121' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.611+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_122' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.601+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_123' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.591+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_124' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.581+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_125' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.571+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_126' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.561+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_127' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.552+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_128' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.542+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_129' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.533+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_130' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.523+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_131' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.512+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_132' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.503+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_133' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.494+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_134' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.484+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_135' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.474+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_136' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.464+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_99' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.455+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_98' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.446+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_97' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.437+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_96' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.428+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_95' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.418+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_94' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.409+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_93' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.400+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_92' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.391+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_91' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.382+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_90' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.373+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_89' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.363+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_88' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.355+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_87' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.345+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_86' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.336+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_85' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.327+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_84' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.319+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_83' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.310+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_82' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.298+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_81' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.287+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_80' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.276+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_79' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.264+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_78' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.251+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_77' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.232+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_76' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.191+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_75' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.181+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_74' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.172+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_73' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.162+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_72' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.152+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_71' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.142+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_70' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.133+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_69' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.123+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_68' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.113+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_67' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.104+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_66' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.093+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_65' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.081+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_64' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.072+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_63' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.061+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_62' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.047+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_61' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.037+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_60' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.026+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_59' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.016+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_58' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:06.007+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_57' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.995+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_56' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.981+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_55' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.970+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_54' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.961+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_53' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.952+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_52' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.941+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'IN67_51' is power-on initialization." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:00:05.935+0800" type="Warning"/>
      </synLog>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_timing_summary: Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1800.289 ; gain = 758.586&#xD;&#xA;Contents of report file './report/top_fun_timing_synth.rpt' is as follows:&#xD;&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018&#xD;&#xA;| Date         : Tue Jul 28 17:15:35 2020&#xD;&#xA;| Host         : T running 64-bit major release  (build 9200)&#xD;&#xA;| Command      : report_timing_summary -file ./report/top_fun_timing_synth.rpt&#xD;&#xA;| Design       : bd_0_wrapper&#xD;&#xA;| Device       : 7z020-clg484&#xD;&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xD;&#xA;------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Timing Summary Report&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timer Settings&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;  Enable Multi Corner Analysis               :  Yes&#xD;&#xA;  Enable Pessimism Removal                   :  Yes&#xD;&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xD;&#xA;  Enable Input Delay Default Clock           :  No&#xD;&#xA;  Enable Preset / Clear Arcs                 :  No&#xD;&#xA;  Disable Flight Delays                      :  No&#xD;&#xA;  Ignore I/O Paths                           :  No&#xD;&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xD;&#xA;&#xD;&#xA;  Corner  Analyze    Analyze    &#xD;&#xA;  Name    Max Paths  Min Paths  &#xD;&#xA;  ------  ---------  ---------  &#xD;&#xA;  Slow    Yes        Yes        &#xD;&#xA;  Fast    Yes        Yes        &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;check_timing report&#xD;&#xA;&#xD;&#xA;Table of Contents&#xD;&#xA;-----------------&#xD;&#xA;1. checking no_clock&#xD;&#xA;2. checking constant_clock&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;9. checking loops&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;12. checking latch_loops&#xD;&#xA;&#xD;&#xA;1. checking no_clock&#xD;&#xA;--------------------&#xD;&#xA; There are 0 register/latch pins with no clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;2. checking constant_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with constant_clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;3. checking pulse_width_clock&#xD;&#xA;-----------------------------&#xD;&#xA; There are 0 register/latch pins which need pulse_width check&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;4. checking unconstrained_internal_endpoints&#xD;&#xA;--------------------------------------------&#xD;&#xA; There are 0 pins that are not constrained for maximum delay.&#xD;&#xA;&#xD;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;5. checking no_input_delay&#xD;&#xA;--------------------------&#xD;&#xA; There are 94 input ports with no input delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;6. checking no_output_delay&#xD;&#xA;---------------------------&#xD;&#xA; There are 148 ports with no output delay specified. (HIGH)&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xD;&#xA;&#xD;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;7. checking multiple_clock&#xD;&#xA;--------------------------&#xD;&#xA; There are 0 register/latch pins with multiple clocks.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;8. checking generated_clocks&#xD;&#xA;----------------------------&#xD;&#xA; There are 0 generated clocks that are not connected to a clock source.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;9. checking loops&#xD;&#xA;-----------------&#xD;&#xA; There are 0 combinational loops in the design.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;10. checking partial_input_delay&#xD;&#xA;--------------------------------&#xD;&#xA; There are 0 input ports with partial input delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;11. checking partial_output_delay&#xD;&#xA;---------------------------------&#xD;&#xA; There are 0 ports with partial output delay specified.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;12. checking latch_loops&#xD;&#xA;------------------------&#xD;&#xA; There are 0 combinational latch loops in the design through latch input&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Design Timing Summary&#xD;&#xA;| ---------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;      1.724        0.000                      0                82872        0.208        0.000                      0                82872        3.750        0.000                       0                 34359  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;All user specified timing constraints are met.&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Clock Summary&#xD;&#xA;| -------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xD;&#xA;-----   ------------       ----------      --------------&#xD;&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Intra Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xD;&#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xD;&#xA;ap_clk              1.724        0.000                      0                82872        0.208        0.000                      0                82872        3.750        0.000                       0                 34359  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Inter Clock Table&#xD;&#xA;| -----------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Other Path Groups Table&#xD;&#xA;| -----------------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xD;&#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;| Timing Details&#xD;&#xA;| --------------&#xD;&#xA;------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;From Clock:  ap_clk&#xD;&#xA;  To Clock:  ap_clk&#xD;&#xA;&#xD;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.724ns,  Total Violation        0.000ns&#xD;&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns&#xD;&#xA;PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns&#xD;&#xA;---------------------------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Max Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             1.724ns  (required time - arrival time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]&#xD;&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xD;&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        2.635ns  (logic 0.813ns (30.857%)  route 1.822ns (69.143%))&#xD;&#xA;  Logic Levels:           1  (LUT6=1)&#xD;&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xD;&#xA;    Source Clock Delay      (SCD):    0.973ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xD;&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xD;&#xA;    Total System Jitter     (TSJ):    0.071ns&#xD;&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xD;&#xA;    Discrete Jitter          (DJ):    0.000ns&#xD;&#xA;    Phase Error              (PE):    0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=34433, unset)        0.973     0.973    bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q&#xD;&#xA;                         net (fo=18, unplaced)        1.022     2.513    bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]&#xD;&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.808 r  bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O&#xD;&#xA;                         net (fo=2, unplaced)         0.800     3.608    bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xD;&#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=34433, unset)        0.924    10.924    bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk&#xD;&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK&#xD;&#xA;                         clock pessimism              0.000    10.924    &#xD;&#xA;                         clock uncertainty           -0.035    10.889    &#xD;&#xA;                         DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])&#xD;&#xA;                                                     -5.557     5.332    bd_0_i/hls_inst/inst/top_fun_fadd_32nsbkb_U10/top_fun_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                          5.332    &#xD;&#xA;                         arrival time                          -3.608    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  1.724    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Min Delay Paths&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Slack (MET) :             0.208ns  (arrival time - required time)&#xD;&#xA;  Source:                 bd_0_i/hls_inst/inst/IN35_1_addr_2_reg_21312_pp23_iter6_reg_reg[0]__0/C&#xD;&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Destination:            bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_21317_pp23_iter10_reg_reg[0]_srl4/D&#xD;&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xD;&#xA;  Path Group:             ap_clk&#xD;&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xD;&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xD;&#xA;  Data Path Delay:        0.293ns  (logic 0.148ns (50.439%)  route 0.145ns (49.561%))&#xD;&#xA;  Logic Levels:           0  &#xD;&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xD;&#xA;    Destination Clock Delay (DCD):    0.432ns&#xD;&#xA;    Source Clock Delay      (SCD):    0.410ns&#xD;&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xD;&#xA;&#xD;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=34433, unset)        0.410     0.410    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/IN35_1_addr_2_reg_21312_pp23_iter6_reg_reg[0]__0/C&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;                         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/IN35_1_addr_2_reg_21312_pp23_iter6_reg_reg[0]__0/Q&#xD;&#xA;                         net (fo=2, unplaced)         0.145     0.704    bd_0_i/hls_inst/inst/IN35_5_addr_2_reg_21332_pp23_iter6_reg[0]&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_21317_pp23_iter10_reg_reg[0]_srl4/D&#xD;&#xA;  -------------------------------------------------------------------    -------------------&#xD;&#xA;&#xD;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xD;&#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xD;&#xA;                         net (fo=34433, unset)        0.432     0.432    bd_0_i/hls_inst/inst/ap_clk&#xD;&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_21317_pp23_iter10_reg_reg[0]_srl4/CLK&#xD;&#xA;                         clock pessimism              0.000     0.432    &#xD;&#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xD;&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/IN35_2_addr_2_reg_21317_pp23_iter10_reg_reg[0]_srl4&#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         required time                         -0.496    &#xD;&#xA;                         arrival time                           0.704    &#xD;&#xA;  -------------------------------------------------------------------&#xD;&#xA;                         slack                                  0.208    &#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Pulse Width Checks&#xD;&#xA;--------------------------------------------------------------------------------------&#xD;&#xA;Clock Name:         ap_clk&#xD;&#xA;Waveform(ns):       { 0.000 5.000 }&#xD;&#xA;Period(ns):         10.000&#xD;&#xA;Sources:            { ap_clk }&#xD;&#xA;&#xD;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xD;&#xA;Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/inst/Bias_U/top_fun_Bias_ram_U/ram_reg/CLKARDCLK&#xD;&#xA;Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/W1_0_U/top_fun_W1_0_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750                bd_0_i/hls_inst/inst/W1_0_U/top_fun_W1_0_ram_U/ram_reg_0_15_0_0/SP/CLK&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: calculating BRAM count: (34 bram18) + 2 * (18 bram36)&#xD;&#xA;HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0&#xD;&#xA;HLS EXTRACTION: synth area_current: 0 35080 31476 128 70 0 295 0 0 0&#xD;&#xA;HLS EXTRACTION: generated E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/report/verilog/top_fun_export.xml&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xD;&#xA;Project:             lenet_hls&#xD;&#xA;Solution:            s_pipe&#xD;&#xA;Device target:       xc7z020clg484-1&#xD;&#xA;Report date:         Tue Jul 28 17:15:35 +0800 2020&#xD;&#xA;&#xD;&#xA;#=== Post-Synthesis Resource usage ===&#xD;&#xA;SLICE:            0&#xD;&#xA;LUT:          35080&#xD;&#xA;FF:           31476&#xD;&#xA;DSP:            128&#xD;&#xA;BRAM:            70&#xD;&#xA;SRL:            295&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    8.276&#xD;&#xA;Timing met&#xD;&#xA;&#xD;&#xA;HLS EXTRACTION: generated E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/report/verilog/top_fun_export.rpt" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:15:35.525+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xD;&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:14:33.236+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 806.477 ; gain = 425.813&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 871.027 ; gain = 490.363&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 871.102 ; gain = 490.438&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xA;+------+----------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------------+------+&#xD;&#xA;|      |Cell            |Count |&#xD;&#xA;+------+----------------+------+&#xD;&#xA;|1     |bd_0_hls_inst_0 |     1|&#xD;&#xA;+------+----------------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|      |Instance |Module |Cells |&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;|1     |top      |       |   208|&#xD;&#xA;|2     |  bd_0_i |bd_0   |   208|&#xD;&#xA;+------+---------+-------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 880.719 ; gain = 226.211&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 880.719 ; gain = 500.055" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:14:28.221+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-519] IP 'bd_0_hls_inst_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:05:18.363+0800" type="Warning"/>
        <logs message="WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.&#xD;&#xA;&#x9;CLK_DOMAIN=bd_0_ap_clk_0 &#xD;&#xA;Wrote  : &lt;E:\lenet\HLS_prj\lenet_hls\s_pipe\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xA;VHDL Output written to : E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v&#xD;&#xA;VHDL Output written to : E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v&#xD;&#xA;VHDL Output written to : E:/lenet/HLS_prj/lenet_hls/s_pipe/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v&#xD;&#xA;Using BD top: bd_0_wrapper" projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:05:18.053+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fun_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:04:54.538+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fun_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:04:52.674+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'top_fun_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="lenet_hls" solutionName="s_pipe" date="2020-07-28T17:04:50.899+0800" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
