/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:28:49 2014
 *                 Full Compile MD5 Checksum 008a7d6e5c6075780b5099a6ea7d8bad
 *                   (minus title and desc)
 *                 MD5 Checksum              eecc054f9cb653f7c8cde54335a8c3b6
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_HIF_H__
#define BCHP_HIF_H__

/***************************************************************************
 *HIF - Host Interface Registers
 ***************************************************************************/
#define BCHP_HIF_SFT_RST0                        0x00000040 /* Software Reset Control Register */
#define BCHP_HIF_SFT_RST1                        0x00000041 /* Software Reset Control Register */
#define BCHP_HIF_SFT_RST2                        0x00000042 /* Software Reset Control Register */
#define BCHP_HIF_SFT_RST3                        0x00000043 /* Software Reset Control Register */
#define BCHP_HIF_CTRL_OVR                        0x00000044 /* Control Override */
#define BCHP_HIF_OSC_LDO_CTRL                    0x00000048 /* XTAL Oscillator LDO Control */
#define BCHP_HIF_OSC_BIAS_CTRL                   0x00000049 /* XTAL Oscillator Bias Control */
#define BCHP_HIF_OSC_CML_CTRL                    0x0000004a /* XTAL Oscillator CML Control */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS       0x0000004b /* XTAL Oscillator Stap Override Control for xcore_bias */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS         0x0000004c /* XTAL Oscillator Stap Override Control for highpass */
#define BCHP_HIF_PLL4_SYS_BG_PWRON               0x00000050 /* PLL4_SYS Bandgap Power on */
#define BCHP_HIF_PLL4_SYS_CH0_CTRL               0x00000051 /* PLL4_SYS CH0 Control */
#define BCHP_HIF_PLL4_SYS_CH0_MDIV               0x00000052 /* PLL4_SYS CH0 MDIV */
#define BCHP_HIF_PLL4_SYS_CH1_CTRL               0x00000053 /* PLL4_SYS CH1 Control */
#define BCHP_HIF_PLL4_SYS_CH1_MDIV               0x00000054 /* PLL4_SYS CH1 MDIV */
#define BCHP_HIF_PLL4_SYS_CH2_CTRL               0x00000055 /* PLL4_SYS CH2 Control */
#define BCHP_HIF_PLL4_SYS_CH2_MDIV               0x00000056 /* PLL4_SYS CH2 MDIV */
#define BCHP_HIF_PLL4_SYS_CH3_CTRL               0x00000057 /* PLL4_SYS CH3 Control */
#define BCHP_HIF_PLL4_SYS_CH3_MDIV               0x00000058 /* PLL4_SYS CH3 MDIV */
#define BCHP_HIF_PLL4_SYS_CH4_CTRL               0x00000059 /* PLL4_SYS CH4 Control */
#define BCHP_HIF_PLL4_SYS_CH4_MDIV               0x0000005a /* PLL4_SYS CH4 MDIV */
#define BCHP_HIF_PLL4_SYS_CH5_CTRL               0x0000005b /* PLL4_SYS CH5 Control */
#define BCHP_HIF_PLL4_SYS_CH5_MDIV               0x0000005c /* PLL4_SYS CH5 MDIV */
#define BCHP_HIF_PLL4_SYS_DIV0                   0x0000005d /* PLL4_SYS DIV Control 0 */
#define BCHP_HIF_PLL4_SYS_DIV1                   0x0000005e /* PLL4_SYS DIV Control 1 */
#define BCHP_HIF_PLL4_SYS_GAIN0                  0x0000005f /* PLL4_SYS GAIN Control 0 */
#define BCHP_HIF_PLL4_SYS_GAIN1                  0x00000060 /* PLL4_SYS GAIN Control 1 */
#define BCHP_HIF_PLL4_SYS_LDO_CTRL0              0x00000061 /* PLL4_SYS LDO Control 0 */
#define BCHP_HIF_PLL4_SYS_LDO_CTRL1              0x00000062 /* PLL4_SYS LDO Control 1 */
#define BCHP_HIF_PLL4_SYS_LDO_PWRON              0x00000063 /* PLL4_SYS LDO PWRON Control */
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS            0x00000064 /* PLL4_SYS LOCK Status */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL0             0x00000065 /* PLL4_SYS MISC Control 0 */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1             0x00000066 /* PLL4_SYS MISC Control 1 */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2             0x00000067 /* PLL4_SYS MISC Control 2 */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3             0x00000068 /* PLL4_SYS MISC Control 3 */
#define BCHP_HIF_PLL4_SYS_PWRON                  0x00000069 /* PLL4_SYS PWRON Control */
#define BCHP_HIF_PLL4_SYS_RESET                  0x0000006a /* PLL4_SYS RESET Control */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH0 0x0000006b /* PLL4_SYS SSC MODE Control HIGH 0 */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH1 0x0000006c /* PLL4_SYS SSC MODE Control HIGH 1 */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW0  0x0000006d /* PLL4_SYS SSC MODE Control LOW 0 */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW1  0x0000006e /* PLL4_SYS SSC MODE Control LOW 1 */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2  0x0000006f /* PLL4_SYS SSC MODE Control LOW 2 */
#define BCHP_HIF_PLL4_SYS_STATUS0                0x00000070 /* PLL4_SYS Status 0 */
#define BCHP_HIF_PLL4_SYS_STATUS1                0x00000071 /* PLL4_SYS Status 1 */
#define BCHP_HIF_MISC_CTRL                       0x00000074 /* Miscellaneous Control */
#define BCHP_HIF_PIN_STRAP1                      0x00000075 /* Pin Strap Read Control Register */
#define BCHP_HIF_PIN_STRAP0                      0x00000076 /* Pin Strap Read Control Register */
#define BCHP_HIF_SPARE3                          0x00000077 /* Spare Register */
#define BCHP_HIF_SPARE2                          0x00000078 /* Spare Register */
#define BCHP_HIF_SPARE1                          0x00000079 /* Spare Register */
#define BCHP_HIF_SPARE0                          0x0000007a /* Spare Register */
#define BCHP_HIF_SFT3                            0x0000007b /* Software Register */
#define BCHP_HIF_SFT2                            0x0000007c /* Software Register */
#define BCHP_HIF_SFT1                            0x0000007d /* Software Register */
#define BCHP_HIF_SFT0                            0x0000007e /* Software Register */

/***************************************************************************
 *SFT_RST0 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST0 :: RSVD [07:05] */
#define BCHP_HIF_SFT_RST0_RSVD_MASK                                0xe0
#define BCHP_HIF_SFT_RST0_RSVD_SHIFT                               5
#define BCHP_HIF_SFT_RST0_RSVD_DEFAULT                             0x00

/* HIF :: SFT_RST0 :: OTP [04:04] */
#define BCHP_HIF_SFT_RST0_OTP_MASK                                 0x10
#define BCHP_HIF_SFT_RST0_OTP_SHIFT                                4
#define BCHP_HIF_SFT_RST0_OTP_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: AVS [03:03] */
#define BCHP_HIF_SFT_RST0_AVS_MASK                                 0x08
#define BCHP_HIF_SFT_RST0_AVS_SHIFT                                3
#define BCHP_HIF_SFT_RST0_AVS_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: FSK [02:02] */
#define BCHP_HIF_SFT_RST0_FSK_MASK                                 0x04
#define BCHP_HIF_SFT_RST0_FSK_SHIFT                                2
#define BCHP_HIF_SFT_RST0_FSK_DEFAULT                              0x00

/* HIF :: SFT_RST0 :: PERIPH [01:01] */
#define BCHP_HIF_SFT_RST0_PERIPH_MASK                              0x02
#define BCHP_HIF_SFT_RST0_PERIPH_SHIFT                             1
#define BCHP_HIF_SFT_RST0_PERIPH_DEFAULT                           0x00

/* HIF :: SFT_RST0 :: LEAP [00:00] */
#define BCHP_HIF_SFT_RST0_LEAP_MASK                                0x01
#define BCHP_HIF_SFT_RST0_LEAP_SHIFT                               0
#define BCHP_HIF_SFT_RST0_LEAP_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST1 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST1 :: RSVD_1 [07:06] */
#define BCHP_HIF_SFT_RST1_RSVD_1_MASK                              0xc0
#define BCHP_HIF_SFT_RST1_RSVD_1_SHIFT                             6
#define BCHP_HIF_SFT_RST1_RSVD_1_DEFAULT                           0x00

/* HIF :: SFT_RST1 :: CHAN1 [05:05] */
#define BCHP_HIF_SFT_RST1_CHAN1_MASK                               0x20
#define BCHP_HIF_SFT_RST1_CHAN1_SHIFT                              5
#define BCHP_HIF_SFT_RST1_CHAN1_DEFAULT                            0x00

/* HIF :: SFT_RST1 :: CHAN0 [04:04] */
#define BCHP_HIF_SFT_RST1_CHAN0_MASK                               0x10
#define BCHP_HIF_SFT_RST1_CHAN0_SHIFT                              4
#define BCHP_HIF_SFT_RST1_CHAN0_DEFAULT                            0x00

/* HIF :: SFT_RST1 :: RSVD_0 [03:03] */
#define BCHP_HIF_SFT_RST1_RSVD_0_MASK                              0x08
#define BCHP_HIF_SFT_RST1_RSVD_0_SHIFT                             3
#define BCHP_HIF_SFT_RST1_RSVD_0_DEFAULT                           0x00

/* HIF :: SFT_RST1 :: AIF_MDAC [02:02] */
#define BCHP_HIF_SFT_RST1_AIF_MDAC_MASK                            0x04
#define BCHP_HIF_SFT_RST1_AIF_MDAC_SHIFT                           2
#define BCHP_HIF_SFT_RST1_AIF_MDAC_DEFAULT                         0x00

/* HIF :: SFT_RST1 :: AIF1 [01:01] */
#define BCHP_HIF_SFT_RST1_AIF1_MASK                                0x02
#define BCHP_HIF_SFT_RST1_AIF1_SHIFT                               1
#define BCHP_HIF_SFT_RST1_AIF1_DEFAULT                             0x00

/* HIF :: SFT_RST1 :: AIF0 [00:00] */
#define BCHP_HIF_SFT_RST1_AIF0_MASK                                0x01
#define BCHP_HIF_SFT_RST1_AIF0_SHIFT                               0
#define BCHP_HIF_SFT_RST1_AIF0_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST2 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST2 :: SDS7 [07:07] */
#define BCHP_HIF_SFT_RST2_SDS7_MASK                                0x80
#define BCHP_HIF_SFT_RST2_SDS7_SHIFT                               7
#define BCHP_HIF_SFT_RST2_SDS7_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS6 [06:06] */
#define BCHP_HIF_SFT_RST2_SDS6_MASK                                0x40
#define BCHP_HIF_SFT_RST2_SDS6_SHIFT                               6
#define BCHP_HIF_SFT_RST2_SDS6_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS5 [05:05] */
#define BCHP_HIF_SFT_RST2_SDS5_MASK                                0x20
#define BCHP_HIF_SFT_RST2_SDS5_SHIFT                               5
#define BCHP_HIF_SFT_RST2_SDS5_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS4 [04:04] */
#define BCHP_HIF_SFT_RST2_SDS4_MASK                                0x10
#define BCHP_HIF_SFT_RST2_SDS4_SHIFT                               4
#define BCHP_HIF_SFT_RST2_SDS4_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS3 [03:03] */
#define BCHP_HIF_SFT_RST2_SDS3_MASK                                0x08
#define BCHP_HIF_SFT_RST2_SDS3_SHIFT                               3
#define BCHP_HIF_SFT_RST2_SDS3_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS2 [02:02] */
#define BCHP_HIF_SFT_RST2_SDS2_MASK                                0x04
#define BCHP_HIF_SFT_RST2_SDS2_SHIFT                               2
#define BCHP_HIF_SFT_RST2_SDS2_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS1 [01:01] */
#define BCHP_HIF_SFT_RST2_SDS1_MASK                                0x02
#define BCHP_HIF_SFT_RST2_SDS1_SHIFT                               1
#define BCHP_HIF_SFT_RST2_SDS1_DEFAULT                             0x00

/* HIF :: SFT_RST2 :: SDS0 [00:00] */
#define BCHP_HIF_SFT_RST2_SDS0_MASK                                0x01
#define BCHP_HIF_SFT_RST2_SDS0_SHIFT                               0
#define BCHP_HIF_SFT_RST2_SDS0_DEFAULT                             0x00

/***************************************************************************
 *SFT_RST3 - Software Reset Control Register
 ***************************************************************************/
/* HIF :: SFT_RST3 :: AFEC7 [07:07] */
#define BCHP_HIF_SFT_RST3_AFEC7_MASK                               0x80
#define BCHP_HIF_SFT_RST3_AFEC7_SHIFT                              7
#define BCHP_HIF_SFT_RST3_AFEC7_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC6 [06:06] */
#define BCHP_HIF_SFT_RST3_AFEC6_MASK                               0x40
#define BCHP_HIF_SFT_RST3_AFEC6_SHIFT                              6
#define BCHP_HIF_SFT_RST3_AFEC6_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC5 [05:05] */
#define BCHP_HIF_SFT_RST3_AFEC5_MASK                               0x20
#define BCHP_HIF_SFT_RST3_AFEC5_SHIFT                              5
#define BCHP_HIF_SFT_RST3_AFEC5_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC4 [04:04] */
#define BCHP_HIF_SFT_RST3_AFEC4_MASK                               0x10
#define BCHP_HIF_SFT_RST3_AFEC4_SHIFT                              4
#define BCHP_HIF_SFT_RST3_AFEC4_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC3 [03:03] */
#define BCHP_HIF_SFT_RST3_AFEC3_MASK                               0x08
#define BCHP_HIF_SFT_RST3_AFEC3_SHIFT                              3
#define BCHP_HIF_SFT_RST3_AFEC3_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC2 [02:02] */
#define BCHP_HIF_SFT_RST3_AFEC2_MASK                               0x04
#define BCHP_HIF_SFT_RST3_AFEC2_SHIFT                              2
#define BCHP_HIF_SFT_RST3_AFEC2_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC1 [01:01] */
#define BCHP_HIF_SFT_RST3_AFEC1_MASK                               0x02
#define BCHP_HIF_SFT_RST3_AFEC1_SHIFT                              1
#define BCHP_HIF_SFT_RST3_AFEC1_DEFAULT                            0x00

/* HIF :: SFT_RST3 :: AFEC0 [00:00] */
#define BCHP_HIF_SFT_RST3_AFEC0_MASK                               0x01
#define BCHP_HIF_SFT_RST3_AFEC0_SHIFT                              0
#define BCHP_HIF_SFT_RST3_AFEC0_DEFAULT                            0x00

/***************************************************************************
 *CTRL_OVR - Control Override
 ***************************************************************************/
/* HIF :: CTRL_OVR :: JTAG_FUNC_RESET_ENABLE [07:07] */
#define BCHP_HIF_CTRL_OVR_JTAG_FUNC_RESET_ENABLE_MASK              0x80
#define BCHP_HIF_CTRL_OVR_JTAG_FUNC_RESET_ENABLE_SHIFT             7
#define BCHP_HIF_CTRL_OVR_JTAG_FUNC_RESET_ENABLE_DEFAULT           0x01

/* HIF :: CTRL_OVR :: WD_FTM_RESET_ENABLE [06:06] */
#define BCHP_HIF_CTRL_OVR_WD_FTM_RESET_ENABLE_MASK                 0x40
#define BCHP_HIF_CTRL_OVR_WD_FTM_RESET_ENABLE_SHIFT                6
#define BCHP_HIF_CTRL_OVR_WD_FTM_RESET_ENABLE_DEFAULT              0x01

/* HIF :: CTRL_OVR :: LEAP [05:05] */
#define BCHP_HIF_CTRL_OVR_LEAP_MASK                                0x20
#define BCHP_HIF_CTRL_OVR_LEAP_SHIFT                               5
#define BCHP_HIF_CTRL_OVR_LEAP_DEFAULT                             0x00

/* HIF :: CTRL_OVR :: SFT_RST3 [04:04] */
#define BCHP_HIF_CTRL_OVR_SFT_RST3_MASK                            0x10
#define BCHP_HIF_CTRL_OVR_SFT_RST3_SHIFT                           4
#define BCHP_HIF_CTRL_OVR_SFT_RST3_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: SFT_RST2 [03:03] */
#define BCHP_HIF_CTRL_OVR_SFT_RST2_MASK                            0x08
#define BCHP_HIF_CTRL_OVR_SFT_RST2_SHIFT                           3
#define BCHP_HIF_CTRL_OVR_SFT_RST2_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: SFT_RST1 [02:02] */
#define BCHP_HIF_CTRL_OVR_SFT_RST1_MASK                            0x04
#define BCHP_HIF_CTRL_OVR_SFT_RST1_SHIFT                           2
#define BCHP_HIF_CTRL_OVR_SFT_RST1_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: SFT_RST0 [01:01] */
#define BCHP_HIF_CTRL_OVR_SFT_RST0_MASK                            0x02
#define BCHP_HIF_CTRL_OVR_SFT_RST0_SHIFT                           1
#define BCHP_HIF_CTRL_OVR_SFT_RST0_DEFAULT                         0x00

/* HIF :: CTRL_OVR :: PLL4_SYS [00:00] */
#define BCHP_HIF_CTRL_OVR_PLL4_SYS_MASK                            0x01
#define BCHP_HIF_CTRL_OVR_PLL4_SYS_SHIFT                           0
#define BCHP_HIF_CTRL_OVR_PLL4_SYS_DEFAULT                         0x00

/***************************************************************************
 *OSC_LDO_CTRL - XTAL Oscillator LDO Control
 ***************************************************************************/
/* HIF :: OSC_LDO_CTRL :: RSVD [07:04] */
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_MASK                            0xf0
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_SHIFT                           4
#define BCHP_HIF_OSC_LDO_CTRL_RSVD_DEFAULT                         0x00

/* HIF :: OSC_LDO_CTRL :: osc_ldo_ctrl [03:00] */
#define BCHP_HIF_OSC_LDO_CTRL_osc_ldo_ctrl_MASK                    0x0f
#define BCHP_HIF_OSC_LDO_CTRL_osc_ldo_ctrl_SHIFT                   0
#define BCHP_HIF_OSC_LDO_CTRL_osc_ldo_ctrl_DEFAULT                 0x05

/***************************************************************************
 *OSC_BIAS_CTRL - XTAL Oscillator Bias Control
 ***************************************************************************/
/* HIF :: OSC_BIAS_CTRL :: osc_select_current_gisb_control [07:07] */
#define BCHP_HIF_OSC_BIAS_CTRL_osc_select_current_gisb_control_MASK 0x80
#define BCHP_HIF_OSC_BIAS_CTRL_osc_select_current_gisb_control_SHIFT 7
#define BCHP_HIF_OSC_BIAS_CTRL_osc_select_current_gisb_control_DEFAULT 0x00

/* HIF :: OSC_BIAS_CTRL :: osc_cml_sel_pd [06:03] */
#define BCHP_HIF_OSC_BIAS_CTRL_osc_cml_sel_pd_MASK                 0x78
#define BCHP_HIF_OSC_BIAS_CTRL_osc_cml_sel_pd_SHIFT                3
#define BCHP_HIF_OSC_BIAS_CTRL_osc_cml_sel_pd_DEFAULT              0x00

/* HIF :: OSC_BIAS_CTRL :: osc_d2cbias_gisb_control [02:00] */
#define BCHP_HIF_OSC_BIAS_CTRL_osc_d2cbias_gisb_control_MASK       0x07
#define BCHP_HIF_OSC_BIAS_CTRL_osc_d2cbias_gisb_control_SHIFT      0
#define BCHP_HIF_OSC_BIAS_CTRL_osc_d2cbias_gisb_control_DEFAULT    0x04

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* HIF :: OSC_CML_CTRL :: RSVD [07:06] */
#define BCHP_HIF_OSC_CML_CTRL_RSVD_MASK                            0xc0
#define BCHP_HIF_OSC_CML_CTRL_RSVD_SHIFT                           6
#define BCHP_HIF_OSC_CML_CTRL_RSVD_DEFAULT                         0x00

/* HIF :: OSC_CML_CTRL :: osc_PMSM_S3_pd_buffer [05:05] */
#define BCHP_HIF_OSC_CML_CTRL_osc_PMSM_S3_pd_buffer_MASK           0x20
#define BCHP_HIF_OSC_CML_CTRL_osc_PMSM_S3_pd_buffer_SHIFT          5
#define BCHP_HIF_OSC_CML_CTRL_osc_PMSM_S3_pd_buffer_DEFAULT        0x00

/* HIF :: OSC_CML_CTRL :: osc_override_strap [04:04] */
#define BCHP_HIF_OSC_CML_CTRL_osc_override_strap_MASK              0x10
#define BCHP_HIF_OSC_CML_CTRL_osc_override_strap_SHIFT             4
#define BCHP_HIF_OSC_CML_CTRL_osc_override_strap_DEFAULT           0x00

/* HIF :: OSC_CML_CTRL :: osc_pd_buffer [03:03] */
#define BCHP_HIF_OSC_CML_CTRL_osc_pd_buffer_MASK                   0x08
#define BCHP_HIF_OSC_CML_CTRL_osc_pd_buffer_SHIFT                  3
#define BCHP_HIF_OSC_CML_CTRL_osc_pd_buffer_DEFAULT                0x00

/* HIF :: OSC_CML_CTRL :: osc_div2_sel [02:02] */
#define BCHP_HIF_OSC_CML_CTRL_osc_div2_sel_MASK                    0x04
#define BCHP_HIF_OSC_CML_CTRL_osc_div2_sel_SHIFT                   2
#define BCHP_HIF_OSC_CML_CTRL_osc_div2_sel_DEFAULT                 0x01

/* HIF :: OSC_CML_CTRL :: osc_current [01:00] */
#define BCHP_HIF_OSC_CML_CTRL_osc_current_MASK                     0x03
#define BCHP_HIF_OSC_CML_CTRL_osc_current_SHIFT                    0
#define BCHP_HIF_OSC_CML_CTRL_osc_current_DEFAULT                  0x01

/***************************************************************************
 *OSC_STRAP_OVRD_XCORE_BIAS - XTAL Oscillator Stap Override Control for xcore_bias
 ***************************************************************************/
/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: RSVD_0 [07:05] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_MASK             0xe0
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_SHIFT            5
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_RSVD_0_DEFAULT          0x00

/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: EN [04:04] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_MASK                 0x10
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_SHIFT                4
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_EN_DEFAULT              0x00

/* HIF :: OSC_STRAP_OVRD_XCORE_BIAS :: XCORE_BIAS [03:00] */
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_XCORE_BIAS_MASK         0x0f
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_XCORE_BIAS_SHIFT        0
#define BCHP_HIF_OSC_STRAP_OVRD_XCORE_BIAS_XCORE_BIAS_DEFAULT      0x04

/***************************************************************************
 *OSC_STRAP_OVRD_HIGHPASS - XTAL Oscillator Stap Override Control for highpass
 ***************************************************************************/
/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: RSVD_1 [07:05] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_MASK               0xe0
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_SHIFT              5
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_1_DEFAULT            0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: EN [04:04] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_MASK                   0x10
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_SHIFT                  4
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_EN_DEFAULT                0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: RSVD_0 [03:01] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_MASK               0x0e
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_SHIFT              1
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_RSVD_0_DEFAULT            0x00

/* HIF :: OSC_STRAP_OVRD_HIGHPASS :: VAL [00:00] */
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_MASK                  0x01
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_SHIFT                 0
#define BCHP_HIF_OSC_STRAP_OVRD_HIGHPASS_VAL_DEFAULT               0x01

/***************************************************************************
 *PLL4_SYS_BG_PWRON - PLL4_SYS Bandgap Power on
 ***************************************************************************/
/* HIF :: PLL4_SYS_BG_PWRON :: reserved0 [07:01] */
#define BCHP_HIF_PLL4_SYS_BG_PWRON_reserved0_MASK                  0xfe
#define BCHP_HIF_PLL4_SYS_BG_PWRON_reserved0_SHIFT                 1

/* HIF :: PLL4_SYS_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_HIF_PLL4_SYS_BG_PWRON_BG_PWRON_PLL_MASK               0x01
#define BCHP_HIF_PLL4_SYS_BG_PWRON_BG_PWRON_PLL_SHIFT              0
#define BCHP_HIF_PLL4_SYS_BG_PWRON_BG_PWRON_PLL_DEFAULT            0x01

/***************************************************************************
 *PLL4_SYS_CH0_CTRL - PLL4_SYS CH0 Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH0_CTRL :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_reserved0_MASK                  0xf0
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_reserved0_SHIFT                 4

/* HIF :: PLL4_SYS_CH0_CTRL :: BYP_EN_CH [03:03] */
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_BYP_EN_CH_MASK                  0x08
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_BYP_EN_CH_SHIFT                 3
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_BYP_EN_CH_DEFAULT               0x00

/* HIF :: PLL4_SYS_CH0_CTRL :: POST_DIVIDER_HOLD_CH [02:02] */
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_POST_DIVIDER_HOLD_CH_MASK       0x04
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_POST_DIVIDER_HOLD_CH_SHIFT      2
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_POST_DIVIDER_HOLD_CH_DEFAULT    0x00

/* HIF :: PLL4_SYS_CH0_CTRL :: MDEL_CH [01:01] */
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_MDEL_CH_MASK                    0x02
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_MDEL_CH_SHIFT                   1
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_MDEL_CH_DEFAULT                 0x00

/* HIF :: PLL4_SYS_CH0_CTRL :: CLOCK_DIS_CH [00:00] */
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_CLOCK_DIS_CH_MASK               0x01
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_CLOCK_DIS_CH_SHIFT              0
#define BCHP_HIF_PLL4_SYS_CH0_CTRL_CLOCK_DIS_CH_DEFAULT            0x00

/***************************************************************************
 *PLL4_SYS_CH0_MDIV - PLL4_SYS CH0 MDIV
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH0_MDIV :: MDIV_CH0 [07:00] */
#define BCHP_HIF_PLL4_SYS_CH0_MDIV_MDIV_CH0_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_CH0_MDIV_MDIV_CH0_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_CH0_MDIV_MDIV_CH0_DEFAULT                0x14

/***************************************************************************
 *PLL4_SYS_CH1_CTRL - PLL4_SYS CH1 Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH1_CTRL :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_reserved0_MASK                  0xf0
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_reserved0_SHIFT                 4

/* HIF :: PLL4_SYS_CH1_CTRL :: BYP_EN_CH [03:03] */
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_BYP_EN_CH_MASK                  0x08
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_BYP_EN_CH_SHIFT                 3
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_BYP_EN_CH_DEFAULT               0x00

/* HIF :: PLL4_SYS_CH1_CTRL :: POST_DIVIDER_HOLD_CH [02:02] */
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_POST_DIVIDER_HOLD_CH_MASK       0x04
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_POST_DIVIDER_HOLD_CH_SHIFT      2
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_POST_DIVIDER_HOLD_CH_DEFAULT    0x00

/* HIF :: PLL4_SYS_CH1_CTRL :: MDEL_CH [01:01] */
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_MDEL_CH_MASK                    0x02
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_MDEL_CH_SHIFT                   1
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_MDEL_CH_DEFAULT                 0x00

/* HIF :: PLL4_SYS_CH1_CTRL :: CLOCK_DIS_CH [00:00] */
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_CLOCK_DIS_CH_MASK               0x01
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_CLOCK_DIS_CH_SHIFT              0
#define BCHP_HIF_PLL4_SYS_CH1_CTRL_CLOCK_DIS_CH_DEFAULT            0x00

/***************************************************************************
 *PLL4_SYS_CH1_MDIV - PLL4_SYS CH1 MDIV
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH1_MDIV :: MDIV_CH1 [07:00] */
#define BCHP_HIF_PLL4_SYS_CH1_MDIV_MDIV_CH1_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_CH1_MDIV_MDIV_CH1_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_CH1_MDIV_MDIV_CH1_DEFAULT                0x28

/***************************************************************************
 *PLL4_SYS_CH2_CTRL - PLL4_SYS CH2 Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH2_CTRL :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_reserved0_MASK                  0xf0
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_reserved0_SHIFT                 4

/* HIF :: PLL4_SYS_CH2_CTRL :: BYP_EN_CH [03:03] */
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_BYP_EN_CH_MASK                  0x08
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_BYP_EN_CH_SHIFT                 3
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_BYP_EN_CH_DEFAULT               0x00

/* HIF :: PLL4_SYS_CH2_CTRL :: POST_DIVIDER_HOLD_CH [02:02] */
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_POST_DIVIDER_HOLD_CH_MASK       0x04
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_POST_DIVIDER_HOLD_CH_SHIFT      2
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_POST_DIVIDER_HOLD_CH_DEFAULT    0x00

/* HIF :: PLL4_SYS_CH2_CTRL :: MDEL_CH [01:01] */
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_MDEL_CH_MASK                    0x02
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_MDEL_CH_SHIFT                   1
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_MDEL_CH_DEFAULT                 0x00

/* HIF :: PLL4_SYS_CH2_CTRL :: CLOCK_DIS_CH [00:00] */
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_CLOCK_DIS_CH_MASK               0x01
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_CLOCK_DIS_CH_SHIFT              0
#define BCHP_HIF_PLL4_SYS_CH2_CTRL_CLOCK_DIS_CH_DEFAULT            0x00

/***************************************************************************
 *PLL4_SYS_CH2_MDIV - PLL4_SYS CH2 MDIV
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH2_MDIV :: MDIV_CH2 [07:00] */
#define BCHP_HIF_PLL4_SYS_CH2_MDIV_MDIV_CH2_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_CH2_MDIV_MDIV_CH2_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_CH2_MDIV_MDIV_CH2_DEFAULT                0x0a

/***************************************************************************
 *PLL4_SYS_CH3_CTRL - PLL4_SYS CH3 Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH3_CTRL :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_reserved0_MASK                  0xf0
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_reserved0_SHIFT                 4

/* HIF :: PLL4_SYS_CH3_CTRL :: BYP_EN_CH [03:03] */
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_BYP_EN_CH_MASK                  0x08
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_BYP_EN_CH_SHIFT                 3
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_BYP_EN_CH_DEFAULT               0x00

/* HIF :: PLL4_SYS_CH3_CTRL :: POST_DIVIDER_HOLD_CH [02:02] */
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_POST_DIVIDER_HOLD_CH_MASK       0x04
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_POST_DIVIDER_HOLD_CH_SHIFT      2
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_POST_DIVIDER_HOLD_CH_DEFAULT    0x00

/* HIF :: PLL4_SYS_CH3_CTRL :: MDEL_CH [01:01] */
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_MDEL_CH_MASK                    0x02
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_MDEL_CH_SHIFT                   1
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_MDEL_CH_DEFAULT                 0x00

/* HIF :: PLL4_SYS_CH3_CTRL :: CLOCK_DIS_CH [00:00] */
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_CLOCK_DIS_CH_MASK               0x01
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_CLOCK_DIS_CH_SHIFT              0
#define BCHP_HIF_PLL4_SYS_CH3_CTRL_CLOCK_DIS_CH_DEFAULT            0x00

/***************************************************************************
 *PLL4_SYS_CH3_MDIV - PLL4_SYS CH3 MDIV
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH3_MDIV :: MDIV_CH3 [07:00] */
#define BCHP_HIF_PLL4_SYS_CH3_MDIV_MDIV_CH3_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_CH3_MDIV_MDIV_CH3_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_CH3_MDIV_MDIV_CH3_DEFAULT                0x14

/***************************************************************************
 *PLL4_SYS_CH4_CTRL - PLL4_SYS CH4 Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH4_CTRL :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_reserved0_MASK                  0xf0
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_reserved0_SHIFT                 4

/* HIF :: PLL4_SYS_CH4_CTRL :: BYP_EN_CH [03:03] */
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_BYP_EN_CH_MASK                  0x08
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_BYP_EN_CH_SHIFT                 3
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_BYP_EN_CH_DEFAULT               0x00

/* HIF :: PLL4_SYS_CH4_CTRL :: POST_DIVIDER_HOLD_CH [02:02] */
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_POST_DIVIDER_HOLD_CH_MASK       0x04
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_POST_DIVIDER_HOLD_CH_SHIFT      2
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_POST_DIVIDER_HOLD_CH_DEFAULT    0x00

/* HIF :: PLL4_SYS_CH4_CTRL :: MDEL_CH [01:01] */
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_MDEL_CH_MASK                    0x02
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_MDEL_CH_SHIFT                   1
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_MDEL_CH_DEFAULT                 0x00

/* HIF :: PLL4_SYS_CH4_CTRL :: CLOCK_DIS_CH [00:00] */
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_CLOCK_DIS_CH_MASK               0x01
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_CLOCK_DIS_CH_SHIFT              0
#define BCHP_HIF_PLL4_SYS_CH4_CTRL_CLOCK_DIS_CH_DEFAULT            0x00

/***************************************************************************
 *PLL4_SYS_CH4_MDIV - PLL4_SYS CH4 MDIV
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH4_MDIV :: MDIV_CH4 [07:00] */
#define BCHP_HIF_PLL4_SYS_CH4_MDIV_MDIV_CH4_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_CH4_MDIV_MDIV_CH4_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_CH4_MDIV_MDIV_CH4_DEFAULT                0x05

/***************************************************************************
 *PLL4_SYS_CH5_CTRL - PLL4_SYS CH5 Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH5_CTRL :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_reserved0_MASK                  0xf0
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_reserved0_SHIFT                 4

/* HIF :: PLL4_SYS_CH5_CTRL :: BYP_EN_CH [03:03] */
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_BYP_EN_CH_MASK                  0x08
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_BYP_EN_CH_SHIFT                 3
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_BYP_EN_CH_DEFAULT               0x00

/* HIF :: PLL4_SYS_CH5_CTRL :: POST_DIVIDER_HOLD_CH [02:02] */
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_POST_DIVIDER_HOLD_CH_MASK       0x04
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_POST_DIVIDER_HOLD_CH_SHIFT      2
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_POST_DIVIDER_HOLD_CH_DEFAULT    0x00

/* HIF :: PLL4_SYS_CH5_CTRL :: MDEL_CH [01:01] */
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_MDEL_CH_MASK                    0x02
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_MDEL_CH_SHIFT                   1
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_MDEL_CH_DEFAULT                 0x00

/* HIF :: PLL4_SYS_CH5_CTRL :: CLOCK_DIS_CH [00:00] */
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_CLOCK_DIS_CH_MASK               0x01
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_CLOCK_DIS_CH_SHIFT              0
#define BCHP_HIF_PLL4_SYS_CH5_CTRL_CLOCK_DIS_CH_DEFAULT            0x00

/***************************************************************************
 *PLL4_SYS_CH5_MDIV - PLL4_SYS CH5 MDIV
 ***************************************************************************/
/* HIF :: PLL4_SYS_CH5_MDIV :: MDIV_CH5 [07:00] */
#define BCHP_HIF_PLL4_SYS_CH5_MDIV_MDIV_CH5_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_CH5_MDIV_MDIV_CH5_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_CH5_MDIV_MDIV_CH5_DEFAULT                0x09

/***************************************************************************
 *PLL4_SYS_DIV0 - PLL4_SYS DIV Control 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_DIV0 :: NDIV_INT_7_0 [07:00] */
#define BCHP_HIF_PLL4_SYS_DIV0_NDIV_INT_7_0_MASK                   0xff
#define BCHP_HIF_PLL4_SYS_DIV0_NDIV_INT_7_0_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_DIV0_NDIV_INT_7_0_DEFAULT                0x36

/***************************************************************************
 *PLL4_SYS_DIV1 - PLL4_SYS DIV Control 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_DIV1 :: RSVD [07:06] */
#define BCHP_HIF_PLL4_SYS_DIV1_RSVD_MASK                           0xc0
#define BCHP_HIF_PLL4_SYS_DIV1_RSVD_SHIFT                          6
#define BCHP_HIF_PLL4_SYS_DIV1_RSVD_DEFAULT                        0x00

/* HIF :: PLL4_SYS_DIV1 :: PDIV [05:02] */
#define BCHP_HIF_PLL4_SYS_DIV1_PDIV_MASK                           0x3c
#define BCHP_HIF_PLL4_SYS_DIV1_PDIV_SHIFT                          2
#define BCHP_HIF_PLL4_SYS_DIV1_PDIV_DEFAULT                        0x01

/* HIF :: PLL4_SYS_DIV1 :: NDIV_INT_9_8 [01:00] */
#define BCHP_HIF_PLL4_SYS_DIV1_NDIV_INT_9_8_MASK                   0x03
#define BCHP_HIF_PLL4_SYS_DIV1_NDIV_INT_9_8_SHIFT                  0
#define BCHP_HIF_PLL4_SYS_DIV1_NDIV_INT_9_8_DEFAULT                0x00

/***************************************************************************
 *PLL4_SYS_GAIN0 - PLL4_SYS GAIN Control 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_GAIN0 :: RSVD [07:06] */
#define BCHP_HIF_PLL4_SYS_GAIN0_RSVD_MASK                          0xc0
#define BCHP_HIF_PLL4_SYS_GAIN0_RSVD_SHIFT                         6
#define BCHP_HIF_PLL4_SYS_GAIN0_RSVD_DEFAULT                       0x00

/* HIF :: PLL4_SYS_GAIN0 :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_HIF_PLL4_SYS_GAIN0_LOOP_GAIN_IN_FREQ_MASK             0x38
#define BCHP_HIF_PLL4_SYS_GAIN0_LOOP_GAIN_IN_FREQ_SHIFT            3
#define BCHP_HIF_PLL4_SYS_GAIN0_LOOP_GAIN_IN_FREQ_DEFAULT          0x00

/* HIF :: PLL4_SYS_GAIN0 :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_HIF_PLL4_SYS_GAIN0_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x07
#define BCHP_HIF_PLL4_SYS_GAIN0_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_HIF_PLL4_SYS_GAIN0_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x03

/***************************************************************************
 *PLL4_SYS_GAIN1 - PLL4_SYS GAIN Control 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_GAIN1 :: RSVD [07:04] */
#define BCHP_HIF_PLL4_SYS_GAIN1_RSVD_MASK                          0xf0
#define BCHP_HIF_PLL4_SYS_GAIN1_RSVD_SHIFT                         4
#define BCHP_HIF_PLL4_SYS_GAIN1_RSVD_DEFAULT                       0x00

/* HIF :: PLL4_SYS_GAIN1 :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [03:00] */
#define BCHP_HIF_PLL4_SYS_GAIN1_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x0f
#define BCHP_HIF_PLL4_SYS_GAIN1_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 0
#define BCHP_HIF_PLL4_SYS_GAIN1_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x07

/***************************************************************************
 *PLL4_SYS_LDO_CTRL0 - PLL4_SYS LDO Control 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_LDO_CTRL0 :: LDO_CTRL_7_0 [07:00] */
#define BCHP_HIF_PLL4_SYS_LDO_CTRL0_LDO_CTRL_7_0_MASK              0xff
#define BCHP_HIF_PLL4_SYS_LDO_CTRL0_LDO_CTRL_7_0_SHIFT             0
#define BCHP_HIF_PLL4_SYS_LDO_CTRL0_LDO_CTRL_7_0_DEFAULT           0x05

/***************************************************************************
 *PLL4_SYS_LDO_CTRL1 - PLL4_SYS LDO Control 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_LDO_CTRL1 :: LDO_CTRL_15_8 [07:00] */
#define BCHP_HIF_PLL4_SYS_LDO_CTRL1_LDO_CTRL_15_8_MASK             0xff
#define BCHP_HIF_PLL4_SYS_LDO_CTRL1_LDO_CTRL_15_8_SHIFT            0
#define BCHP_HIF_PLL4_SYS_LDO_CTRL1_LDO_CTRL_15_8_DEFAULT          0x50

/***************************************************************************
 *PLL4_SYS_LDO_PWRON - PLL4_SYS LDO PWRON Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_LDO_PWRON :: RSVD [07:01] */
#define BCHP_HIF_PLL4_SYS_LDO_PWRON_RSVD_MASK                      0xfe
#define BCHP_HIF_PLL4_SYS_LDO_PWRON_RSVD_SHIFT                     1
#define BCHP_HIF_PLL4_SYS_LDO_PWRON_RSVD_DEFAULT                   0x00

/* HIF :: PLL4_SYS_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_HIF_PLL4_SYS_LDO_PWRON_LDO_PWRON_PLL_MASK             0x01
#define BCHP_HIF_PLL4_SYS_LDO_PWRON_LDO_PWRON_PLL_SHIFT            0
#define BCHP_HIF_PLL4_SYS_LDO_PWRON_LDO_PWRON_PLL_DEFAULT          0x01

/***************************************************************************
 *PLL4_SYS_LOCK_STATUS - PLL4_SYS LOCK Status
 ***************************************************************************/
/* HIF :: PLL4_SYS_LOCK_STATUS :: reserved0 [07:02] */
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS_reserved0_MASK               0xfc
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS_reserved0_SHIFT              2

/* HIF :: PLL4_SYS_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS_LOCK_LOST_MASK               0x02
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS_LOCK_LOST_SHIFT              1

/* HIF :: PLL4_SYS_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS_LOCK_MASK                    0x01
#define BCHP_HIF_PLL4_SYS_LOCK_STATUS_LOCK_SHIFT                   0

/***************************************************************************
 *PLL4_SYS_MISC_CTRL0 - PLL4_SYS MISC Control 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_MISC_CTRL0 :: DCO_CTRL_BYPASS_7_0 [07:00] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL0_DCO_CTRL_BYPASS_7_0_MASK      0xff
#define BCHP_HIF_PLL4_SYS_MISC_CTRL0_DCO_CTRL_BYPASS_7_0_SHIFT     0
#define BCHP_HIF_PLL4_SYS_MISC_CTRL0_DCO_CTRL_BYPASS_7_0_DEFAULT   0x00

/***************************************************************************
 *PLL4_SYS_MISC_CTRL1 - PLL4_SYS MISC Control 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_MISC_CTRL1 :: STAT_SELECT_1_0 [07:06] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_STAT_SELECT_1_0_MASK          0xc0
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_STAT_SELECT_1_0_SHIFT         6
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_STAT_SELECT_1_0_DEFAULT       0x00

/* HIF :: PLL4_SYS_MISC_CTRL1 :: STAT_RESET [05:05] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_STAT_RESET_MASK               0x20
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_STAT_RESET_SHIFT              5
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_STAT_RESET_DEFAULT            0x00

/* HIF :: PLL4_SYS_MISC_CTRL1 :: DCO_CTRL_BYPASS_ENABLE [04:04] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_DCO_CTRL_BYPASS_ENABLE_MASK   0x10
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_DCO_CTRL_BYPASS_ENABLE_SHIFT  4
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_DCO_CTRL_BYPASS_ENABLE_DEFAULT 0x00

/* HIF :: PLL4_SYS_MISC_CTRL1 :: DCO_CTRL_BYPASS_11_8 [03:00] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_DCO_CTRL_BYPASS_11_8_MASK     0x0f
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_DCO_CTRL_BYPASS_11_8_SHIFT    0
#define BCHP_HIF_PLL4_SYS_MISC_CTRL1_DCO_CTRL_BYPASS_11_8_DEFAULT  0x00

/***************************************************************************
 *PLL4_SYS_MISC_CTRL2 - PLL4_SYS MISC Control 2
 ***************************************************************************/
/* HIF :: PLL4_SYS_MISC_CTRL2 :: PWM_RATE [07:06] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_PWM_RATE_MASK                 0xc0
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_PWM_RATE_SHIFT                6
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_PWM_RATE_DEFAULT              0x02

/* HIF :: PLL4_SYS_MISC_CTRL2 :: STAT_MODE [05:04] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_MODE_MASK                0x30
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_MODE_SHIFT               4
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_MODE_DEFAULT             0x00

/* HIF :: PLL4_SYS_MISC_CTRL2 :: VCO_RANGE_HIGH [03:03] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_VCO_RANGE_HIGH_MASK           0x08
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_VCO_RANGE_HIGH_SHIFT          3
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_VCO_RANGE_HIGH_DEFAULT        0x01

/* HIF :: PLL4_SYS_MISC_CTRL2 :: DITHER_DISABLE [02:02] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_DITHER_DISABLE_MASK           0x04
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_DITHER_DISABLE_SHIFT          2
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_DITHER_DISABLE_DEFAULT        0x00

/* HIF :: PLL4_SYS_MISC_CTRL2 :: STAT_UPDATE [01:01] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_UPDATE_MASK              0x02
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_UPDATE_SHIFT             1
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_UPDATE_DEFAULT           0x00

/* HIF :: PLL4_SYS_MISC_CTRL2 :: STAT_SELECT_3 [00:00] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_SELECT_3_MASK            0x01
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_SELECT_3_SHIFT           0
#define BCHP_HIF_PLL4_SYS_MISC_CTRL2_STAT_SELECT_3_DEFAULT         0x00

/***************************************************************************
 *PLL4_SYS_MISC_CTRL3 - PLL4_SYS MISC Control 3
 ***************************************************************************/
/* HIF :: PLL4_SYS_MISC_CTRL3 :: REF_ALT_OFFS [07:07] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_REF_ALT_OFFS_MASK             0x80
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_REF_ALT_OFFS_SHIFT            7
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_REF_ALT_OFFS_DEFAULT          0x00

/* HIF :: PLL4_SYS_MISC_CTRL3 :: VCO_RANGE_LOW [06:06] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_VCO_RANGE_LOW_MASK            0x40
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_VCO_RANGE_LOW_SHIFT           6
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_VCO_RANGE_LOW_DEFAULT         0x00

/* HIF :: PLL4_SYS_MISC_CTRL3 :: AUX_CTRL [05:05] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_AUX_CTRL_MASK                 0x20
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_AUX_CTRL_SHIFT                5
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_AUX_CTRL_DEFAULT              0x00

/* HIF :: PLL4_SYS_MISC_CTRL3 :: NDIV_RELOCK [04:04] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_NDIV_RELOCK_MASK              0x10
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_NDIV_RELOCK_SHIFT             4
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_NDIV_RELOCK_DEFAULT           0x00

/* HIF :: PLL4_SYS_MISC_CTRL3 :: FAST_LOCK [03:03] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_FAST_LOCK_MASK                0x08
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_FAST_LOCK_SHIFT               3
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_FAST_LOCK_DEFAULT             0x00

/* HIF :: PLL4_SYS_MISC_CTRL3 :: VCO_DIV2 [02:02] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_VCO_DIV2_MASK                 0x04
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_VCO_DIV2_SHIFT                2
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_VCO_DIV2_DEFAULT              0x00

/* HIF :: PLL4_SYS_MISC_CTRL3 :: POST_RST_SEL [01:00] */
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_POST_RST_SEL_MASK             0x03
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_POST_RST_SEL_SHIFT            0
#define BCHP_HIF_PLL4_SYS_MISC_CTRL3_POST_RST_SEL_DEFAULT          0x03

/***************************************************************************
 *PLL4_SYS_PWRON - PLL4_SYS PWRON Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_PWRON :: reserved0 [07:01] */
#define BCHP_HIF_PLL4_SYS_PWRON_reserved0_MASK                     0xfe
#define BCHP_HIF_PLL4_SYS_PWRON_reserved0_SHIFT                    1

/* HIF :: PLL4_SYS_PWRON :: PWRON_PLL [00:00] */
#define BCHP_HIF_PLL4_SYS_PWRON_PWRON_PLL_MASK                     0x01
#define BCHP_HIF_PLL4_SYS_PWRON_PWRON_PLL_SHIFT                    0
#define BCHP_HIF_PLL4_SYS_PWRON_PWRON_PLL_DEFAULT                  0x01

/***************************************************************************
 *PLL4_SYS_RESET - PLL4_SYS RESET Control
 ***************************************************************************/
/* HIF :: PLL4_SYS_RESET :: reserved0 [07:01] */
#define BCHP_HIF_PLL4_SYS_RESET_reserved0_MASK                     0xfe
#define BCHP_HIF_PLL4_SYS_RESET_reserved0_SHIFT                    1

/* HIF :: PLL4_SYS_RESET :: RESET_PLL [00:00] */
#define BCHP_HIF_PLL4_SYS_RESET_RESET_PLL_MASK                     0x01
#define BCHP_HIF_PLL4_SYS_RESET_RESET_PLL_SHIFT                    0
#define BCHP_HIF_PLL4_SYS_RESET_RESET_PLL_DEFAULT                  0x00

/***************************************************************************
 *PLL4_SYS_SSC_MODE_CONTROL_HIGH0 - PLL4_SYS SSC MODE Control HIGH 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_HIGH0 :: SSC_STEP [07:00] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH0_SSC_STEP_MASK     0xff
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH0_SSC_STEP_SHIFT    0
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH0_SSC_STEP_DEFAULT  0x00

/***************************************************************************
 *PLL4_SYS_SSC_MODE_CONTROL_HIGH1 - PLL4_SYS SSC MODE Control HIGH 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_HIGH1 :: SSC_STEP_15_8 [07:00] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH1_SSC_STEP_15_8_MASK 0xff
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH1_SSC_STEP_15_8_SHIFT 0
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_HIGH1_SSC_STEP_15_8_DEFAULT 0x00

/***************************************************************************
 *PLL4_SYS_SSC_MODE_CONTROL_LOW0 - PLL4_SYS SSC MODE Control LOW 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_LOW0 :: SSC_LIMIT_7_0 [07:00] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW0_SSC_LIMIT_7_0_MASK 0xff
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW0_SSC_LIMIT_7_0_SHIFT 0
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW0_SSC_LIMIT_7_0_DEFAULT 0x00

/***************************************************************************
 *PLL4_SYS_SSC_MODE_CONTROL_LOW1 - PLL4_SYS SSC MODE Control LOW 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_LOW1 :: SSC_LIMIT_15_8 [07:00] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW1_SSC_LIMIT_15_8_MASK 0xff
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW1_SSC_LIMIT_15_8_SHIFT 0
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW1_SSC_LIMIT_15_8_DEFAULT 0x00

/***************************************************************************
 *PLL4_SYS_SSC_MODE_CONTROL_LOW2 - PLL4_SYS SSC MODE Control LOW 2
 ***************************************************************************/
/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_LOW2 :: reserved0 [07:07] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_reserved0_MASK     0x80
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_reserved0_SHIFT    7

/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_LOW2 :: SSC_MODE [06:06] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_SSC_MODE_MASK      0x40
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_SSC_MODE_SHIFT     6
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_SSC_MODE_DEFAULT   0x00

/* HIF :: PLL4_SYS_SSC_MODE_CONTROL_LOW2 :: SSC_LIMIT_21_16 [05:00] */
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_SSC_LIMIT_21_16_MASK 0x3f
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_SSC_LIMIT_21_16_SHIFT 0
#define BCHP_HIF_PLL4_SYS_SSC_MODE_CONTROL_LOW2_SSC_LIMIT_21_16_DEFAULT 0x00

/***************************************************************************
 *PLL4_SYS_STATUS0 - PLL4_SYS Status 0
 ***************************************************************************/
/* HIF :: PLL4_SYS_STATUS0 :: TEST_STATUS_7_0 [07:00] */
#define BCHP_HIF_PLL4_SYS_STATUS0_TEST_STATUS_7_0_MASK             0xff
#define BCHP_HIF_PLL4_SYS_STATUS0_TEST_STATUS_7_0_SHIFT            0

/***************************************************************************
 *PLL4_SYS_STATUS1 - PLL4_SYS Status 1
 ***************************************************************************/
/* HIF :: PLL4_SYS_STATUS1 :: reserved0 [07:04] */
#define BCHP_HIF_PLL4_SYS_STATUS1_reserved0_MASK                   0xf0
#define BCHP_HIF_PLL4_SYS_STATUS1_reserved0_SHIFT                  4

/* HIF :: PLL4_SYS_STATUS1 :: TEST_STATUS_11_8 [03:00] */
#define BCHP_HIF_PLL4_SYS_STATUS1_TEST_STATUS_11_8_MASK            0x0f
#define BCHP_HIF_PLL4_SYS_STATUS1_TEST_STATUS_11_8_SHIFT           0

/***************************************************************************
 *MISC_CTRL - Miscellaneous Control
 ***************************************************************************/
/* HIF :: MISC_CTRL :: RSVD [07:00] */
#define BCHP_HIF_MISC_CTRL_RSVD_MASK                               0xff
#define BCHP_HIF_MISC_CTRL_RSVD_SHIFT                              0
#define BCHP_HIF_MISC_CTRL_RSVD_DEFAULT                            0x00

/***************************************************************************
 *PIN_STRAP1 - Pin Strap Read Control Register
 ***************************************************************************/
/* HIF :: PIN_STRAP1 :: STRAP_BOOT_MODE [07:06] */
#define BCHP_HIF_PIN_STRAP1_STRAP_BOOT_MODE_MASK                   0xc0
#define BCHP_HIF_PIN_STRAP1_STRAP_BOOT_MODE_SHIFT                  6
#define BCHP_HIF_PIN_STRAP1_STRAP_BOOT_MODE_DEFAULT                0x01

/* HIF :: PIN_STRAP1 :: STRAP_BSPI_SPEED [05:04] */
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_SPEED_MASK                  0x30
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_SPEED_SHIFT                 4
#define BCHP_HIF_PIN_STRAP1_STRAP_BSPI_SPEED_DEFAULT               0x01

/* HIF :: PIN_STRAP1 :: STRAP_HIF_RATE [03:02] */
#define BCHP_HIF_PIN_STRAP1_STRAP_HIF_RATE_MASK                    0x0c
#define BCHP_HIF_PIN_STRAP1_STRAP_HIF_RATE_SHIFT                   2
#define BCHP_HIF_PIN_STRAP1_STRAP_HIF_RATE_DEFAULT                 0x00

/* HIF :: PIN_STRAP1 :: RSVD [01:01] */
#define BCHP_HIF_PIN_STRAP1_RSVD_MASK                              0x02
#define BCHP_HIF_PIN_STRAP1_RSVD_SHIFT                             1
#define BCHP_HIF_PIN_STRAP1_RSVD_DEFAULT                           0x00

/* HIF :: PIN_STRAP1 :: STRAP_ASYNCH_DEGLITCH [00:00] */
#define BCHP_HIF_PIN_STRAP1_STRAP_ASYNCH_DEGLITCH_MASK             0x01
#define BCHP_HIF_PIN_STRAP1_STRAP_ASYNCH_DEGLITCH_SHIFT            0
#define BCHP_HIF_PIN_STRAP1_STRAP_ASYNCH_DEGLITCH_DEFAULT          0x00

/***************************************************************************
 *PIN_STRAP0 - Pin Strap Read Control Register
 ***************************************************************************/
/* HIF :: PIN_STRAP0 :: BSC_REF_LVL [07:07] */
#define BCHP_HIF_PIN_STRAP0_BSC_REF_LVL_MASK                       0x80
#define BCHP_HIF_PIN_STRAP0_BSC_REF_LVL_SHIFT                      7
#define BCHP_HIF_PIN_STRAP0_BSC_REF_LVL_DEFAULT                    0x01

/* HIF :: PIN_STRAP0 :: OSC_HIGHPASS [06:06] */
#define BCHP_HIF_PIN_STRAP0_OSC_HIGHPASS_MASK                      0x40
#define BCHP_HIF_PIN_STRAP0_OSC_HIGHPASS_SHIFT                     6
#define BCHP_HIF_PIN_STRAP0_OSC_HIGHPASS_DEFAULT                   0x01

/* HIF :: PIN_STRAP0 :: OSC_XCORE_BIAS_3_0 [05:02] */
#define BCHP_HIF_PIN_STRAP0_OSC_XCORE_BIAS_3_0_MASK                0x3c
#define BCHP_HIF_PIN_STRAP0_OSC_XCORE_BIAS_3_0_SHIFT               2
#define BCHP_HIF_PIN_STRAP0_OSC_XCORE_BIAS_3_0_DEFAULT             0x04

/* HIF :: PIN_STRAP0 :: STRAP_BSPI_BIG_ENDIAN [01:01] */
#define BCHP_HIF_PIN_STRAP0_STRAP_BSPI_BIG_ENDIAN_MASK             0x02
#define BCHP_HIF_PIN_STRAP0_STRAP_BSPI_BIG_ENDIAN_SHIFT            1
#define BCHP_HIF_PIN_STRAP0_STRAP_BSPI_BIG_ENDIAN_DEFAULT          0x01

/* HIF :: PIN_STRAP0 :: STRAP_BSPI_DUAL_LANE [00:00] */
#define BCHP_HIF_PIN_STRAP0_STRAP_BSPI_DUAL_LANE_MASK              0x01
#define BCHP_HIF_PIN_STRAP0_STRAP_BSPI_DUAL_LANE_SHIFT             0
#define BCHP_HIF_PIN_STRAP0_STRAP_BSPI_DUAL_LANE_DEFAULT           0x00

/***************************************************************************
 *SPARE3 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE3 :: SPARE [07:00] */
#define BCHP_HIF_SPARE3_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE3_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE3_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SPARE2 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE2 :: SPARE [07:00] */
#define BCHP_HIF_SPARE2_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE2_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE2_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SPARE1 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE1 :: SPARE [07:00] */
#define BCHP_HIF_SPARE1_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE1_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE1_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SPARE0 - Spare Register
 ***************************************************************************/
/* HIF :: SPARE0 :: SPARE [07:00] */
#define BCHP_HIF_SPARE0_SPARE_MASK                                 0xff
#define BCHP_HIF_SPARE0_SPARE_SHIFT                                0
#define BCHP_HIF_SPARE0_SPARE_DEFAULT                              0x00

/***************************************************************************
 *SFT3 - Software Register
 ***************************************************************************/
/* HIF :: SFT3 :: SFT [07:00] */
#define BCHP_HIF_SFT3_SFT_MASK                                     0xff
#define BCHP_HIF_SFT3_SFT_SHIFT                                    0
#define BCHP_HIF_SFT3_SFT_DEFAULT                                  0x00

/***************************************************************************
 *SFT2 - Software Register
 ***************************************************************************/
/* HIF :: SFT2 :: SFT [07:00] */
#define BCHP_HIF_SFT2_SFT_MASK                                     0xff
#define BCHP_HIF_SFT2_SFT_SHIFT                                    0
#define BCHP_HIF_SFT2_SFT_DEFAULT                                  0x00

/***************************************************************************
 *SFT1 - Software Register
 ***************************************************************************/
/* HIF :: SFT1 :: SFT [07:00] */
#define BCHP_HIF_SFT1_SFT_MASK                                     0xff
#define BCHP_HIF_SFT1_SFT_SHIFT                                    0
#define BCHP_HIF_SFT1_SFT_DEFAULT                                  0x00

/***************************************************************************
 *SFT0 - Software Register
 ***************************************************************************/
/* HIF :: SFT0 :: SFT [07:00] */
#define BCHP_HIF_SFT0_SFT_MASK                                     0xff
#define BCHP_HIF_SFT0_SFT_SHIFT                                    0
#define BCHP_HIF_SFT0_SFT_DEFAULT                                  0x00

#endif /* #ifndef BCHP_HIF_H__ */

/* End of File */
