// Seed: 2018153542
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output wand id_2
);
  id_4 :
  assert property (@(posedge id_4 - 1) id_4)
  else $clog2(21);
  ;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    output wire id_7,
    input wire id_8,
    input supply0 id_9
);
  logic id_11;
  assign id_4 = id_0;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_13;
  ;
  nand primCall (id_4, id_3, id_5, id_6, id_11, id_0, id_12, id_1);
endmodule
