#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 20 14:40:22 2022
# Process ID: 13268
# Current directory: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.runs/coefdata_rom_synth_1
# Command line: vivado.exe -log coefdata_rom.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source coefdata_rom.tcl
# Log file: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.runs/coefdata_rom_synth_1/coefdata_rom.vds
# Journal file: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.runs/coefdata_rom_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'E:/Xilinx_Tool/Vivado_2018.3/Vivado/2018.3/scripts/Vivado_init.tcl'
source coefdata_rom.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP coefdata_rom, cache-ID = fff322838c3f38e1.
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 14:40:29 2022...
