INTSTYLE=pa
INFILE=/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.runs/impl_1/red_pitaya_top_routed.ncd
OUTFILE=/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.runs/impl_1/red_pitaya_top.bit
FAMILY=Zynq
PART=xc7z010-1clg400
WORKINGDIR=/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.runs/impl_1
LICENSE=WebPack
USER_INFO=__0_0_0
