project open /h/u6/c7/05/grbickon/258/proj/lab7_part2/lab7_part2/try.mpf
# Loading project try
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:45 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 15:11:46 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver try 
# Start time: 15:11:46 on Mar 18,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter4bit
# Loading work.control
# Loading work.counter16
# Loading work.counter40
# Loading work.counter30
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:22 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 15:13:23 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:13:23 on Mar 18,2019, Elapsed time: 0:01:37
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver try 
# Start time: 15:13:23 on Mar 18,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter4bit
# Loading work.control
# Loading work.counter16
# Loading work.counter40
# Loading work.counter30
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:42 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 15:49:42 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:49:43 on Mar 18,2019, Elapsed time: 0:36:20
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver try 
# Start time: 15:49:43 on Mar 18,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter4bit
# Loading work.control
# Loading work.counter16
# Loading work.counter40
# Loading work.counter30
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:04 on Mar 18,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4bit
# -- Compiling module ram40x32
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 15:50:04 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:50:04 on Mar 18,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver try 
# Start time: 15:50:04 on Mar 18,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter4bit
# Loading work.control
# Loading work.counter16
# Loading work.counter40
# Loading work.counter30
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
