##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for uart_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1        | Frequency: 63.39 MHz  | Target: 3.00 MHz   | 
Clock: Clock_2        | Frequency: 37.57 MHz  | Target: 12.00 MHz  | 
Clock: Clock_3        | Frequency: 89.07 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK      | Frequency: 58.86 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: uart_IntClock  | Frequency: 55.81 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1        Clock_1        333333           317558      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2        Clock_2        83333.3          56719       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3        Clock_3        83333.3          72106       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      uart_IntClock  41666.7          24678       N/A              N/A         N/A              N/A         N/A              N/A         
uart_IntClock  uart_IntClock  1.30417e+007     13023749    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  
C1(0)_PAD  17192         Clock_2:R         
C2(0)_PAD  15712         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
Servo1(0)_PAD  24005         Clock_1:R         
Servo2(0)_PAD  25654         Clock_1:R         
Tx_1(0)_PAD    32945         uart_IntClock:R   
motora(0)_PAD  24874         Clock_3:R         
motorb(0)_PAD  24552         Clock_3:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.39 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   6415  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11545  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11545  317558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 37.57 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22384
-------------------------------------   ----- 
End-of-path arrival time (ps)           22384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell3      5817   9317  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  12667  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4587  17254  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22384  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22384  56719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 89.07 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  72106  RISE       1
\motorPwm:PWMUDB:status_2\/main_1          macrocell10     2769   5059  72106  RISE       1
\motorPwm:PWMUDB:status_2\/q               macrocell10     3350   8409  72106  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.86 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24678p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13519
-------------------------------------   ----- 
End-of-path arrival time (ps)           13519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell15        2009   2009  24678  RISE       1
\uart:BUART:rx_postpoll\/main_1         macrocell16     5851   7860  24678  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell16     3350  11210  24678  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2309  13519  24678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for uart_IntClock
*******************************************
Clock: uart_IntClock
Frequency: 55.81 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q            macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_counter_load\/main_3  macrocell15   5709   6959  13023749  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell15   3350  10309  13023749  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2249  12558  13023749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. uart_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24678p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13519
-------------------------------------   ----- 
End-of-path arrival time (ps)           13519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell15        2009   2009  24678  RISE       1
\uart:BUART:rx_postpoll\/main_1         macrocell16     5851   7860  24678  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell16     3350  11210  24678  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2309  13519  24678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22384
-------------------------------------   ----- 
End-of-path arrival time (ps)           22384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell3      5817   9317  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  12667  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4587  17254  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22384  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22384  56719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  72106  RISE       1
\motorPwm:PWMUDB:status_2\/main_1          macrocell10     2769   5059  72106  RISE       1
\motorPwm:PWMUDB:status_2\/q               macrocell10     3350   8409  72106  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   6415  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11545  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11545  317558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (uart_IntClock:R vs. uart_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q            macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_counter_load\/main_3  macrocell15   5709   6959  13023749  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell15   3350  10309  13023749  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2249  12558  13023749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24678p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13519
-------------------------------------   ----- 
End-of-path arrival time (ps)           13519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell15        2009   2009  24678  RISE       1
\uart:BUART:rx_postpoll\/main_1         macrocell16     5851   7860  24678  RISE       1
\uart:BUART:rx_postpoll\/q              macrocell16     3350  11210  24678  RISE       1
\uart:BUART:sRX:RxShifter:u0\/route_si  datapathcell8   2309  13519  24678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:pollcount_1\/main_3
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 30297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell15      2009   2009  24678  RISE       1
\uart:BUART:pollcount_1\/main_3  macrocell65   5851   7860  30297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:pollcount_0\/main_2
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 30297p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell15      2009   2009  24678  RISE       1
\uart:BUART:pollcount_0\/main_2  macrocell66   5851   7860  30297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_state_0\/main_9
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 30856p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell15      2009   2009  24678  RISE       1
\uart:BUART:rx_state_0\/main_9  macrocell59   5292   7301  30856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_last\/main_0
Capture Clock  : \uart:BUART:rx_last\/clock_0
Path slack     : 30856p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell15      2009   2009  24678  RISE       1
\uart:BUART:rx_last\/main_0  macrocell68   5292   7301  30856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_state_2\/main_8
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 30866p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell15      2009   2009  24678  RISE       1
\uart:BUART:rx_state_2\/main_8  macrocell62   5282   7291  30866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \uart:BUART:rx_status_3\/main_6
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 30866p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. uart_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell15            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell15      2009   2009  24678  RISE       1
\uart:BUART:rx_status_3\/main_6  macrocell67   5282   7291  30866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 56719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22384
-------------------------------------   ----- 
End-of-path arrival time (ps)           22384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell3      5817   9317  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  12667  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4587  17254  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  22384  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  22384  56719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 59446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17827
-------------------------------------   ----- 
End-of-path arrival time (ps)           17827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell3      5817   9317  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  12667  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   5160  17827  59446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 60019p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17254
-------------------------------------   ----- 
End-of-path arrival time (ps)           17254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/main_1                macrocell3      5817   9317  56719  RISE       1
\enc:Cnt16:CounterUDB:reload\/q                     macrocell3      3350  12667  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4587  17254  60019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 66229p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11045
-------------------------------------   ----- 
End-of-path arrival time (ps)           11045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell39     1250   1250  62929  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      3199   4449  62929  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350   7799  62929  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   3246  11045  66229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 66232p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11041
-------------------------------------   ----- 
End-of-path arrival time (ps)           11041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                                    macrocell39     1250   1250  62929  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/main_2          macrocell7      3199   4449  62929  RISE       1
\enc:Cnt16:CounterUDB:count_enable\/q               macrocell7      3350   7799  62929  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   3242  11041  66232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 66643p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16191
-------------------------------------   ----- 
End-of-path arrival time (ps)           16191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  66643  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  66643  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  66643  RISE       1
\enc:Cnt16:CounterUDB:status_0\/main_0             macrocell4      3646   7276  66643  RISE       1
\enc:Cnt16:CounterUDB:status_0\/q                  macrocell4      3350  10626  66643  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    5565  16191  66643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67296p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15538
-------------------------------------   ----- 
End-of-path arrival time (ps)           15538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:status_3\/main_0            macrocell6      6381   9881  67296  RISE       1
\enc:Cnt16:CounterUDB:status_3\/q                 macrocell6      3350  13231  67296  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    2306  15538  67296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1251\/main_7
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 67606p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12217
-------------------------------------   ----- 
End-of-path arrival time (ps)           12217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  67606  RISE       1
\enc:Net_1251_split\/main_3   macrocell37   5315   6565  67606  RISE       1
\enc:Net_1251_split\/q        macrocell37   3350   9915  67606  RISE       1
\enc:Net_1251\/main_7         macrocell32   2302  12217  67606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_5
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 67728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12096
-------------------------------------   ----- 
End-of-path arrival time (ps)           12096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell43   1250   1250  67694  RISE       1
\enc:Net_1203_split\/main_4  macrocell1    5212   6462  67728  RISE       1
\enc:Net_1203_split\/q       macrocell1    3350   9812  67728  RISE       1
\enc:Net_1203\/main_5        macrocell39   2284  12096  67728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_0
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 68483p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14350
-------------------------------------   ----- 
End-of-path arrival time (ps)           14350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell32    1250   1250  68483  RISE       1
\enc:Net_530\/main_1            macrocell8     5256   6506  68483  RISE       1
\enc:Net_530\/q                 macrocell8     3350   9856  68483  RISE       1
\enc:bQuadDec:Stsreg\/status_0  statusicell3   4494  14350  68483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13020
-------------------------------------   ----- 
End-of-path arrival time (ps)           13020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  58688  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  58688  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  58688  RISE       1
\enc:Cnt16:CounterUDB:status_2\/main_0            macrocell5      3977   7367  69813  RISE       1
\enc:Cnt16:CounterUDB:status_2\/q                 macrocell5      3350  10717  69813  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2303  13020  69813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:bQuadDec:Stsreg\/status_1
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 70086p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12748
-------------------------------------   ----- 
End-of-path arrival time (ps)           12748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                macrocell32    1250   1250  68483  RISE       1
\enc:Net_611\/main_1            macrocell9     5256   6506  70086  RISE       1
\enc:Net_611\/q                 macrocell9     3350   9856  70086  RISE       1
\enc:bQuadDec:Stsreg\/status_1  statusicell3   2891  12748  70086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell3        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10727
-------------------------------------   ----- 
End-of-path arrival time (ps)           10727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  72106  RISE       1
\motorPwm:PWMUDB:status_2\/main_1          macrocell10     2769   5059  72106  RISE       1
\motorPwm:PWMUDB:status_2\/q               macrocell10     3350   8409  72106  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  10727  72106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  72106  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72361p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10473
-------------------------------------   ----- 
End-of-path arrival time (ps)           10473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    6973  10473  72361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 72429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4844
-------------------------------------   ---- 
End-of-path arrival time (ps)           4844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell32     1250   1250  68483  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   3594   4844  72429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1203\/main_2
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 72464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell43   1250   1250  67694  RISE       1
\enc:Net_1203\/main_2   macrocell39   6109   7359  72464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1260\/main_1
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 72464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell43   1250   1250  67694  RISE       1
\enc:Net_1260\/main_1   macrocell42   6109   7359  72464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_0\/main_3
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 72464p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell43   1250   1250  67694  RISE       1
\enc:bQuadDec:state_0\/main_3  macrocell45   6109   7359  72464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 72475p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7349
-------------------------------------   ---- 
End-of-path arrival time (ps)           7349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  58688  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  58688  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  58688  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell33     3959   7349  72475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:overflow_reg_i\/clock_0              macrocell33         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \enc:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 72548p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  66643  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  66643  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  66643  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/main_0          macrocell36     3646   7276  72548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:prevCompare\/clock_0                 macrocell36         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 72560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4713
-------------------------------------   ---- 
End-of-path arrival time (ps)           4713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Net_1251\/q                                    macrocell32     1250   1250  68483  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   3463   4713  72560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/clock             datapathcell4       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:error\/main_4
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 72738p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q     macrocell44   1250   1250  68276  RISE       1
\enc:bQuadDec:error\/main_4  macrocell43   5835   7085  72738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 72913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q       macrocell40   1250   1250  68741  RISE       1
\enc:bQuadDec:quad_A_filt\/main_3  macrocell40   5661   6911  72913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:error\/main_1
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 72913p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  68741  RISE       1
\enc:bQuadDec:error\/main_1   macrocell43   5661   6911  72913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:runmode_enable\/q
Path End       : \motorPwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPwm:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72927p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:runmode_enable\/q        macrocell46     1250   1250  72927  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   3096   4346  72927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:Net_1251\/main_4
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 73012p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q  macrocell43   1250   1250  67694  RISE       1
\enc:Net_1251\/main_4   macrocell32   5562   6812  73012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:state_1\/main_3
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 73012p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6812
-------------------------------------   ---- 
End-of-path arrival time (ps)           6812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q         macrocell43   1250   1250  67694  RISE       1
\enc:bQuadDec:state_1\/main_3  macrocell44   5562   6812  73012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1203\/main_3
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell44   1250   1250  68276  RISE       1
\enc:Net_1203\/main_3     macrocell39   5200   6450  73374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1260\/main_2
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 73374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell44   1250   1250  68276  RISE       1
\enc:Net_1260\/main_2     macrocell42   5200   6450  73374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_0\/main_4
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 73374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell44   1250   1250  68276  RISE       1
\enc:bQuadDec:state_0\/main_4  macrocell45   5200   6450  73374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 73440p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  56719  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell34     2883   6383  73440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:underflow_reg_i\/clock_0             macrocell34         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \enc:Net_1275\/main_0
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 73440p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  56719  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  56719  RISE       1
\enc:Net_1275\/main_0                             macrocell35     2883   6383  73440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell35         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \enc:Net_1275\/main_1
Capture Clock  : \enc:Net_1275\/clock_0
Path slack     : 73547p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/clock             datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\enc:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  58688  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  58688  RISE       1
\enc:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  58688  RISE       1
\enc:Net_1275\/main_1                             macrocell35     2887   6277  73547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1275\/clock_0                                     macrocell35         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1203\/main_0
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 73838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  68741  RISE       1
\enc:Net_1203\/main_0         macrocell39   4736   5986  73838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_1
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 73838p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  68741  RISE       1
\enc:bQuadDec:state_0\/main_1  macrocell45   4736   5986  73838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:Stsreg\/status_3
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 74211p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8623
-------------------------------------   ---- 
End-of-path arrival time (ps)           8623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q          macrocell43    1250   1250  67694  RISE       1
\enc:bQuadDec:Stsreg\/status_3  statusicell3   7373   8623  74211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell3        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:error\/main_5
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74241p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q     macrocell45   1250   1250  69509  RISE       1
\enc:bQuadDec:error\/main_5  macrocell43   4332   5582  74241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1251\/main_3
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 74266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  67606  RISE       1
\enc:Net_1251\/main_3         macrocell32   4307   5557  74266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_2
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74266p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  67606  RISE       1
\enc:bQuadDec:state_1\/main_2  macrocell44   4307   5557  74266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:Net_1203\/main_1
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 74284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  67606  RISE       1
\enc:Net_1203\/main_1         macrocell39   4289   5539  74284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:state_0\/main_2
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 74284p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  67606  RISE       1
\enc:bQuadDec:state_0\/main_2  macrocell45   4289   5539  74284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:Net_1251\/main_5
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 74363p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q  macrocell44   1250   1250  68276  RISE       1
\enc:Net_1251\/main_5     macrocell32   4211   5461  74363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_1\/q
Path End       : \enc:bQuadDec:state_1\/main_4
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74363p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5461
-------------------------------------   ---- 
End-of-path arrival time (ps)           5461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_1\/q       macrocell44   1250   1250  68276  RISE       1
\enc:bQuadDec:state_1\/main_4  macrocell44   4211   5461  74363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:error\/main_0
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 74540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q             macrocell42   1250   1250  59391  RISE       1
\enc:bQuadDec:error\/main_0  macrocell43   4034   5284  74540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:Net_1251\/main_2
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 74865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  68741  RISE       1
\enc:Net_1251\/main_2         macrocell32   3709   4959  74865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_filt\/q
Path End       : \enc:bQuadDec:state_1\/main_1
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 74865p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  68741  RISE       1
\enc:bQuadDec:state_1\/main_1  macrocell44   3709   4959  74865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1251\/q
Path End       : \enc:Net_1251\/main_0
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1251\/q       macrocell32   1250   1250  68483  RISE       1
\enc:Net_1251\/main_0  macrocell32   3584   4834  74990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 74996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q       macrocell19   1250   1250  74996  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/main_0  macrocell20   3577   4827  74996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_0\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74996p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_0\/clock_0                    macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_0\/q  macrocell19   1250   1250  74996  RISE       1
\enc:bQuadDec:quad_A_filt\/main_0  macrocell40   3577   4827  74996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  75021  RISE       1
\motorPwm:PWMUDB:prevCompare1\/main_0    macrocell47     2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPwm:PWMUDB:status_0\/main_1
Capture Clock  : \motorPwm:PWMUDB:status_0\/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  75021  RISE       1
\motorPwm:PWMUDB:status_0\/main_1        macrocell49     2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:status_0\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_182/main_1
Capture Clock  : Net_182/clock_0
Path slack     : 75021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  75021  RISE       1
Net_182/main_1                           macrocell51     2292   4802  75021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1203\/main_4
Capture Clock  : \enc:Net_1203\/clock_0
Path slack     : 75169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell45   1250   1250  69509  RISE       1
\enc:Net_1203\/main_4     macrocell39   3404   4654  75169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1260\/main_3
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell45   1250   1250  69509  RISE       1
\enc:Net_1260\/main_3     macrocell42   3404   4654  75169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_0\/main_5
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell45   1250   1250  69509  RISE       1
\enc:bQuadDec:state_0\/main_5  macrocell45   3404   4654  75169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1251\/main_1
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell42   1250   1250  59391  RISE       1
\enc:Net_1251\/main_1  macrocell32   3404   4654  75169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_1\/main_0
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75169p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell42   1250   1250  59391  RISE       1
\enc:bQuadDec:state_1\/main_0  macrocell44   3404   4654  75169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1203\/q
Path End       : \enc:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \enc:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 75374p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4449
-------------------------------------   ---- 
End-of-path arrival time (ps)           4449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1203\/clock_0                                     macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1203\/q                              macrocell39   1250   1250  62929  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell38   3199   4449  75374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:count_stored_i\/clock_0              macrocell38         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:Net_1251\/main_6
Capture Clock  : \enc:Net_1251\/clock_0
Path slack     : 75445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q  macrocell45   1250   1250  69509  RISE       1
\enc:Net_1251\/main_6     macrocell32   3129   4379  75445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1251\/clock_0                                     macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:state_0\/q
Path End       : \enc:bQuadDec:state_1\/main_5
Capture Clock  : \enc:bQuadDec:state_1\/clock_0
Path slack     : 75445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:state_0\/q       macrocell45   1250   1250  69509  RISE       1
\enc:bQuadDec:state_1\/main_5  macrocell44   3129   4379  75445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_1\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Net_1260\/main_0
Capture Clock  : \enc:Net_1260\/clock_0
Path slack     : 75466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q       macrocell42   1250   1250  59391  RISE       1
\enc:Net_1260\/main_0  macrocell42   3107   4357  75466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:state_0\/main_0
Capture Clock  : \enc:bQuadDec:state_0\/clock_0
Path slack     : 75466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\enc:Net_1260\/q               macrocell42   1250   1250  59391  RISE       1
\enc:bQuadDec:state_0\/main_0  macrocell45   3107   4357  75466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:state_0\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:runmode_enable\/q
Path End       : Net_172/main_0
Capture Clock  : Net_172/clock_0
Path slack     : 75486p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  72927  RISE       1
Net_172/main_0                      macrocell52   3087   4337  75486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_172/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:runmode_enable\/q
Path End       : Net_182/main_0
Capture Clock  : Net_182/clock_0
Path slack     : 75602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:runmode_enable\/q  macrocell46   1250   1250  72927  RISE       1
Net_182/main_0                      macrocell51   2971   4221  75602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_182/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:error\/q
Path End       : \enc:bQuadDec:error\/main_3
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75957p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:error\/q       macrocell43   1250   1250  67694  RISE       1
\enc:bQuadDec:error\/main_3  macrocell43   2616   3866  75957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q       macrocell41   1250   1250  67606  RISE       1
\enc:bQuadDec:quad_B_filt\/main_3  macrocell41   2584   3834  75990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_filt\/q
Path End       : \enc:bQuadDec:error\/main_2
Capture Clock  : \enc:bQuadDec:error\/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  67606  RISE       1
\enc:bQuadDec:error\/main_2   macrocell43   2581   3831  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:error\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:status_0\/q
Path End       : \motorPwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 76030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6804
-------------------------------------   ---- 
End-of-path arrival time (ps)           6804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:status_0\/clock_0                         macrocell49         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:status_0\/q               macrocell49    1250   1250  76030  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/status_0  statusicell4   5554   6804  76030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_2\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_2\/q  macrocell24   1250   1250  76260  RISE       1
\enc:bQuadDec:quad_B_filt\/main_2  macrocell41   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_2\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_2\/q  macrocell21   1250   1250  76262  RISE       1
\enc:bQuadDec:quad_A_filt\/main_2  macrocell40   2312   3562  76262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:prevCompare2\/q
Path End       : \motorPwm:PWMUDB:status_1\/main_0
Capture Clock  : \motorPwm:PWMUDB:status_1\/clock_0
Path slack     : 76269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:prevCompare2\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:prevCompare2\/q   macrocell48   1250   1250  76269  RISE       1
\motorPwm:PWMUDB:status_1\/main_0  macrocell50   2304   3554  76269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:status_1\/clock_0                         macrocell50         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 76273p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76273  RISE       1
\motorPwm:PWMUDB:runmode_enable\/main_0      macrocell46    2340   3550  76273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:runmode_enable\/clock_0                   macrocell46         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q       macrocell20   1250   1250  76274  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/main_0  macrocell21   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_2\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_A_delayed_1\/q
Path End       : \enc:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76274p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_delayed_1\/clock_0                    macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_A_delayed_1\/q  macrocell20   1250   1250  76274  RISE       1
\enc:bQuadDec:quad_A_filt\/main_1  macrocell40   2299   3549  76274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_A_filt\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:prevCompare1\/q
Path End       : \motorPwm:PWMUDB:status_0\/main_0
Capture Clock  : \motorPwm:PWMUDB:status_0\/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:prevCompare1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:prevCompare1\/q   macrocell47   1250   1250  76279  RISE       1
\motorPwm:PWMUDB:status_0\/main_0  macrocell49   2295   3545  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:status_0\/clock_0                         macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q       macrocell23   1250   1250  76280  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/main_0  macrocell24   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_2\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_1\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_1\/q  macrocell23   1250   1250  76280  RISE       1
\enc:bQuadDec:quad_B_filt\/main_1  macrocell41   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q       macrocell22   1250   1250  76287  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/main_0  macrocell23   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_1\/clock_0                    macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:bQuadDec:quad_B_delayed_0\/q
Path End       : \enc:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \enc:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_delayed_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\enc:bQuadDec:quad_B_delayed_0\/q  macrocell22   1250   1250  76287  RISE       1
\enc:bQuadDec:quad_B_filt\/main_0  macrocell41   2286   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:quad_B_filt\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76646p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                             macrocell42    1250   1250  59391  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   5437   6687  76646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \enc:Net_1260\/q
Path End       : \enc:bQuadDec:Stsreg\/status_2
Capture Clock  : \enc:bQuadDec:Stsreg\/clock
Path slack     : 77237p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:Net_1260\/clock_0                                     macrocell42         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\enc:Net_1260\/q                macrocell42    1250   1250  59391  RISE       1
\enc:bQuadDec:Stsreg\/status_2  statusicell3   4346   5596  77237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\enc:bQuadDec:Stsreg\/clock                                statusicell3        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPwm:PWMUDB:status_1\/q
Path End       : \motorPwm:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \motorPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79269p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:status_1\/clock_0                         macrocell50         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\motorPwm:PWMUDB:status_1\/q               macrocell50    1250   1250  79269  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/status_1  statusicell4   2315   3565  79269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motorPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell4        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 329103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11545
-------------------------------------   ----- 
End-of-path arrival time (ps)           11545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   6415  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11545  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11545  317558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \servoPwm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \servoPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 319409p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13424
-------------------------------------   ----- 
End-of-path arrival time (ps)           13424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317558  RISE       1
\servoPwm:PWMUDB:status_2\/main_1          macrocell2      2931   6431  319409  RISE       1
\servoPwm:PWMUDB:status_2\/q               macrocell2      3350   9781  319409  RISE       1
\servoPwm:PWMUDB:genblk8:stsreg\/status_2  statusicell1    3643  13424  319409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 320855p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2918   6418  320855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 320858p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6415
-------------------------------------   ---- 
End-of-path arrival time (ps)           6415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  317558  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   6415  320858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_141/main_1
Capture Clock  : Net_141/clock_0
Path slack     : 322363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7460
-------------------------------------   ---- 
End-of-path arrival time (ps)           7460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  322363  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  322363  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  322363  RISE       1
Net_141/main_1                            macrocell30     3710   7460  322363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_141/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_165/main_1
Capture Clock  : Net_165/clock_0
Path slack     : 322402p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  322402  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  322402  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  322402  RISE       1
Net_165/main_1                            macrocell31     3551   7421  322402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:runmode_enable\/q
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 322480p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4793
-------------------------------------   ---- 
End-of-path arrival time (ps)           4793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:runmode_enable\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:runmode_enable\/q         macrocell25     1250   1250  319180  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3543   4793  322480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:runmode_enable\/q
Path End       : \servoPwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \servoPwm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 322483p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 327273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:runmode_enable\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:runmode_enable\/q         macrocell25     1250   1250  319180  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3540   4790  322483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell2       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \servoPwm:PWMUDB:status_1\/main_1
Capture Clock  : \servoPwm:PWMUDB:status_1\/clock_0
Path slack     : 323004p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  322402  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  322402  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  322402  RISE       1
\servoPwm:PWMUDB:status_1\/main_1         macrocell29     2949   6819  323004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:status_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \servoPwm:PWMUDB:prevCompare2\/main_0
Capture Clock  : \servoPwm:PWMUDB:prevCompare2\/clock_0
Path slack     : 323013p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  322402  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  322402  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  322402  RISE       1
\servoPwm:PWMUDB:prevCompare2\/main_0     macrocell27     2941   6811  323013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:prevCompare2\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \servoPwm:PWMUDB:status_0\/main_1
Capture Clock  : \servoPwm:PWMUDB:status_0\/clock_0
Path slack     : 323258p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6565
-------------------------------------   ---- 
End-of-path arrival time (ps)           6565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  322363  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  322363  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  322363  RISE       1
\servoPwm:PWMUDB:status_0\/main_1         macrocell28     2815   6565  323258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:status_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \servoPwm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \servoPwm:PWMUDB:prevCompare1\/clock_0
Path slack     : 323280p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  322363  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  322363  RISE       1
\servoPwm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  322363  RISE       1
\servoPwm:PWMUDB:prevCompare1\/main_0     macrocell26     2793   6543  323280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:prevCompare1\/clock_0                     macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \servoPwm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \servoPwm:PWMUDB:runmode_enable\/clock_0
Path slack     : 324971p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:genblk1:ctrlreg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  324971  RISE       1
\servoPwm:PWMUDB:runmode_enable\/main_0      macrocell25    3642   4852  324971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:runmode_enable\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:prevCompare2\/q
Path End       : \servoPwm:PWMUDB:status_1\/main_0
Capture Clock  : \servoPwm:PWMUDB:status_1\/clock_0
Path slack     : 326273p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:prevCompare2\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:prevCompare2\/q   macrocell27   1250   1250  326273  RISE       1
\servoPwm:PWMUDB:status_1\/main_0  macrocell29   2300   3550  326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:status_1\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:prevCompare1\/q
Path End       : \servoPwm:PWMUDB:status_0\/main_0
Capture Clock  : \servoPwm:PWMUDB:status_0\/clock_0
Path slack     : 326283p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:prevCompare1\/clock_0                     macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  326283  RISE       1
\servoPwm:PWMUDB:status_0\/main_0  macrocell28   2290   3540  326283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:status_0\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:runmode_enable\/q
Path End       : Net_141/main_0
Capture Clock  : Net_141/clock_0
Path slack     : 326286p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:runmode_enable\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  319180  RISE       1
Net_141/main_0                      macrocell30   2287   3537  326286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_141/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:runmode_enable\/q
Path End       : Net_165/main_0
Capture Clock  : Net_165/clock_0
Path slack     : 326286p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:runmode_enable\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  319180  RISE       1
Net_165/main_0                      macrocell31   2287   3537  326286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_165/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:status_0\/q
Path End       : \servoPwm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \servoPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 327934p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:status_0\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:status_0\/q               macrocell28    1250   1250  327934  RISE       1
\servoPwm:PWMUDB:genblk8:stsreg\/status_0  statusicell1   3649   4899  327934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \servoPwm:PWMUDB:status_1\/q
Path End       : \servoPwm:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \servoPwm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 327938p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   333333
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 332833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:status_1\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\servoPwm:PWMUDB:status_1\/q               macrocell29    1250   1250  327938  RISE       1
\servoPwm:PWMUDB:genblk8:stsreg\/status_1  statusicell1   3646   4896  327938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\servoPwm:PWMUDB:genblk8:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:sRX:RxBitCounter\/load
Capture Clock  : \uart:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023749p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q            macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_counter_load\/main_3  macrocell15   5709   6959  13023749  RISE       1
\uart:BUART:rx_counter_load\/q       macrocell15   3350  10309  13023749  RISE       1
\uart:BUART:sRX:RxBitCounter\/load   count7cell    2249  12558  13023749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024113p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11364
-------------------------------------   ----- 
End-of-path arrival time (ps)           11364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q                      macrocell54     1250   1250  13024113  RISE       1
\uart:BUART:counter_load_not\/main_0           macrocell12     3852   5102  13024113  RISE       1
\uart:BUART:counter_load_not\/q                macrocell12     3350   8452  13024113  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2911  11364  13024113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sTX:TxSts\/status_0
Capture Clock  : \uart:BUART:sTX:TxSts\/clock
Path slack     : 13028258p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12909
-------------------------------------   ----- 
End-of-path arrival time (ps)           12909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028258  RISE       1
\uart:BUART:tx_status_0\/main_3                 macrocell13     3653   7233  13028258  RISE       1
\uart:BUART:tx_status_0\/q                      macrocell13     3350  10583  13028258  RISE       1
\uart:BUART:sTX:TxSts\/status_0                 statusicell5    2326  12909  13028258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028936p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q                macrocell59     1250   1250  13025577  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell8   5471   6721  13028936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_0\/main_4
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13029151p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_state_0\/main_4  macrocell59   7756   9006  13029151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_3\/main_4
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13029151p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9006
-------------------------------------   ---- 
End-of-path arrival time (ps)           9006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_state_3\/main_4  macrocell61   7756   9006  13029151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_load_fifo\/main_4
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13029160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q         macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_load_fifo\/main_4  macrocell60   7747   8997  13029160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_2\/main_4
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13029160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q       macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_state_2\/main_4  macrocell62   7747   8997  13029160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_status_3\/main_4
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13029160p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8997
-------------------------------------   ---- 
End-of-path arrival time (ps)           8997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q        macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_status_3\/main_4  macrocell67   7747   8997  13029160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029432p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6225
-------------------------------------   ---- 
End-of-path arrival time (ps)           6225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024357  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell6   6035   6225  13029432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:sRX:RxSts\/status_4
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 13029620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13029620  RISE       1
\uart:BUART:rx_status_4\/main_1                 macrocell17     2306   5886  13029620  RISE       1
\uart:BUART:rx_status_4\/q                      macrocell17     3350   9236  13029620  RISE       1
\uart:BUART:sRX:RxSts\/status_4                 statusicell6    2311  11546  13029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q                macrocell54     1250   1250  13024113  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3860   5110  13030547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030624p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  13030624  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell8   3783   5033  13030624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_1\/q
Path End       : \uart:BUART:rx_state_0\/main_8
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13030632p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_1\/q      macrocell65   1250   1250  13027195  RISE       1
\uart:BUART:rx_state_0\/main_8  macrocell59   6274   7524  13030632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_1\/q
Path End       : \uart:BUART:rx_status_3\/main_5
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13030642p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_1\/q       macrocell65   1250   1250  13027195  RISE       1
\uart:BUART:rx_status_3\/main_5  macrocell67   6265   7515  13030642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \uart:BUART:txn\/main_3
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13030860p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   4370   4370  13030860  RISE       1
\uart:BUART:txn\/main_3                macrocell53     2926   7296  13030860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \uart:BUART:tx_state_0\/main_3
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13030924p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13028258  RISE       1
\uart:BUART:tx_state_0\/main_3                  macrocell55     3653   7233  13030924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \uart:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031115p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q                macrocell55     1250   1250  13024556  RISE       1
\uart:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   3291   4541  13031115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031464p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q         macrocell58     1250   1250  13024874  RISE       1
\uart:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell8   2943   4193  13031464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_0\/main_0
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13031781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  13024874  RISE       1
\uart:BUART:rx_state_0\/main_0    macrocell59   5125   6375  13031781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_3\/main_0
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13031781p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  13024874  RISE       1
\uart:BUART:rx_state_3\/main_0    macrocell61   5125   6375  13031781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_2\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031852p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_2\/q               macrocell62   1250   1250  13023749  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_3  macrocell64   5054   6304  13031852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_1\/main_5
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13031962p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell57   1250   1250  13031962  RISE       1
\uart:BUART:tx_state_1\/main_5  macrocell54   4944   6194  13031962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_2\/main_5
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13031962p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6194
-------------------------------------   ---- 
End-of-path arrival time (ps)           6194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell57   1250   1250  13031962  RISE       1
\uart:BUART:tx_state_2\/main_5  macrocell56   4944   6194  13031962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_load_fifo\/main_1
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q         macrocell59   1250   1250  13025577  RISE       1
\uart:BUART:rx_load_fifo\/main_1  macrocell60   4548   5798  13032358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_2\/main_1
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13032358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell59   1250   1250  13025577  RISE       1
\uart:BUART:rx_state_2\/main_1  macrocell62   4548   5798  13032358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_status_3\/main_1
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13032358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5798
-------------------------------------   ---- 
End-of-path arrival time (ps)           5798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q        macrocell59   1250   1250  13025577  RISE       1
\uart:BUART:rx_status_3\/main_1  macrocell67   4548   5798  13032358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_0\/main_1
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13032377p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell59   1250   1250  13025577  RISE       1
\uart:BUART:rx_state_0\/main_1  macrocell59   4529   5779  13032377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_3\/main_1
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13032377p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q       macrocell59   1250   1250  13025577  RISE       1
\uart:BUART:rx_state_3\/main_1  macrocell61   4529   5779  13032377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_0\/main_3
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13032431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell61   1250   1250  13025520  RISE       1
\uart:BUART:rx_state_0\/main_3  macrocell59   4476   5726  13032431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_3\/main_3
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13032431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell61   1250   1250  13025520  RISE       1
\uart:BUART:rx_state_3\/main_3  macrocell61   4476   5726  13032431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:txn\/main_6
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13032517p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q  macrocell57   1250   1250  13031962  RISE       1
\uart:BUART:txn\/main_6   macrocell53   4390   5640  13032517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_0\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032645p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_0\/q               macrocell59   1250   1250  13025577  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_1  macrocell64   4262   5512  13032645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:txn\/main_2
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13032652p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5505
-------------------------------------   ---- 
End-of-path arrival time (ps)           5505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q  macrocell55   1250   1250  13024556  RISE       1
\uart:BUART:txn\/main_2    macrocell53   4255   5505  13032652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_1\/main_1
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13032664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell55   1250   1250  13024556  RISE       1
\uart:BUART:tx_state_1\/main_1  macrocell54   4243   5493  13032664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_2\/main_1
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13032664p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5493
-------------------------------------   ---- 
End-of-path arrival time (ps)           5493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell55   1250   1250  13024556  RISE       1
\uart:BUART:tx_state_2\/main_1  macrocell56   4243   5493  13032664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_load_fifo\/main_0
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13032743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  13024874  RISE       1
\uart:BUART:rx_load_fifo\/main_0  macrocell60   4164   5414  13032743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_2\/main_0
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13032743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  13024874  RISE       1
\uart:BUART:rx_state_2\/main_0    macrocell62   4164   5414  13032743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_status_3\/main_0
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13032743p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5414
-------------------------------------   ---- 
End-of-path arrival time (ps)           5414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  13024874  RISE       1
\uart:BUART:rx_status_3\/main_0   macrocell67   4164   5414  13032743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_1\/q
Path End       : \uart:BUART:pollcount_1\/main_2
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13032814p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_1\/q       macrocell65   1250   1250  13027195  RISE       1
\uart:BUART:pollcount_1\/main_2  macrocell65   4093   5343  13032814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032865p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q               macrocell61   1250   1250  13025520  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_2  macrocell64   4042   5292  13032865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:pollcount_1\/main_0
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13032915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032915  RISE       1
\uart:BUART:pollcount_1\/main_0        macrocell65   3301   5241  13032915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:pollcount_0\/main_0
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 13032915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032915  RISE       1
\uart:BUART:pollcount_0\/main_0        macrocell66   3301   5241  13032915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:pollcount_1\/main_1
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13032942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032942  RISE       1
\uart:BUART:pollcount_1\/main_1        macrocell65   3275   5215  13032942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:pollcount_0\/main_1
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 13032942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032942  RISE       1
\uart:BUART:pollcount_0\/main_1        macrocell66   3275   5215  13032942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_bitclk\/main_0
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13033054p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q      macrocell54   1250   1250  13024113  RISE       1
\uart:BUART:tx_bitclk\/main_0  macrocell57   3852   5102  13033054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_0\/main_0
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13033073p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell54   1250   1250  13024113  RISE       1
\uart:BUART:tx_state_0\/main_0  macrocell55   3834   5084  13033073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_bitclk\/main_3
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13033209p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q      macrocell56   1250   1250  13024268  RISE       1
\uart:BUART:tx_bitclk\/main_3  macrocell57   3697   4947  13033209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_0\/main_4
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13033229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell56   1250   1250  13024268  RISE       1
\uart:BUART:tx_state_0\/main_4  macrocell55   3678   4928  13033229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_bitclk\/main_2
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13033299p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024357  RISE       1
\uart:BUART:tx_bitclk\/main_2                macrocell57     4668   4858  13033299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_state_0\/main_2
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13033312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4845
-------------------------------------   ---- 
End-of-path arrival time (ps)           4845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024357  RISE       1
\uart:BUART:tx_state_0\/main_2               macrocell55     4655   4845  13033312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:rx_state_0\/main_10
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033358p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell66   1250   1250  13028663  RISE       1
\uart:BUART:rx_state_0\/main_10  macrocell59   3549   4799  13033358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:rx_status_3\/main_7
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13033368p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell66   1250   1250  13028663  RISE       1
\uart:BUART:rx_status_3\/main_7  macrocell67   3539   4789  13033368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_state_0\/main_1
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q       macrocell55   1250   1250  13024556  RISE       1
\uart:BUART:tx_state_0\/main_1  macrocell55   3410   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_0\/q
Path End       : \uart:BUART:tx_bitclk\/main_1
Capture Clock  : \uart:BUART:tx_bitclk\/clock_0
Path slack     : 13033497p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_0\/q      macrocell55   1250   1250  13024556  RISE       1
\uart:BUART:tx_bitclk\/main_1  macrocell57   3410   4660  13033497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_0\/main_6
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033644  RISE       1
\uart:BUART:rx_state_0\/main_6         macrocell59   2573   4513  13033644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_3\/main_6
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033644  RISE       1
\uart:BUART:rx_state_3\/main_6         macrocell61   2573   4513  13033644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_2
Path End       : \uart:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032915  RISE       1
\uart:BUART:rx_bitclk_enable\/main_0   macrocell63   2572   4512  13033644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_load_fifo\/main_6
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033644  RISE       1
\uart:BUART:rx_load_fifo\/main_6       macrocell60   2564   4504  13033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_5
Path End       : \uart:BUART:rx_state_2\/main_6
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033644  RISE       1
\uart:BUART:rx_state_2\/main_6         macrocell62   2564   4504  13033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_0\/main_7
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033656p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033656  RISE       1
\uart:BUART:rx_state_0\/main_7         macrocell59   2561   4501  13033656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_3\/main_7
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033656p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033656  RISE       1
\uart:BUART:rx_state_3\/main_7         macrocell61   2561   4501  13033656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_0\/main_5
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033657p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033657  RISE       1
\uart:BUART:rx_state_0\/main_5         macrocell59   2560   4500  13033657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_3\/main_5
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033657p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033657  RISE       1
\uart:BUART:rx_state_3\/main_5         macrocell61   2560   4500  13033657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_1
Path End       : \uart:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033661p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032942  RISE       1
\uart:BUART:rx_bitclk_enable\/main_1   macrocell63   2556   4496  13033661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_load_fifo\/main_7
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033656  RISE       1
\uart:BUART:rx_load_fifo\/main_7       macrocell60   2551   4491  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_4
Path End       : \uart:BUART:rx_state_2\/main_7
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033665p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033656  RISE       1
\uart:BUART:rx_state_2\/main_7         macrocell62   2551   4491  13033665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_load_fifo\/main_5
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033657  RISE       1
\uart:BUART:rx_load_fifo\/main_5       macrocell60   2549   4489  13033668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_6
Path End       : \uart:BUART:rx_state_2\/main_5
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033668p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033657  RISE       1
\uart:BUART:rx_state_2\/main_5         macrocell62   2549   4489  13033668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:txn\/q
Path End       : \uart:BUART:txn\/main_0
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13033720p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:txn\/q       macrocell53   1250   1250  13033720  RISE       1
\uart:BUART:txn\/main_0  macrocell53   3186   4436  13033720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_load_fifo\/main_3
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q         macrocell61   1250   1250  13025520  RISE       1
\uart:BUART:rx_load_fifo\/main_3  macrocell60   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_state_2\/main_3
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q       macrocell61   1250   1250  13025520  RISE       1
\uart:BUART:rx_state_2\/main_3  macrocell62   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_state_3\/q
Path End       : \uart:BUART:rx_status_3\/main_3
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13033779p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_state_3\/q        macrocell61   1250   1250  13025520  RISE       1
\uart:BUART:rx_status_3\/main_3  macrocell67   3128   4378  13033779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_load_fifo\/main_2
Capture Clock  : \uart:BUART:rx_load_fifo\/clock_0
Path slack     : 13033895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  13030624  RISE       1
\uart:BUART:rx_load_fifo\/main_2  macrocell60   3011   4261  13033895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_2\/main_2
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13033895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  13030624  RISE       1
\uart:BUART:rx_state_2\/main_2   macrocell62   3011   4261  13033895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_status_3\/main_2
Capture Clock  : \uart:BUART:rx_status_3\/clock_0
Path slack     : 13033895p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  13030624  RISE       1
\uart:BUART:rx_status_3\/main_2  macrocell67   3011   4261  13033895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_0\/main_2
Capture Clock  : \uart:BUART:rx_state_0\/clock_0
Path slack     : 13033915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  13030624  RISE       1
\uart:BUART:rx_state_0\/main_2   macrocell59   2992   4242  13033915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_0\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_bitclk_enable\/q
Path End       : \uart:BUART:rx_state_3\/main_2
Capture Clock  : \uart:BUART:rx_state_3\/clock_0
Path slack     : 13033915p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  13030624  RISE       1
\uart:BUART:rx_state_3\/main_2   macrocell61   2992   4242  13033915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_3\/clock_0                            macrocell61         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sRX:RxBitCounter\/count_0
Path End       : \uart:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \uart:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033960p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033960  RISE       1
\uart:BUART:rx_bitclk_enable\/main_2   macrocell63   2257   4197  13033960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_bitclk_enable\/clock_0                      macrocell63         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_ctrl_mark_last\/q
Path End       : \uart:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \uart:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_ctrl_mark_last\/clock_0                     macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_ctrl_mark_last\/q        macrocell58   1250   1250  13024874  RISE       1
\uart:BUART:rx_state_stop1_reg\/main_0  macrocell64   2937   4187  13033970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_stop1_reg\/clock_0                    macrocell64         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_bitclk\/q
Path End       : \uart:BUART:tx_state_0\/main_5
Capture Clock  : \uart:BUART:tx_state_0\/clock_0
Path slack     : 13034262p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_bitclk\/clock_0                             macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_bitclk\/q        macrocell57   1250   1250  13031962  RISE       1
\uart:BUART:tx_state_0\/main_5  macrocell55   2644   3894  13034262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_load_fifo\/q
Path End       : \uart:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \uart:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034270p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_load_fifo\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:rx_load_fifo\/q            macrocell60     1250   1250  13031257  RISE       1
\uart:BUART:sRX:RxShifter:u0\/f0_load  datapathcell8   3017   4267  13034270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxShifter:u0\/clock                        datapathcell8       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:pollcount_1\/main_4
Capture Clock  : \uart:BUART:pollcount_1\/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell66   1250   1250  13028663  RISE       1
\uart:BUART:pollcount_1\/main_4  macrocell65   2624   3874  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_1\/clock_0                           macrocell65         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:pollcount_0\/q
Path End       : \uart:BUART:pollcount_0\/main_3
Capture Clock  : \uart:BUART:pollcount_0\/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:pollcount_0\/q       macrocell66   1250   1250  13028663  RISE       1
\uart:BUART:pollcount_0\/main_3  macrocell66   2624   3874  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:pollcount_0\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:txn\/main_4
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13034286p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q  macrocell56   1250   1250  13024268  RISE       1
\uart:BUART:txn\/main_4    macrocell53   2620   3870  13034286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_1\/main_3
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell56   1250   1250  13024268  RISE       1
\uart:BUART:tx_state_1\/main_3  macrocell54   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_2\/q
Path End       : \uart:BUART:tx_state_2\/main_3
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_2\/q       macrocell56   1250   1250  13024268  RISE       1
\uart:BUART:tx_state_2\/main_3  macrocell56   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_1\/main_0
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell54   1250   1250  13024113  RISE       1
\uart:BUART:tx_state_1\/main_0  macrocell54   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:tx_state_2\/main_0
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q       macrocell54   1250   1250  13024113  RISE       1
\uart:BUART:tx_state_2\/main_0  macrocell56   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:tx_state_1\/q
Path End       : \uart:BUART:txn\/main_1
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:tx_state_1\/q  macrocell54   1250   1250  13024113  RISE       1
\uart:BUART:txn\/main_1    macrocell53   2602   3852  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_last\/q
Path End       : \uart:BUART:rx_state_2\/main_9
Capture Clock  : \uart:BUART:rx_state_2\/clock_0
Path slack     : 13034671p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_last\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\uart:BUART:rx_last\/q          macrocell68   1250   1250  13034671  RISE       1
\uart:BUART:rx_state_2\/main_9  macrocell62   2236   3486  13034671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_state_2\/clock_0                            macrocell62         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_state_1\/main_2
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13035343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           2813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024357  RISE       1
\uart:BUART:tx_state_1\/main_2               macrocell54     2623   2813  13035343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \uart:BUART:tx_state_2\/main_2
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13035343p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2813
-------------------------------------   ---- 
End-of-path arrival time (ps)           2813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell7    190    190  13024357  RISE       1
\uart:BUART:tx_state_2\/main_2               macrocell56     2623   2813  13035343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart:BUART:txn\/main_5
Capture Clock  : \uart:BUART:txn\/clock_0
Path slack     : 13035355p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2801
-------------------------------------   ---- 
End-of-path arrival time (ps)           2801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13035355  RISE       1
\uart:BUART:txn\/main_5                      macrocell53     2611   2801  13035355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:txn\/clock_0                                   macrocell53         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart:BUART:tx_state_1\/main_4
Capture Clock  : \uart:BUART:tx_state_1\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13035355  RISE       1
\uart:BUART:tx_state_1\/main_4               macrocell54     2600   2790  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_1\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \uart:BUART:tx_state_2\/main_4
Capture Clock  : \uart:BUART:tx_state_2\/clock_0
Path slack     : 13035367p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2790
-------------------------------------   ---- 
End-of-path arrival time (ps)           2790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\uart:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell7    190    190  13035355  RISE       1
\uart:BUART:tx_state_2\/main_4               macrocell56     2600   2790  13035367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:tx_state_2\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \uart:BUART:rx_status_3\/q
Path End       : \uart:BUART:sRX:RxSts\/status_3
Capture Clock  : \uart:BUART:sRX:RxSts\/clock
Path slack     : 13037046p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (uart_IntClock:R#1 vs. uart_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:rx_status_3\/clock_0                           macrocell67         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\uart:BUART:rx_status_3\/q       macrocell67    1250   1250  13037046  RISE       1
\uart:BUART:sRX:RxSts\/status_3  statusicell6   2870   4120  13037046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\uart:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

