\doxysection{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{\+\_\+64\+Aligned}{\pageref{struct__64_aligned}}{}
\item \contentsline{section}{AABB}{\pageref{class_a_a_b_b}}{}
\item \contentsline{section}{AABB16}{\pageref{class_a_a_b_b16}}{}
\item \contentsline{section}{Arbitration\+Network64}{\pageref{class_arbitration_network64}}{}
\item \contentsline{section}{arches\+\_\+request\+\_\+t}{\pageref{structarches__request__t}}{}
\item \contentsline{section}{Arches\+::ELF\+::Program\+Header\+::Array\+Element}{\pageref{class_arches_1_1_e_l_f_1_1_program_header_1_1_array_element}}{}
\item \contentsline{section}{Atomic\+Reg\+File}{\pageref{struct_atomic_reg_file}}{}
\item \contentsline{section}{bnk}{\pageref{structbnk}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Bucket\+List}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_bucket_list}}{}
\item \contentsline{section}{Bucket\+Ray}{\pageref{struct_bucket_ray}}{}
\item \contentsline{section}{Arches\+::buffer\+\_\+address\+\_\+t}{\pageref{struct_arches_1_1buffer__address__t}}{}
\item \contentsline{section}{Build\+Object}{\pageref{struct_build_object}}{}
\item \contentsline{section}{Bus\texorpdfstring{$<$}{<} RET \texorpdfstring{$>$}{>}}{\pageref{class_bus}}{}
\item \contentsline{section}{Bus\texorpdfstring{$<$}{<} Arches\+::Units\+::Unit\+SFU\+::Request \texorpdfstring{$>$}{>}}{\pageref{class_bus}}{}
\item \contentsline{section}{BVH}{\pageref{class_b_v_h}}{}
\item \contentsline{section}{BVHNode}{\pageref{struct_b_v_h_node}}{}
\item \contentsline{section}{Camera}{\pageref{class_camera}}{}
\item \contentsline{section}{Camera\+::Camera\+Config}{\pageref{struct_camera_1_1_camera_config}}{}
\item \contentsline{section}{Compact\+Tri}{\pageref{struct_compact_tri}}{}
\item \contentsline{section}{BVH\+::Compressed\+Node}{\pageref{struct_b_v_h_1_1_compressed_node}}{}
\item \contentsline{section}{Tesselation\+Tree4\+::Compressed\+Node}{\pageref{struct_tesselation_tree4_1_1_compressed_node}}{}
\item \contentsline{section}{BVH\+::Compressed\+Node4}{\pageref{struct_b_v_h_1_1_compressed_node4}}{}
\item \contentsline{section}{Tesselation\+Tree4\+::Compressed\+Node4}{\pageref{struct_tesselation_tree4_1_1_compressed_node4}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Configuration}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_configuration}}{}
\item \contentsline{section}{Arches\+::Units\+::TRaX\+::Unit\+TP\+::Configuration}{\pageref{struct_arches_1_1_units_1_1_t_ra_x_1_1_unit_t_p_1_1_configuration}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Buffer\+::Configuration}{\pageref{struct_arches_1_1_units_1_1_unit_buffer_1_1_configuration}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Cache\+::Configuration}{\pageref{struct_arches_1_1_units_1_1_unit_cache_1_1_configuration}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+TP\+::Configuration}{\pageref{struct_arches_1_1_units_1_1_unit_t_p_1_1_configuration}}{}
\item \contentsline{section}{draddr}{\pageref{structdraddr}}{}
\item \contentsline{section}{Arches\+::ELF\+::ELF\+\_\+\+Header\+::E\+\_\+\+IDENT}{\pageref{class_arches_1_1_e_l_f_1_1_e_l_f___header_1_1_e___i_d_e_n_t}}{}
\item \contentsline{section}{Arches\+::ELF}{\pageref{class_arches_1_1_e_l_f}}{}
\item \contentsline{section}{Arches\+::ELF\+::ELF\+\_\+\+Header}{\pageref{class_arches_1_1_e_l_f_1_1_e_l_f___header}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Execution\+Base}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_execution_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::TRaX\+::Unit\+TP}{\pageref{class_arches_1_1_units_1_1_t_ra_x_1_1_unit_t_p}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+TP}{\pageref{class_arches_1_1_units_1_1_unit_t_p}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Arches\+::Util\+::File}{\pageref{class_arches_1_1_util_1_1_file}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Floating\+Point\+Control\+Status\+Register}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_floating_point_control_status_register}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Floating\+Point\+Register\+File}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_floating_point_register_file}}{}
\item \contentsline{section}{Global\+Data}{\pageref{struct_global_data}}{}
\item \contentsline{section}{Tesselation\+Tree1\+::Header}{\pageref{struct_tesselation_tree1_1_1_header}}{}
\item \contentsline{section}{Tesselation\+Tree4\+::Header}{\pageref{struct_tesselation_tree4_1_1_header}}{}
\item \contentsline{section}{Hit}{\pageref{struct_hit}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Hit\+Record\+Write\+Queue\+Entry}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_hit_record_write_queue_entry}}{}
\item \contentsline{section}{IAO}{\pageref{struct_i_a_o}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Instruction}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_instruction}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Instruction\+Info}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_instruction_info}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Integer\+Register\+File}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_integer_register_file}}{}
\item \contentsline{section}{Interconnection\+Network\texorpdfstring{$<$}{<} REQ, RET \texorpdfstring{$>$}{>}}{\pageref{class_interconnection_network}}{}
\item \contentsline{section}{Interconnection\+Network\texorpdfstring{$<$}{<} Arches\+::Units\+::Memory\+Request, Arches\+::Units\+::Memory\+Return \texorpdfstring{$>$}{>}}{\pageref{class_interconnection_network}}{}
\item \contentsline{section}{Arches\+::ELF\+::Loadable\+Segment}{\pageref{class_arches_1_1_e_l_f_1_1_loadable_segment}}{}
\item \contentsline{section}{Arches\+::Units\+::TRaX\+::Unit\+TP\+::Log}{\pageref{class_arches_1_1_units_1_1_t_ra_x_1_1_unit_t_p_1_1_log}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Cache\+::Log}{\pageref{class_arches_1_1_units_1_1_unit_cache_1_1_log}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+TP\+::Log}{\pageref{class_arches_1_1_units_1_1_unit_t_p_1_1_log}}{}
\item Memory\+Base\begin{DoxyCompactList}
\item \contentsline{section}{L2\+Cache}{\pageref{class_l2_cache}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Memory\+Map}{\pageref{class_memory_map}}{}
\item \contentsline{section}{Memory\+Map\+::Memory\+Mapping}{\pageref{struct_memory_map_1_1_memory_mapping}}{}
\item \contentsline{section}{Arches\+::Units\+::Memory\+Request}{\pageref{struct_arches_1_1_units_1_1_memory_request}}{}
\item \contentsline{section}{Arches\+::Units\+::Memory\+Return}{\pageref{struct_arches_1_1_units_1_1_memory_return}}{}
\item \contentsline{section}{Mesh}{\pageref{class_mesh}}{}
\item \contentsline{section}{Mesh\+Pointers}{\pageref{struct_mesh_pointers}}{}
\item \contentsline{section}{BVH\+::Node}{\pageref{struct_b_v_h_1_1_node}}{}
\item \contentsline{section}{Tesselation\+Tree1\+::Node}{\pageref{struct_tesselation_tree1_1_1_node}}{}
\item \contentsline{section}{BVH\+::Node\+Data}{\pageref{union_b_v_h_1_1_node_data}}{}
\item \contentsline{section}{Arches\+::ELF\+::Program\+Header}{\pageref{class_arches_1_1_e_l_f_1_1_program_header}}{}
\item \contentsline{section}{Ray}{\pageref{struct_ray}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Ray\+Bucket}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_ray_bucket}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Ray\+Bucket\+Buffer}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_ray_bucket_buffer}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Ray\+Read\+Queue\+Entry}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_ray_read_queue_entry}}{}
\item \contentsline{section}{Ray\+Write\+Buffer}{\pageref{struct_ray_write_buffer}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Ray\+Write\+Queue\+Entry}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_ray_write_queue_entry}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Reg\+Addr}{\pageref{struct_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_reg_addr}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Register32}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_register32}}{}
\item \contentsline{section}{Arches\+::ISA\+::RISCV\+::Register64}{\pageref{class_arches_1_1_i_s_a_1_1_r_i_s_c_v_1_1_register64}}{}
\item \contentsline{section}{req}{\pageref{structreq}}{}
\item \contentsline{section}{req\+Insert\+Ret\+\_\+tt}{\pageref{structreq_insert_ret__tt}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+SFU\+::Request}{\pageref{struct_arches_1_1_units_1_1_unit_s_f_u_1_1_request}}{}
\item \contentsline{section}{RNG}{\pageref{class_r_n_g}}{}
\item \contentsline{section}{robstructure}{\pageref{structrobstructure}}{}
\item \contentsline{section}{Round\+Robin\+Arbitrator64}{\pageref{class_round_robin_arbitrator64}}{}
\item std\+::runtime\+\_\+error\begin{DoxyCompactList}
\item \contentsline{section}{Arches\+::Err\+Inv\+File}{\pageref{class_arches_1_1_err_inv_file}}{}
\item \contentsline{section}{Arches\+::Err\+Unacc\+File}{\pageref{class_arches_1_1_err_unacc_file}}{}
\item \contentsline{section}{Arches\+::ISA\+::Err\+No\+Such\+Instr}{\pageref{class_arches_1_1_i_s_a_1_1_err_no_such_instr}}{}
\item \contentsline{section}{Arches\+::ISA\+::Err\+Not\+Impl\+Instr}{\pageref{class_arches_1_1_i_s_a_1_1_err_not_impl_instr}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Scene\+Segment\+State}{\pageref{struct_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_scene_segment_state}}{}
\item \contentsline{section}{Arches\+::Simulator}{\pageref{class_arches_1_1_simulator}}{}
\item \contentsline{section}{stbi\+\_\+io\+\_\+callbacks}{\pageref{structstbi__io__callbacks}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler\+::Stream}{\pageref{class_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler_1_1_stream}}{}
\item \contentsline{section}{Tesselation\+Tree1}{\pageref{class_tesselation_tree1}}{}
\item \contentsline{section}{Tesselation\+Tree1\+Pointers}{\pageref{struct_tesselation_tree1_pointers}}{}
\item \contentsline{section}{Tesselation\+Tree1\+Secondary\+Ray\+Data}{\pageref{struct_tesselation_tree1_secondary_ray_data}}{}
\item \contentsline{section}{Tesselation\+Tree4}{\pageref{class_tesselation_tree4}}{}
\item \contentsline{section}{Tesselation\+Tree4\+Pointers}{\pageref{struct_tesselation_tree4_pointers}}{}
\item \contentsline{section}{Tesselation\+Tree4\+Secondary\+Ray\+Data}{\pageref{struct_tesselation_tree4_secondary_ray_data}}{}
\item \contentsline{section}{token\+Translator}{\pageref{structtoken_translator}}{}
\item \contentsline{section}{Treelet}{\pageref{struct_treelet}}{}
\item \contentsline{section}{Treelet\+Node}{\pageref{struct_treelet_node}}{}
\item \contentsline{section}{Treelet\+Triangle}{\pageref{struct_treelet_triangle}}{}
\item \contentsline{section}{Triangle}{\pageref{class_triangle}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Base}{\pageref{class_arches_1_1_units_1_1_unit_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::TRaX\+::Unit\+TP}{\pageref{class_arches_1_1_units_1_1_t_ra_x_1_1_unit_t_p}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Memory\+Base}{\pageref{class_arches_1_1_units_1_1_unit_memory_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Ray\+Staging\+Buffer}{\pageref{class_arches_1_1_units_1_1_dual_streaming_1_1_unit_ray_staging_buffer}}{}
\item \contentsline{section}{Arches\+::Units\+::Dual\+Streaming\+::Unit\+Stream\+Scheduler}{\pageref{class_arches_1_1_units_1_1_dual_streaming_1_1_unit_stream_scheduler}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Atomic\+Regfile}{\pageref{class_arches_1_1_units_1_1_unit_atomic_regfile}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Buffer}{\pageref{class_arches_1_1_units_1_1_unit_buffer}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Cache}{\pageref{class_arches_1_1_units_1_1_unit_cache}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Main\+Memory\+Base}{\pageref{class_arches_1_1_units_1_1_unit_main_memory_base}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::Unit\+DRAM}{\pageref{class_arches_1_1_units_1_1_unit_d_r_a_m}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::Unit\+Thread\+Scheduler}{\pageref{class_arches_1_1_units_1_1_unit_thread_scheduler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::Unit\+SFU}{\pageref{class_arches_1_1_units_1_1_unit_s_f_u}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+SFU}{\pageref{class_arches_1_1_units_1_1_unit_s_f_u}}{}
\item \contentsline{section}{Arches\+::Units\+::Unit\+TP}{\pageref{class_arches_1_1_units_1_1_unit_t_p}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Usimm\+Listener}{\pageref{struct_usimm_listener}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arches\+::Units\+::Unit\+DRAM}{\pageref{class_arches_1_1_units_1_1_unit_d_r_a_m}}{}
\item \contentsline{section}{L2\+Cache}{\pageref{class_l2_cache}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Usimm\+Usage\+Stats\+\_\+t}{\pageref{struct_usimm_usage_stats__t}}{}
\item \contentsline{section}{rtm\+::uvec3}{\pageref{classrtm_1_1uvec3}}{}
\item \contentsline{section}{rtm\+::vec2}{\pageref{classrtm_1_1vec2}}{}
\item \contentsline{section}{rtm\+::vec3}{\pageref{classrtm_1_1vec3}}{}
\item \contentsline{section}{rtm\+::vec4}{\pageref{classrtm_1_1vec4}}{}
\end{DoxyCompactList}
