INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 15:40:31 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.137 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.666 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.126 sec.
Command       add_library done; 0.215 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.913 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.434 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
Command     add_library done; 0.188 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.224 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 871.593 MB.
INFO: [HLS 200-10] Analyzing design file 'patchMaker.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling patchMaker.cpp as C++
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang patchMaker.cpp -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.patchMaker.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -IC:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.patchMaker.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.patchMaker.cpp.err.log 
Command       ap_eval done; 0.382 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top makePatches_ShadowQuilt_fromEdges -name=makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute       list_core -type functional_unit 
Execute       clang_tidy xilinx-systemc-detector C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.731 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.233 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.722 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute       clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang-tidy.patchMaker.pp.0.cpp.err.log 
Command         ap_eval done; 2.081 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command       clang_tidy done; 2.282 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/xilinx-dataflow-lawyer.patchMaker.pp.0.cpp.err.log 
Command       ap_eval done; 0.613 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.patchMaker.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.pp.0.cpp -IC:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMakerHeader -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.patchMaker.pp.0.cpp.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.patchMaker.pp.0.cpp.err.log 
Command       ap_eval done; 0.732 sec.
WARNING: [HLS 207-5301] unused parameter 'wp_superpoints': patchMaker.cpp:211:35
WARNING: [HLS 207-5301] unused parameter 'stop': patchMaker.cpp:508:42
WARNING: [HLS 207-5301] unused parameter 'leftRight': patchMaker.cpp:508:62
WARNING: [HLS 207-5301] unused parameter 'GDarray': patchMaker.cpp:670:120
WARNING: [HLS 207-5301] unused parameter 'patches_superpoints': patchMaker.cpp:670:159
WARNING: [HLS 207-5301] unused parameter 'repeat_patch': patchMaker.cpp:830:373
WARNING: [HLS 207-5301] unused parameter 'repeat_original': patchMaker.cpp:830:393
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.806 seconds; current allocated memory: 93.664 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/patchMaker.g.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libhlsmc++_39.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command         ap_eval done; 3.572 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.578 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=makePatches_ShadowQuilt_fromEdges -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=makePatches_ShadowQuilt_fromEdges -reflow-float-conversion -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command         ap_eval done; 1.402 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.41 sec.
Execute       run_link_or_opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2020.2/win64/lib/libfloatconversion_39.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
Command         ap_eval done; 0.245 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.253 sec.
Execute       run_link_or_opt -opt -out C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=makePatches_ShadowQuilt_fromEdges 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
Command         ap_eval done; 0.248 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.253 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=makePatches_ShadowQuilt_fromEdges -mllvm -hls-db-dir -mllvm C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.lto.bc > C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command       ap_eval done; 7.92 sec.
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:320:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:319:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:318:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:365:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:367:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:366:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<111>::ap_uint<111, false>(ap_int_base<111, false> const&)' into 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<111, false>::operator==<111, false>(ap_int_base<111, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::RType<111, false>::arg1 operator>><111, false>(ap_int_base<111, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<111, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::ap_bit_ref(ap_int_base<64, true>*, int)' into 'ap_int_base<64, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:374:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:827:93)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int64() const' into 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1013:76)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<111, 87, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<111, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::ap_bit_ref(ap_int_base<64, false>*, int)' into 'ap_int_base<64, false>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:839:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::ap_range_ref(ap_int_base<64, false>*, int, int)' into 'ap_int_base<64, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::range(int, int)' into 'ap_int_base<64, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int)' into 'ap_int_base<11, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>::get() const' into 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:853:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int)' into 'ap_int_base<52, false>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:890:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<64, false>(ap_range_ref<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_int_base<64, false> const&)' into 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<64>::ap_uint(unsigned long long)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>& ap_range_ref<52, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:486:21)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>& ap_range_ref<11, false>::operator=<64, false>(ap_range_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:485:21)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<64, false>(ap_bit_ref<64, false> const&)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::fp_struct(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:484:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:950:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:951:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::ap_range_ref(ap_int_base<11, false>*, int, int)' into 'ap_int_base<11, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::range(int, int) const' into 'ap_int_base<11, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<11, false>::get() const' into 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::ap_int_base<11, false>(ap_range_ref<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_int_base<11, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::ap_range_ref(ap_int_base<52, false>*, int, int)' into 'ap_int_base<52, false>::range(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:860:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::range(int, int) const' into 'ap_int_base<52, false>::operator()(int, int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:894:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<52, false>::get() const' into 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:312:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::ap_int_base<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_int_base<52, false> const&)' into 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:36)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:503:27)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<64, false>& ap_range_ref<64, false>::operator=<11, false>(ap_range_ref<11, false> const&)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator()(int, int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator()(int, int) const' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:502:43)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, false>::operator=(bool)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::operator[](int)' into 'fp_struct<double>::data() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:501:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, false>::to_uint64() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:520:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:495:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:292:60)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1545:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1584:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::ap_int_base<52, false>(ap_range_ref<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_int_base<52, false> const&)' into 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1470:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<53, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:528:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:530:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<52, false>(ap_range_ref<52, false> const&)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<52, false>::operator()(int, int) const' into 'fp_struct<double>::mantissa() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:529:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1301:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<32, true>::minus operator-<11, false, 32, true>(ap_int_base<11, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1415:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::RType<($_0)32, true>::minus operator-<11, false>(ap_int_base<11, false> const&, int)' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<double>::expv() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<169>::ap_uint<169, false>(ap_int_base<169, false> const&)' into 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<169, false>::operator==<169, false>(ap_int_base<169, false> const&) const' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::RType<169, false>::arg1 operator>><169, false>(ap_int_base<169, false> const&, int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<169, false>::ap_int_base(int)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<52, false>(ap_int_base<52, false> const&) const' into 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1570:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<double>::__signbit() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:537:21)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<53, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<65, 65, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<64, 64, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<64, 64, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<169, 116, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<11, false>(ap_int_base<11, false> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<52, false>(int, ap_int_base<52, false> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<64, true>::operator=(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator[](int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int(int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 64, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<64, 64, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1313:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1315:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:1451:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:349:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:747:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:721:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:713:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:708:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:193:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:13031)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_int_base.h:934:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1452:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2175:12778)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1206:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:652:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:385:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:69)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:823:86)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/include/header_files\ap_fixed_base.h:996:71)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, float>(float, bool)' into '__hls_fptosi_float_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:52:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'straightLineProjectorFromLayerIJtoK(long, long, int, int, int)' (patchMaker.cpp:115:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<std::array<long, 3ul>, 256ul>, 5ul>::_S_ref(std::array<std::array<long, 3ul>, 256ul> const (&) [5], unsigned long)' into 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::array<long, 3ul>, 256ul>::_S_ref(std::array<long, 3ul> const (&) [256], unsigned long)' into 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<long, 3ul>::_S_ref(long const (&) [3], unsigned long)' into 'std::array<long, 3ul>::operator[](unsigned long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const' into 'fp_struct<double>::to_double() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:518:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const' into 'fp_struct<double>::to_ieee() const' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:533:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c/fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' (C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findStartIndex(long*, int, long, int&, long&)' (patchMaker.cpp:1271:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1248:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'mSP_findLRBounds(int, long*, int, int&, int&)' (patchMaker.cpp:1248:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i64' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'initWedgeSuperPoint(long (&) [3][16][3], long (*) [3], int)' into 'makeSuperPoint_alignedToLine(int, long, long, float, int&, int, bool, long, long (*) [3][16][3], int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:1140:0)
INFO: [HLS 214-178] Inlining function 'getParallelograms(long (&) [5][3][16][3], long (&) [5][4][6])' into 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' (patchMaker.cpp:85:0)
INFO: [HLS 214-178] Inlining function 'wedgePatch_init(long (&) [5][3][16][3], long (&) [5][4][6], long (*) [3][16][3], long, long)' into 'makePatch_alignedToLine(long, long, int&, bool, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:1074:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'areWedgeSuperPointsEqual(long (*) [16][3], long (*) [16][3])' (patchMaker.cpp:31:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:670:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_integer<long>::__value, double>::__type std::fabs<long>(long)' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'get_index_from_z(int, long, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5])' (patchMaker.cpp:435:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::array<long, 3ul>, 256ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'std::array<long, 3ul>::operator[](unsigned long)' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'solveComplmentaryPatch(long&, int, bool, int, long&, long, long&, int&, long, long, long&, long&, int&, int&, int&, long&, bool&, bool&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:831:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextPatchPairWhileCondition(int, bool, bool, long, long, int, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'solveNextPatchPair(long, int, int, bool, bool, long&, int&, long&, long&, long&, long&, long&, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:509:0)
INFO: [HLS 214-178] Inlining function 'getSolveNextColumnWhileConditional(long, int, long)' into 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:471:0)
INFO: [HLS 214-178] Inlining function 'solveNextColumn(long, int, int, bool, bool, long, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' into 'makePatches_ShadowQuilt_fromEdges(long, int, int, bool, int&, std::array<std::array<std::array<long, 3ul>, 256ul>, 5ul>&, int (&) [5], long (&) [32][5][3][16][3], long (&) [32][5][4][6])' (patchMaker.cpp:456:0)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:456:1)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_superpoints' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:465:18)
INFO: [HLS 214-248] complete partitioned array 'patches_parameters' on dimension 1 (patchMaker.cpp:457:9)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 26.372 seconds; current allocated memory: 109.580 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 109.581 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top makePatches_ShadowQuilt_fromEdges -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.0.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 4.057 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.155 seconds; current allocated memory: 279.412 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.1.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1154) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:928) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:688) automatically.
Command         transform done; 30.457 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 1.792 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 32 seconds. CPU system time: 1 seconds. Elapsed time: 32.374 seconds; current allocated memory: 587.579 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.g.1.bc to C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.1.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'start_value_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500) in function 'mSP_findStartIndex' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LRdiscovery_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'mSP_findLRBounds' automatically.
INFO: [XFORM 203-510] Pipelining loop 'rowListSet_loop' (patchMaker.cpp:1143) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1183_2' (patchMaker.cpp:1183) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1195_4' (patchMaker.cpp:1195) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1224_6' (patchMaker.cpp:1224) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1236_8' (patchMaker.cpp:1236) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_4' (patchMaker.cpp:304) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_316_7' (patchMaker.cpp:316) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_8' (patchMaker.cpp:333) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_12' (patchMaker.cpp:354) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_15' (patchMaker.cpp:366) in function 'add_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_4' (patchMaker.cpp:304) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_316_7' (patchMaker.cpp:316) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_8' (patchMaker.cpp:333) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_12' (patchMaker.cpp:354) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_15' (patchMaker.cpp:366) in function 'add_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_304_4' (patchMaker.cpp:304) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_316_7' (patchMaker.cpp:316) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_8' (patchMaker.cpp:333) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_354_12' (patchMaker.cpp:354) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_366_15' (patchMaker.cpp:366) in function 'add_patch.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_399_5' (patchMaker.cpp:399) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_8' (patchMaker.cpp:411) in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_399_5' (patchMaker.cpp:399) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_8' (patchMaker.cpp:411) in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'delete_patch.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getShadows_loop' (patchMaker.cpp:171) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'GSmaxFinding_loop' (patchMaker.cpp:190) in function 'getShadows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'minMaxAcceptanceCorners_loop' (patchMaker.cpp:220) in function 'get_acceptanceCorners' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getIndexFromZ_loop' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'get_index_from_z' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1083_4' (patchMaker.cpp:1083) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1111_8' (patchMaker.cpp:1111) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1124_11' (patchMaker.cpp:1124) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (patchMaker.cpp:100) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:59) in function 'makePatch_alignedToLine' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1083_4' (patchMaker.cpp:1083) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1111_8' (patchMaker.cpp:1111) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1124_11' (patchMaker.cpp:1124) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (patchMaker.cpp:100) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:59) in function 'makePatch_alignedToLine.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1083_4' (patchMaker.cpp:1083) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1111_8' (patchMaker.cpp:1111) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1124_11' (patchMaker.cpp:1124) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (patchMaker.cpp:100) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'getParallelograms_loop' (patchMaker.cpp:59) in function 'makePatch_alignedToLine.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_868_2' (patchMaker.cpp:868) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_880_3' (patchMaker.cpp:880) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_889_4' (patchMaker.cpp:889) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_897_5' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_902_6' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_908_7' (patchMaker.cpp:908) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_914_8' (patchMaker.cpp:914) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_926_9' (r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-510] Pipelining loop 'superpointEqualCheck_2_loop' (patchMaker.cpp:1043) in function 'solveComplmentaryPatch' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'initWedgeSP_loop' (patchMaker.cpp:13) in function 'makeSuperPoint_alignedToLine' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_15_1' (patchMaker.cpp:15) in function 'makeSuperPoint_alignedToLine' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'new_z_i_atTop' (patchMaker.cpp:913) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jL' (patchMaker.cpp:166) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topL_jR' (patchMaker.cpp:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jL' (patchMaker.cpp:168) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'topR_jR' (patchMaker.cpp:169) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'init_patch' (patchMaker.cpp:1075) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_superpoints' (patchMaker.cpp:1104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NPpatches_parameters' (patchMaker.cpp:1119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'new_z_i_atTop' (patchMaker.cpp:913) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jL' (patchMaker.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topL_jR' (patchMaker.cpp:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jL' (patchMaker.cpp:168) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'topR_jR' (patchMaker.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'mSP_findStartIndex' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1154) automatically.
INFO: [XFORM 203-602] Inlining function 'mSP_findLRBounds' into 'makeSuperPoint_alignedToLine' (patchMaker.cpp:1158) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'solveComplmentaryPatch' (patchMaker.cpp:928) automatically.
INFO: [XFORM 203-602] Inlining function 'std::fabs<long>' into 'makeThirdPatch' (patchMaker.cpp:688) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch.1'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_0' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_1' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_2' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_3' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_4' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_5' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_6' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_7' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_8' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_9' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_10' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_11' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_12' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_13' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_14' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_15' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_16' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_17' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_18' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_19' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_20' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_21' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_22' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_23' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_24' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_25' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_26' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_27' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_28' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_29' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_30' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_superpoints_31' in function 'delete_patch'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'patches_parameters_0' in function 'delete_patch'.
Command         transform done; 95.47 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:147:5) in function 'straightLineProjectorFromLayerIJtoK'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:560:10) to (patchMaker.cpp:603:26) in function 'solveNextPatchPair'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (patchMaker.cpp:190:14) to (patchMaker.cpp:192:13) in function 'getShadows'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:36:5) in function 'areWedgeSuperPointsEqual.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (patchMaker.cpp:36:5) in function 'areWedgeSuperPointsEqual'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'straightLineProjectorFromLayerIJtoK' into 'makePatches_ShadowQuilt_fromEdges' (patchMaker.cpp:482) automatically.
Command         transform done; 37.544 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 131 seconds. CPU system time: 1 seconds. Elapsed time: 133.216 seconds; current allocated memory: 941.311 MB.
Execute         get_config_compile -enable_loop_extract 
Execute         get_config_compile -disable_auto_rewind 
Execute         get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.2.bc -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1181_1' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1193_3' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1222_5' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1234_7' (patchMaker.cpp:1170:9) in function 'makeSuperPoint_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1081_3' (patchMaker.cpp:1081:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1079_2' (patchMaker.cpp:1079:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1077_1' (patchMaker.cpp:1077:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1109_7' (patchMaker.cpp:1109:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_6' (patchMaker.cpp:1107:30) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (patchMaker.cpp:1105:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1122_10' (patchMaker.cpp:1122:31) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1120_9' (patchMaker.cpp:1120:32) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (patchMaker.cpp:98:38) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (patchMaker.cpp:96:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (patchMaker.cpp:93:34) in function 'makePatch_alignedToLine.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1081_3' (patchMaker.cpp:1081:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1079_2' (patchMaker.cpp:1079:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1077_1' (patchMaker.cpp:1077:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1109_7' (patchMaker.cpp:1109:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_6' (patchMaker.cpp:1107:30) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (patchMaker.cpp:1105:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1122_10' (patchMaker.cpp:1122:31) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1120_9' (patchMaker.cpp:1120:32) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (patchMaker.cpp:98:38) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (patchMaker.cpp:96:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (patchMaker.cpp:93:34) in function 'makePatch_alignedToLine.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1081_3' (patchMaker.cpp:1081:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1079_2' (patchMaker.cpp:1079:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1077_1' (patchMaker.cpp:1077:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1109_7' (patchMaker.cpp:1109:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1107_6' (patchMaker.cpp:1107:30) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (patchMaker.cpp:1105:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1122_10' (patchMaker.cpp:1122:31) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1120_9' (patchMaker.cpp:1120:32) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_3' (patchMaker.cpp:98:38) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_2' (patchMaker.cpp:96:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_1' (patchMaker.cpp:93:34) in function 'makePatch_alignedToLine'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_4' (patchMaker.cpp:397:43) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_395_3' (patchMaker.cpp:395:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_393_2' (patchMaker.cpp:393:35) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_409_7' (patchMaker.cpp:409:39) in function 'delete_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_6' (patchMaker.cpp:407:35) in function 'delete_patch.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_391_1' (patchMaker.cpp:391:32) in function 'delete_patch.1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_397_4' (patchMaker.cpp:397:43) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_395_3' (patchMaker.cpp:395:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_393_2' (patchMaker.cpp:393:35) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_409_7' (patchMaker.cpp:409:39) in function 'delete_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_6' (patchMaker.cpp:407:35) in function 'delete_patch'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_391_1' (patchMaker.cpp:391:32) in function 'delete_patch' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (patchMaker.cpp:302:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_2' (patchMaker.cpp:300:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_1' (patchMaker.cpp:298:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_314_6' (patchMaker.cpp:314:39) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_312_5' (patchMaker.cpp:312:35) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_11' (patchMaker.cpp:352:52) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_10' (patchMaker.cpp:350:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_9' (patchMaker.cpp:348:43) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_14' (patchMaker.cpp:364:48) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_13' (patchMaker.cpp:362:44) in function 'add_patch.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (patchMaker.cpp:302:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_2' (patchMaker.cpp:300:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_1' (patchMaker.cpp:298:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_314_6' (patchMaker.cpp:314:39) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_312_5' (patchMaker.cpp:312:35) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_11' (patchMaker.cpp:352:52) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_10' (patchMaker.cpp:350:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_9' (patchMaker.cpp:348:43) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_14' (patchMaker.cpp:364:48) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_13' (patchMaker.cpp:362:44) in function 'add_patch.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_302_3' (patchMaker.cpp:302:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_300_2' (patchMaker.cpp:300:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_298_1' (patchMaker.cpp:298:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_314_6' (patchMaker.cpp:314:39) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_312_5' (patchMaker.cpp:312:35) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_352_11' (patchMaker.cpp:352:52) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_350_10' (patchMaker.cpp:350:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_348_9' (patchMaker.cpp:348:43) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_364_14' (patchMaker.cpp:364:48) in function 'add_patch'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_362_13' (patchMaker.cpp:362:44) in function 'add_patch'.
INFO: [HLS 200-472] Inferring partial write operation for 'current_z_i_index' (patchMaker.cpp:862:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:870:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:882:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:891:30)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:899:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i_index' (patchMaker.cpp:904:26)
INFO: [HLS 200-472] Inferring partial write operation for 'new_z_i' (patchMaker.cpp:910:20)
INFO: [HLS 200-472] Inferring partial write operation for 'row_list' (patchMaker.cpp:1147:35)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1185:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1197:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1226:40)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (patchMaker.cpp:1238:40)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:17:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:20:22)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:25:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:23:26)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:5:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:6:18)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch' (patchMaker.cpp:7:18)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:107:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:55:28)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:72:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:73:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:74:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:75:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:76:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:77:75)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[4]' (patchMaker.cpp:79:36)
INFO: [HLS 200-472] Inferring partial write operation for 'init_patch[0]' (patchMaker.cpp:1085:29)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:1113:40)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_superpoints[0]' (patchMaker.cpp:102:48)
INFO: [HLS 200-472] Inferring partial write operation for 'NPpatches_parameters[0]' (patchMaker.cpp:1126:35)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:213:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:214:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:215:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:216:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:246:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:247:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:248:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:249:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:250:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:251:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:252:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:253:28)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:258:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:259:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:263:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:264:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:268:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:269:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:273:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:274:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:280:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:281:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:282:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters3' (patchMaker.cpp:287:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:288:32)
INFO: [HLS 200-472] Inferring partial write operation for 'wp_parameters2' (patchMaker.cpp:289:32)
Command         transform done; 23.817 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 24.103 seconds; current allocated memory: 1.253 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 193.901 sec.
Command     elaborate done; 227.231 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'makePatches_ShadowQuilt_fromEdges' ...
Execute       ap_set_top_model makePatches_ShadowQuilt_fromEdges 
WARNING: [SYN 201-103] Legalizing function name 'areWedgeSuperPointsEqual.1' to 'areWedgeSuperPointsEqual_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.111' to 'add_patch_111'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.1' to 'makePatch_alignedToLine_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_patch.214' to 'add_patch_214'.
WARNING: [SYN 201-103] Legalizing function name 'makePatch_alignedToLine.2' to 'makePatch_alignedToLine_2'.
WARNING: [SYN 201-103] Legalizing function name 'delete_patch.1' to 'delete_patch_1'.
Command       ap_set_top_model done; 0.106 sec.
Execute       get_model_list makePatches_ShadowQuilt_fromEdges -filter all-wo-channel -topdown 
Execute       preproc_iomode -model makePatches_ShadowQuilt_fromEdges 
Execute       preproc_iomode -model solveNextPatchPair 
Execute       preproc_iomode -model makeThirdPatch 
Execute       preproc_iomode -model delete_patch.1 
Execute       preproc_iomode -model getShadows 
Execute       preproc_iomode -model solveComplmentaryPatch 
Execute       preproc_iomode -model makePatch_alignedToLine.2 
Execute       preproc_iomode -model add_patch.214 
Execute       preproc_iomode -model delete_patch 
Execute       preproc_iomode -model get_index_from_z 
Execute       preproc_iomode -model makePatch_alignedToLine.1 
Execute       preproc_iomode -model add_patch.111 
Execute       preproc_iomode -model areWedgeSuperPointsEqual 
Execute       preproc_iomode -model areWedgeSuperPointsEqual.1 
Execute       preproc_iomode -model makePatch_alignedToLine 
Execute       preproc_iomode -model add_patch8 
Execute       preproc_iomode -model get_acceptanceCorners 
Execute       preproc_iomode -model straightLineProjectorFromLayerIJtoK 
Execute       preproc_iomode -model makeSuperPoint_alignedToLine 
Execute       get_model_list makePatches_ShadowQuilt_fromEdges -filter all-wo-channel 
INFO-FLOW: Model list for configure: makeSuperPoint_alignedToLine straightLineProjectorFromLayerIJtoK get_acceptanceCorners add_patch8 makePatch_alignedToLine areWedgeSuperPointsEqual.1 areWedgeSuperPointsEqual add_patch.111 makePatch_alignedToLine.1 get_index_from_z delete_patch add_patch.214 makePatch_alignedToLine.2 solveComplmentaryPatch getShadows delete_patch.1 makeThirdPatch solveNextPatchPair makePatches_ShadowQuilt_fromEdges
INFO-FLOW: Configuring Module : makeSuperPoint_alignedToLine ...
Execute       set_default_model makeSuperPoint_alignedToLine 
Execute       apply_spec_resource_limit makeSuperPoint_alignedToLine 
INFO-FLOW: Configuring Module : straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       apply_spec_resource_limit straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Configuring Module : get_acceptanceCorners ...
Execute       set_default_model get_acceptanceCorners 
Execute       apply_spec_resource_limit get_acceptanceCorners 
INFO-FLOW: Configuring Module : add_patch8 ...
Execute       set_default_model add_patch8 
Execute       apply_spec_resource_limit add_patch8 
INFO-FLOW: Configuring Module : makePatch_alignedToLine ...
Execute       set_default_model makePatch_alignedToLine 
Execute       apply_spec_resource_limit makePatch_alignedToLine 
INFO-FLOW: Configuring Module : areWedgeSuperPointsEqual.1 ...
Execute       set_default_model areWedgeSuperPointsEqual.1 
Execute       apply_spec_resource_limit areWedgeSuperPointsEqual.1 
INFO-FLOW: Configuring Module : areWedgeSuperPointsEqual ...
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       apply_spec_resource_limit areWedgeSuperPointsEqual 
INFO-FLOW: Configuring Module : add_patch.111 ...
Execute       set_default_model add_patch.111 
Execute       apply_spec_resource_limit add_patch.111 
INFO-FLOW: Configuring Module : makePatch_alignedToLine.1 ...
Execute       set_default_model makePatch_alignedToLine.1 
Execute       apply_spec_resource_limit makePatch_alignedToLine.1 
INFO-FLOW: Configuring Module : get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       apply_spec_resource_limit get_index_from_z 
INFO-FLOW: Configuring Module : delete_patch ...
Execute       set_default_model delete_patch 
Execute       apply_spec_resource_limit delete_patch 
INFO-FLOW: Configuring Module : add_patch.214 ...
Execute       set_default_model add_patch.214 
Execute       apply_spec_resource_limit add_patch.214 
INFO-FLOW: Configuring Module : makePatch_alignedToLine.2 ...
Execute       set_default_model makePatch_alignedToLine.2 
Execute       apply_spec_resource_limit makePatch_alignedToLine.2 
INFO-FLOW: Configuring Module : solveComplmentaryPatch ...
Execute       set_default_model solveComplmentaryPatch 
Execute       apply_spec_resource_limit solveComplmentaryPatch 
INFO-FLOW: Configuring Module : getShadows ...
Execute       set_default_model getShadows 
Execute       apply_spec_resource_limit getShadows 
INFO-FLOW: Configuring Module : delete_patch.1 ...
Execute       set_default_model delete_patch.1 
Execute       apply_spec_resource_limit delete_patch.1 
INFO-FLOW: Configuring Module : makeThirdPatch ...
Execute       set_default_model makeThirdPatch 
Execute       apply_spec_resource_limit makeThirdPatch 
INFO-FLOW: Configuring Module : solveNextPatchPair ...
Execute       set_default_model solveNextPatchPair 
Execute       apply_spec_resource_limit solveNextPatchPair 
INFO-FLOW: Configuring Module : makePatches_ShadowQuilt_fromEdges ...
Execute       set_default_model makePatches_ShadowQuilt_fromEdges 
Execute       apply_spec_resource_limit makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Model list for preprocess: makeSuperPoint_alignedToLine straightLineProjectorFromLayerIJtoK get_acceptanceCorners add_patch8 makePatch_alignedToLine areWedgeSuperPointsEqual.1 areWedgeSuperPointsEqual add_patch.111 makePatch_alignedToLine.1 get_index_from_z delete_patch add_patch.214 makePatch_alignedToLine.2 solveComplmentaryPatch getShadows delete_patch.1 makeThirdPatch solveNextPatchPair makePatches_ShadowQuilt_fromEdges
INFO-FLOW: Preprocessing Module: makeSuperPoint_alignedToLine ...
Execute       set_default_model makeSuperPoint_alignedToLine 
Execute       cdfg_preprocess -model makeSuperPoint_alignedToLine 
Execute       rtl_gen_preprocess makeSuperPoint_alignedToLine 
INFO-FLOW: Preprocessing Module: straightLineProjectorFromLayerIJtoK ...
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       cdfg_preprocess -model straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
INFO-FLOW: Preprocessing Module: get_acceptanceCorners ...
Execute       set_default_model get_acceptanceCorners 
Execute       cdfg_preprocess -model get_acceptanceCorners 
Execute       rtl_gen_preprocess get_acceptanceCorners 
INFO-FLOW: Preprocessing Module: add_patch8 ...
Execute       set_default_model add_patch8 
Execute       cdfg_preprocess -model add_patch8 
Execute       rtl_gen_preprocess add_patch8 
INFO-FLOW: Preprocessing Module: makePatch_alignedToLine ...
Execute       set_default_model makePatch_alignedToLine 
Execute       cdfg_preprocess -model makePatch_alignedToLine 
Execute       rtl_gen_preprocess makePatch_alignedToLine 
INFO-FLOW: Preprocessing Module: areWedgeSuperPointsEqual.1 ...
Execute       set_default_model areWedgeSuperPointsEqual.1 
Execute       cdfg_preprocess -model areWedgeSuperPointsEqual.1 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual.1 
INFO-FLOW: Preprocessing Module: areWedgeSuperPointsEqual ...
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       cdfg_preprocess -model areWedgeSuperPointsEqual 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual 
INFO-FLOW: Preprocessing Module: add_patch.111 ...
Execute       set_default_model add_patch.111 
Execute       cdfg_preprocess -model add_patch.111 
Execute       rtl_gen_preprocess add_patch.111 
INFO-FLOW: Preprocessing Module: makePatch_alignedToLine.1 ...
Execute       set_default_model makePatch_alignedToLine.1 
Execute       cdfg_preprocess -model makePatch_alignedToLine.1 
Execute       rtl_gen_preprocess makePatch_alignedToLine.1 
INFO-FLOW: Preprocessing Module: get_index_from_z ...
Execute       set_default_model get_index_from_z 
Execute       cdfg_preprocess -model get_index_from_z 
Execute       rtl_gen_preprocess get_index_from_z 
INFO-FLOW: Preprocessing Module: delete_patch ...
Execute       set_default_model delete_patch 
Execute       cdfg_preprocess -model delete_patch 
Execute       rtl_gen_preprocess delete_patch 
INFO-FLOW: Preprocessing Module: add_patch.214 ...
Execute       set_default_model add_patch.214 
Execute       cdfg_preprocess -model add_patch.214 
Execute       rtl_gen_preprocess add_patch.214 
INFO-FLOW: Preprocessing Module: makePatch_alignedToLine.2 ...
Execute       set_default_model makePatch_alignedToLine.2 
Execute       cdfg_preprocess -model makePatch_alignedToLine.2 
Execute       rtl_gen_preprocess makePatch_alignedToLine.2 
INFO-FLOW: Preprocessing Module: solveComplmentaryPatch ...
Execute       set_default_model solveComplmentaryPatch 
Execute       cdfg_preprocess -model solveComplmentaryPatch 
Execute       rtl_gen_preprocess solveComplmentaryPatch 
INFO-FLOW: Preprocessing Module: getShadows ...
Execute       set_default_model getShadows 
Execute       cdfg_preprocess -model getShadows 
Execute       rtl_gen_preprocess getShadows 
INFO-FLOW: Preprocessing Module: delete_patch.1 ...
Execute       set_default_model delete_patch.1 
Execute       cdfg_preprocess -model delete_patch.1 
Execute       rtl_gen_preprocess delete_patch.1 
INFO-FLOW: Preprocessing Module: makeThirdPatch ...
Execute       set_default_model makeThirdPatch 
Execute       cdfg_preprocess -model makeThirdPatch 
Execute       rtl_gen_preprocess makeThirdPatch 
INFO-FLOW: Preprocessing Module: solveNextPatchPair ...
Execute       set_default_model solveNextPatchPair 
Execute       cdfg_preprocess -model solveNextPatchPair 
Execute       rtl_gen_preprocess solveNextPatchPair 
INFO-FLOW: Preprocessing Module: makePatches_ShadowQuilt_fromEdges ...
Execute       set_default_model makePatches_ShadowQuilt_fromEdges 
Execute       cdfg_preprocess -model makePatches_ShadowQuilt_fromEdges 
Execute       rtl_gen_preprocess makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Model list for synthesis: makeSuperPoint_alignedToLine straightLineProjectorFromLayerIJtoK get_acceptanceCorners add_patch8 makePatch_alignedToLine areWedgeSuperPointsEqual.1 areWedgeSuperPointsEqual add_patch.111 makePatch_alignedToLine.1 get_index_from_z delete_patch add_patch.214 makePatch_alignedToLine.2 solveComplmentaryPatch getShadows delete_patch.1 makeThirdPatch solveNextPatchPair makePatches_ShadowQuilt_fromEdges
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makeSuperPoint_alignedToLine 
Execute       schedule -model makeSuperPoint_alignedToLine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rowListSet_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'rowListSet_loop'
INFO: [SCHED 204-61] Pipelining loop 'start_value_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'dcmp' operation ('tmp_s', patchMaker.cpp:1277->patchMaker.cpp:1154) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'start_value_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'dcmp' operation ('tmp_s', patchMaker.cpp:1277->patchMaker.cpp:1154) and 'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'start_value_loop'
INFO: [SCHED 204-61] Pipelining loop 'LRdiscovery_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'LRdiscovery_loop'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1234_7_VITIS_LOOP_1236_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1234_7_VITIS_LOOP_1236_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1222_5_VITIS_LOOP_1224_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1222_5_VITIS_LOOP_1224_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1193_3_VITIS_LOOP_1195_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1193_3_VITIS_LOOP_1195_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1181_1_VITIS_LOOP_1183_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1181_1_VITIS_LOOP_1183_2'
INFO: [SCHED 204-61] Pipelining loop 'initWedgeSP_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makeSuperPoint_alignedToLine' (loop 'initWedgeSP_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('init_patch_addr_1_write_ln23', patchMaker.cpp:23) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' and 'load' operation ('init_patch_load', patchMaker.cpp:22) on array 'init_patch'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('init_patch3_addr_5_write_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch3' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'init_patch3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'initWedgeSP_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.378 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.109 seconds; current allocated memory: 1.259 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.628 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.sched.adb -f 
Command       db_write done; 0.156 sec.
INFO-FLOW: Finish scheduling makeSuperPoint_alignedToLine.
Execute       set_default_model makeSuperPoint_alignedToLine 
Execute       bind -model makeSuperPoint_alignedToLine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.517 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.024 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.bind.adb -f 
Command       db_write done; 0.137 sec.
INFO-FLOW: Finish binding makeSuperPoint_alignedToLine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       schedule -model straightLineProjectorFromLayerIJtoK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'straightLineProjectorFromLayerIJtoK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'straightLineProjectorFromLayerIJtoK'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.sched.adb -f 
INFO-FLOW: Finish scheduling straightLineProjectorFromLayerIJtoK.
Execute       set_default_model straightLineProjectorFromLayerIJtoK 
Execute       bind -model straightLineProjectorFromLayerIJtoK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.262 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.182 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.bind.adb -f 
INFO-FLOW: Finish binding straightLineProjectorFromLayerIJtoK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_acceptanceCorners 
Execute       schedule -model get_acceptanceCorners 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'minMaxAcceptanceCorners_loop'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('wp_parameters_load_5', patchMaker.cpp:235) on array 'wp_parameters' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'wp_parameters'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'minMaxAcceptanceCorners_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.299 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.162 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.sched.adb -f 
INFO-FLOW: Finish scheduling get_acceptanceCorners.
Execute       set_default_model get_acceptanceCorners 
Execute       bind -model get_acceptanceCorners 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.156 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.263 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.212 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.bind.adb -f 
INFO-FLOW: Finish binding get_acceptanceCorners.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_patch8 
Execute       schedule -model add_patch8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln335', patchMaker.cpp:335)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln336', patchMaker.cpp:336)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.336 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.887 seconds; current allocated memory: 1.265 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.719 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.sched.adb -f 
Command       db_write done; 0.148 sec.
INFO-FLOW: Finish scheduling add_patch8.
Execute       set_default_model add_patch8 
Execute       bind -model add_patch8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.396 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 1.268 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.185 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.bind.adb -f 
Command       db_write done; 0.183 sec.
INFO-FLOW: Finish binding add_patch8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makePatch_alignedToLine 
Execute       schedule -model makePatch_alignedToLine 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_8_write_ln79', patchMaker.cpp:79) of variable 'add_ln79', patchMaker.cpp:79 on array 'NPpatches_parameters[4]', patchMaker.cpp:1119 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:73) on array 'NPpatches_parameters[4]', patchMaker.cpp:1119.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_15_write_ln74', patchMaker.cpp:74) of variable 'c', patchMaker.cpp:66 on array 'NPpatches_parameters[0]', patchMaker.cpp:1119 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.802 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.269 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.416 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.sched.adb -f 
Command       db_write done; 0.113 sec.
INFO-FLOW: Finish scheduling makePatch_alignedToLine.
Execute       set_default_model makePatch_alignedToLine 
Execute       bind -model makePatch_alignedToLine 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.747 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.541 seconds; current allocated memory: 1.271 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.152 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.bind.adb -f 
Command       db_write done; 0.102 sec.
INFO-FLOW: Finish binding makePatch_alignedToLine.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model areWedgeSuperPointsEqual.1 
Execute       schedule -model areWedgeSuperPointsEqual.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'areWedgeSuperPointsEqual.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.794 seconds; current allocated memory: 1.271 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.sched.adb -f 
INFO-FLOW: Finish scheduling areWedgeSuperPointsEqual.1.
Execute       set_default_model areWedgeSuperPointsEqual.1 
Execute       bind -model areWedgeSuperPointsEqual.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.271 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.141 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.bind.adb -f 
INFO-FLOW: Finish binding areWedgeSuperPointsEqual.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       schedule -model areWedgeSuperPointsEqual 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('patches_superpoints_31_load_4', patchMaker.cpp:36) on array 'patches_superpoints_31' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_superpoints_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, function 'areWedgeSuperPointsEqual'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.272 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.sched.adb -f 
INFO-FLOW: Finish scheduling areWedgeSuperPointsEqual.
Execute       set_default_model areWedgeSuperPointsEqual 
Execute       bind -model areWedgeSuperPointsEqual 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.123 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.272 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.146 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.bind.adb -f 
INFO-FLOW: Finish binding areWedgeSuperPointsEqual.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_patch.111 
Execute       schedule -model add_patch.111 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln335', patchMaker.cpp:335)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln336', patchMaker.cpp:336)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.316 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.274 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.666 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling add_patch.111.
Execute       set_default_model add_patch.111 
Execute       bind -model add_patch.111 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.413 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.471 seconds; current allocated memory: 1.277 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.024 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.bind.adb -f 
Command       db_write done; 0.165 sec.
INFO-FLOW: Finish binding add_patch.111.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makePatch_alignedToLine.1 
Execute       schedule -model makePatch_alignedToLine.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_1' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_5_write_ln79', patchMaker.cpp:79) of variable 'add_ln79', patchMaker.cpp:79 on array 'NPpatches_parameters[4]', patchMaker.cpp:1119 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:73) on array 'NPpatches_parameters[4]', patchMaker.cpp:1119.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_9_write_ln74', patchMaker.cpp:74) of variable 'c', patchMaker.cpp:66 on array 'NPpatches_parameters[0]', patchMaker.cpp:1119 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.768 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.268 seconds; current allocated memory: 1.278 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.344 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.sched.adb -f 
INFO-FLOW: Finish scheduling makePatch_alignedToLine.1.
Execute       set_default_model makePatch_alignedToLine.1 
Execute       bind -model makePatch_alignedToLine.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.497 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.207 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.958 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding makePatch_alignedToLine.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model get_index_from_z 
Execute       schedule -model get_index_from_z 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getIndexFromZ_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'getIndexFromZ_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.156 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.558 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.sched.adb -f 
INFO-FLOW: Finish scheduling get_index_from_z.
Execute       set_default_model get_index_from_z 
Execute       bind -model get_index_from_z 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.143 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.280 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.127 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.bind.adb -f 
INFO-FLOW: Finish binding get_index_from_z.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model delete_patch 
Execute       schedule -model delete_patch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.817 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 1.282 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.404 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.sched.adb -f 
INFO-FLOW: Finish scheduling delete_patch.
Execute       set_default_model delete_patch 
Execute       bind -model delete_patch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.276 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.284 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.631 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding delete_patch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model add_patch.214 
Execute       schedule -model add_patch.214 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_8'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln335', patchMaker.cpp:335)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln336', patchMaker.cpp:336)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_333_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_9_VITIS_LOOP_352_11_VITIS_LOOP_354_12'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_362_13_VITIS_LOOP_364_14_VITIS_LOOP_366_15'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_298_1_VITIS_LOOP_302_3_VITIS_LOOP_304_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_312_5_VITIS_LOOP_314_6_VITIS_LOOP_316_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.235 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.318 seconds; current allocated memory: 1.286 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.655 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling add_patch.214.
Execute       set_default_model add_patch.214 
Execute       bind -model add_patch.214 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.397 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.466 seconds; current allocated memory: 1.289 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.054 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding add_patch.214.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makePatch_alignedToLine.2 
Execute       schedule -model makePatch_alignedToLine.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1077_1_VITIS_LOOP_1081_3_VITIS_LOOP_1083_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1105_5_VITIS_LOOP_1109_7_VITIS_LOOP_1111_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1120_9_VITIS_LOOP_1122_10_VITIS_LOOP_1124_11'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_93_1_VITIS_LOOP_98_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-61] Pipelining loop 'getParallelograms_loop'.
WARNING: [HLS 200-880] The II Violation in module 'makePatch_alignedToLine_2' (loop 'getParallelograms_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NPpatches_parameters_4_addr_2_write_ln79', patchMaker.cpp:79) of variable 'add_ln79', patchMaker.cpp:79 on array 'NPpatches_parameters[4]', patchMaker.cpp:1119 and 'load' operation ('NPpatches_parameters_4_load', patchMaker.cpp:73) on array 'NPpatches_parameters[4]', patchMaker.cpp:1119.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('NPpatches_parameters_0_addr_3_write_ln74', patchMaker.cpp:74) of variable 'c', patchMaker.cpp:66 on array 'NPpatches_parameters[0]', patchMaker.cpp:1119 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'NPpatches_parameters_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 15, loop 'getParallelograms_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.761 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.319 seconds; current allocated memory: 1.290 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.371 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.sched.adb -f 
INFO-FLOW: Finish scheduling makePatch_alignedToLine.2.
Execute       set_default_model makePatch_alignedToLine.2 
Execute       bind -model makePatch_alignedToLine.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.559 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.296 seconds; current allocated memory: 1.292 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.924 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.bind.adb -f 
Command       db_write done; 0.109 sec.
INFO-FLOW: Finish binding makePatch_alignedToLine.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveComplmentaryPatch 
Execute       schedule -model solveComplmentaryPatch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_868_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_868_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_889_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_889_4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_880_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_880_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_897_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_897_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_902_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_902_6'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_908_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_908_7'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_914_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_914_8'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_926_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_926_9'
INFO: [SCHED 204-61] Pipelining loop 'superpointEqualCheck_2_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1045) with incoming values : ('tmp_100', patchMaker.cpp:1045) ('tmp_99', patchMaker.cpp:1045) ('tmp_98', patchMaker.cpp:1045) ('tmp_97', patchMaker.cpp:1045) ('tmp_96', patchMaker.cpp:1045) ('tmp_95', patchMaker.cpp:1045) ('tmp_94', patchMaker.cpp:1045) ('tmp_93', patchMaker.cpp:1045) ('tmp_92', patchMaker.cpp:1045) ('tmp_91', patchMaker.cpp:1045) ('tmp_90', patchMaker.cpp:1045) ('tmp_89', patchMaker.cpp:1045) ('tmp_88', patchMaker.cpp:1045) ('tmp_87', patchMaker.cpp:1045) ('tmp_86', patchMaker.cpp:1045) ('tmp_85', patchMaker.cpp:1045) ('tmp_84', patchMaker.cpp:1045) ('tmp_83', patchMaker.cpp:1045) ('tmp_82', patchMaker.cpp:1045) ('tmp_81', patchMaker.cpp:1045) ('tmp_80', patchMaker.cpp:1045) ('tmp_79', patchMaker.cpp:1045) ('tmp_78', patchMaker.cpp:1045) ('tmp_77', patchMaker.cpp:1045) ('tmp_76', patchMaker.cpp:1045) ('tmp_75', patchMaker.cpp:1045) ('tmp_74', patchMaker.cpp:1045) ('tmp_73', patchMaker.cpp:1045) ('tmp_66', patchMaker.cpp:1045) ('tmp_103', patchMaker.cpp:1045) ('tmp_102', patchMaker.cpp:1045) ('tmp_101', patchMaker.cpp:1045)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 4 and incompatible II = 2 of 'call' operation ('tmp_101', patchMaker.cpp:1045) to 'areWedgeSuperPointsEqual'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1045) with incoming values : ('tmp_100', patchMaker.cpp:1045) ('tmp_99', patchMaker.cpp:1045) ('tmp_98', patchMaker.cpp:1045) ('tmp_97', patchMaker.cpp:1045) ('tmp_96', patchMaker.cpp:1045) ('tmp_95', patchMaker.cpp:1045) ('tmp_94', patchMaker.cpp:1045) ('tmp_93', patchMaker.cpp:1045) ('tmp_92', patchMaker.cpp:1045) ('tmp_91', patchMaker.cpp:1045) ('tmp_90', patchMaker.cpp:1045) ('tmp_89', patchMaker.cpp:1045) ('tmp_88', patchMaker.cpp:1045) ('tmp_87', patchMaker.cpp:1045) ('tmp_86', patchMaker.cpp:1045) ('tmp_85', patchMaker.cpp:1045) ('tmp_84', patchMaker.cpp:1045) ('tmp_83', patchMaker.cpp:1045) ('tmp_82', patchMaker.cpp:1045) ('tmp_81', patchMaker.cpp:1045) ('tmp_80', patchMaker.cpp:1045) ('tmp_79', patchMaker.cpp:1045) ('tmp_78', patchMaker.cpp:1045) ('tmp_77', patchMaker.cpp:1045) ('tmp_76', patchMaker.cpp:1045) ('tmp_75', patchMaker.cpp:1045) ('tmp_74', patchMaker.cpp:1045) ('tmp_73', patchMaker.cpp:1045) ('tmp_66', patchMaker.cpp:1045) ('tmp_103', patchMaker.cpp:1045) ('tmp_102', patchMaker.cpp:1045) ('tmp_101', patchMaker.cpp:1045)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('phi' operation ('call181', patchMaker.cpp:1045) with incoming values : ('tmp_100', patchMaker.cpp:1045) ('tmp_99', patchMaker.cpp:1045) ('tmp_98', patchMaker.cpp:1045) ('tmp_97', patchMaker.cpp:1045) ('tmp_96', patchMaker.cpp:1045) ('tmp_95', patchMaker.cpp:1045) ('tmp_94', patchMaker.cpp:1045) ('tmp_93', patchMaker.cpp:1045) ('tmp_92', patchMaker.cpp:1045) ('tmp_91', patchMaker.cpp:1045) ('tmp_90', patchMaker.cpp:1045) ('tmp_89', patchMaker.cpp:1045) ('tmp_88', patchMaker.cpp:1045) ('tmp_87', patchMaker.cpp:1045) ('tmp_86', patchMaker.cpp:1045) ('tmp_85', patchMaker.cpp:1045) ('tmp_84', patchMaker.cpp:1045) ('tmp_83', patchMaker.cpp:1045) ('tmp_82', patchMaker.cpp:1045) ('tmp_81', patchMaker.cpp:1045) ('tmp_80', patchMaker.cpp:1045) ('tmp_79', patchMaker.cpp:1045) ('tmp_78', patchMaker.cpp:1045) ('tmp_77', patchMaker.cpp:1045) ('tmp_76', patchMaker.cpp:1045) ('tmp_75', patchMaker.cpp:1045) ('tmp_74', patchMaker.cpp:1045) ('tmp_73', patchMaker.cpp:1045) ('tmp_66', patchMaker.cpp:1045) ('tmp_103', patchMaker.cpp:1045) ('tmp_102', patchMaker.cpp:1045) ('tmp_101', patchMaker.cpp:1045)) in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 6, loop 'superpointEqualCheck_2_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.351 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.736 seconds; current allocated memory: 1.294 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.513 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling solveComplmentaryPatch.
Execute       set_default_model solveComplmentaryPatch 
Execute       bind -model solveComplmentaryPatch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.845 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.731 seconds; current allocated memory: 1.296 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.064 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.bind.adb -f 
Command       db_write done; 0.157 sec.
INFO-FLOW: Finish binding solveComplmentaryPatch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model getShadows 
Execute       schedule -model getShadows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'getShadows_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'getShadows_loop'
INFO: [SCHED 204-61] Pipelining loop 'GSmaxFinding_loop'.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('patches_parameters_1_addr_13_write_ln202', patchMaker.cpp:202) of variable 'phi_ln1', patchMaker.cpp:200 on array 'patches_parameters_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'patches_parameters_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'GSmaxFinding_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.339 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.922 seconds; current allocated memory: 1.297 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.129 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.sched.adb -f 
INFO-FLOW: Finish scheduling getShadows.
Execute       set_default_model getShadows 
Execute       bind -model getShadows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.298 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.607 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.bind.adb -f 
INFO-FLOW: Finish binding getShadows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model delete_patch.1 
Execute       schedule -model delete_patch.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_393_2_VITIS_LOOP_397_4_VITIS_LOOP_399_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_407_6_VITIS_LOOP_409_7_VITIS_LOOP_411_8'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.949 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 1.299 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.493 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.sched.adb -f 
Command       db_write done; 0.106 sec.
INFO-FLOW: Finish scheduling delete_patch.1.
Execute       set_default_model delete_patch.1 
Execute       bind -model delete_patch.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.327 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.301 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.665 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.bind.adb -f 
Command       db_write done; 0.113 sec.
INFO-FLOW: Finish binding delete_patch.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makeThirdPatch 
Execute       schedule -model makeThirdPatch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.504 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.65 seconds; current allocated memory: 1.303 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.606 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.sched.adb -f 
Command       db_write done; 0.203 sec.
INFO-FLOW: Finish scheduling makeThirdPatch.
Execute       set_default_model makeThirdPatch 
Execute       bind -model makeThirdPatch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.325 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.428 seconds; current allocated memory: 1.307 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.513 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.bind.adb -f 
Command       db_write done; 0.219 sec.
INFO-FLOW: Finish binding makeThirdPatch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model solveNextPatchPair 
Execute       schedule -model solveNextPatchPair 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.83 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.936 seconds; current allocated memory: 1.308 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.665 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.sched.adb -f 
Command       db_write done; 0.135 sec.
INFO-FLOW: Finish scheduling solveNextPatchPair.
Execute       set_default_model solveNextPatchPair 
Execute       bind -model solveNextPatchPair 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 12.917 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 14.039 seconds; current allocated memory: 1.311 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.018 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding solveNextPatchPair.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model makePatches_ShadowQuilt_fromEdges 
Execute       schedule -model makePatches_ShadowQuilt_fromEdges 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.815 seconds; current allocated memory: 1.311 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.sched.adb -f 
INFO-FLOW: Finish scheduling makePatches_ShadowQuilt_fromEdges.
Execute       set_default_model makePatches_ShadowQuilt_fromEdges 
Execute       bind -model makePatches_ShadowQuilt_fromEdges 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 3.764 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.185 seconds; current allocated memory: 1.312 GB.
Execute       syn_report -verbosereport -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 10.1 sec.
Execute       db_write -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.bind.adb -f 
INFO-FLOW: Finish binding makePatches_ShadowQuilt_fromEdges.
Execute       get_model_list makePatches_ShadowQuilt_fromEdges -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess makeSuperPoint_alignedToLine 
Execute       rtl_gen_preprocess straightLineProjectorFromLayerIJtoK 
Execute       rtl_gen_preprocess get_acceptanceCorners 
Execute       rtl_gen_preprocess add_patch8 
Execute       rtl_gen_preprocess makePatch_alignedToLine 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual.1 
Execute       rtl_gen_preprocess areWedgeSuperPointsEqual 
Execute       rtl_gen_preprocess add_patch.111 
Execute       rtl_gen_preprocess makePatch_alignedToLine.1 
Execute       rtl_gen_preprocess get_index_from_z 
Execute       rtl_gen_preprocess delete_patch 
Execute       rtl_gen_preprocess add_patch.214 
Execute       rtl_gen_preprocess makePatch_alignedToLine.2 
Execute       rtl_gen_preprocess solveComplmentaryPatch 
Execute       rtl_gen_preprocess getShadows 
Execute       rtl_gen_preprocess delete_patch.1 
Execute       rtl_gen_preprocess makeThirdPatch 
Execute       rtl_gen_preprocess solveNextPatchPair 
Execute       rtl_gen_preprocess makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Model list for RTL generation: makeSuperPoint_alignedToLine straightLineProjectorFromLayerIJtoK get_acceptanceCorners add_patch8 makePatch_alignedToLine areWedgeSuperPointsEqual.1 areWedgeSuperPointsEqual add_patch.111 makePatch_alignedToLine.1 get_index_from_z delete_patch add_patch.214 makePatch_alignedToLine.2 solveComplmentaryPatch getShadows delete_patch.1 makeThirdPatch solveNextPatchPair makePatches_ShadowQuilt_fromEdges
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeSuperPoint_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makeSuperPoint_alignedToLine -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_3ns_66_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeSuperPoint_alignedToLine'.
Command       create_rtl_model done; 0.588 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 11.154 seconds; current allocated memory: 1.316 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl makeSuperPoint_alignedToLine -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine 
Execute       gen_rtl makeSuperPoint_alignedToLine -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine 
Execute       syn_report -csynth -model makeSuperPoint_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makeSuperPoint_alignedToLine_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.496 sec.
Execute       syn_report -rtlxml -model makeSuperPoint_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makeSuperPoint_alignedToLine_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.272 sec.
Execute       syn_report -verbosereport -model makeSuperPoint_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.293 sec.
Execute       db_write -model makeSuperPoint_alignedToLine -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.adb 
Command       db_write done; 0.441 sec.
Execute       gen_tb_info makeSuperPoint_alignedToLine -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'straightLineProjectorFromLayerIJtoK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model straightLineProjectorFromLayerIJtoK -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'straightLineProjectorFromLayerIJtoK'.
Command       create_rtl_model done; 0.152 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.329 seconds; current allocated memory: 1.325 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK 
Execute       gen_rtl straightLineProjectorFromLayerIJtoK -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK 
Execute       syn_report -csynth -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/straightLineProjectorFromLayerIJtoK_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/straightLineProjectorFromLayerIJtoK_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model straightLineProjectorFromLayerIJtoK -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.234 sec.
Execute       db_write -model straightLineProjectorFromLayerIJtoK -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.adb 
Execute       gen_tb_info straightLineProjectorFromLayerIJtoK -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_acceptanceCorners' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_acceptanceCorners -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_acceptanceCorners'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.326 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_acceptanceCorners -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners 
Execute       gen_rtl get_acceptanceCorners -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners 
Execute       syn_report -csynth -model get_acceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/get_acceptanceCorners_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_acceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/get_acceptanceCorners_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_acceptanceCorners -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.205 sec.
Execute       db_write -model get_acceptanceCorners -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.adb 
Execute       gen_tb_info get_acceptanceCorners -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_patch8 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch8'.
Command       create_rtl_model done; 0.231 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.331 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_patch8 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_add_patch8 
Execute       gen_rtl add_patch8 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_add_patch8 
Execute       syn_report -csynth -model add_patch8 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/add_patch8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.343 sec.
Execute       syn_report -rtlxml -model add_patch8 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/add_patch8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.169 sec.
Execute       syn_report -verbosereport -model add_patch8 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.213 sec.
Execute       db_write -model add_patch8 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.adb 
Command       db_write done; 0.37 sec.
Execute       gen_tb_info add_patch8 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makePatch_alignedToLine -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine'.
Command       create_rtl_model done; 0.505 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.334 seconds; current allocated memory: 1.343 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl makePatch_alignedToLine -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine 
Execute       gen_rtl makePatch_alignedToLine -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine 
Execute       syn_report -csynth -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatch_alignedToLine_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.526 sec.
Execute       syn_report -rtlxml -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatch_alignedToLine_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.239 sec.
Execute       syn_report -verbosereport -model makePatch_alignedToLine -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.357 sec.
Execute       db_write -model makePatch_alignedToLine -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.adb 
Command       db_write done; 0.38 sec.
Execute       gen_tb_info makePatch_alignedToLine -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model areWedgeSuperPointsEqual.1 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.871 seconds; current allocated memory: 1.349 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl areWedgeSuperPointsEqual.1 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual_1 
Execute       gen_rtl areWedgeSuperPointsEqual.1 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual_1 
Execute       syn_report -csynth -model areWedgeSuperPointsEqual.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/areWedgeSuperPointsEqual_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model areWedgeSuperPointsEqual.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/areWedgeSuperPointsEqual_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model areWedgeSuperPointsEqual.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -model areWedgeSuperPointsEqual.1 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.adb 
Execute       gen_tb_info areWedgeSuperPointsEqual.1 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'areWedgeSuperPointsEqual' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model areWedgeSuperPointsEqual -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'areWedgeSuperPointsEqual'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.350 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl areWedgeSuperPointsEqual -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual 
Execute       gen_rtl areWedgeSuperPointsEqual -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_areWedgeSuperPointsEqual 
Execute       syn_report -csynth -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/areWedgeSuperPointsEqual_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/areWedgeSuperPointsEqual_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model areWedgeSuperPointsEqual -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.166 sec.
Execute       db_write -model areWedgeSuperPointsEqual -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.adb 
Execute       gen_tb_info areWedgeSuperPointsEqual -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_patch.111 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_111'.
Command       create_rtl_model done; 0.218 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.354 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_patch.111 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_add_patch_111 
Execute       gen_rtl add_patch.111 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_add_patch_111 
Execute       syn_report -csynth -model add_patch.111 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/add_patch_111_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.399 sec.
Execute       syn_report -rtlxml -model add_patch.111 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/add_patch_111_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.188 sec.
Execute       syn_report -verbosereport -model add_patch.111 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.323 sec.
Execute       db_write -model add_patch.111 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.adb 
Command       db_write done; 0.358 sec.
Execute       gen_tb_info add_patch.111 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makePatch_alignedToLine.1 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_1'.
Command       create_rtl_model done; 0.525 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.62 seconds; current allocated memory: 1.367 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl makePatch_alignedToLine.1 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1 
Execute       gen_rtl makePatch_alignedToLine.1 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1 
Execute       syn_report -csynth -model makePatch_alignedToLine.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatch_alignedToLine_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.44 sec.
Execute       syn_report -rtlxml -model makePatch_alignedToLine.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatch_alignedToLine_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.22 sec.
Execute       syn_report -verbosereport -model makePatch_alignedToLine.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.302 sec.
Execute       db_write -model makePatch_alignedToLine.1 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.adb 
Command       db_write done; 0.347 sec.
Execute       gen_tb_info makePatch_alignedToLine.1 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_index_from_z' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model get_index_from_z -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_index_from_z'.
Command       create_rtl_model done; 0.126 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.735 seconds; current allocated memory: 1.373 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_get_index_from_z 
Execute       gen_rtl get_index_from_z -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_get_index_from_z 
Execute       syn_report -csynth -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/get_index_from_z_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/get_index_from_z_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model get_index_from_z -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.121 sec.
Execute       db_write -model get_index_from_z -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.adb 
Execute       gen_tb_info get_index_from_z -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model delete_patch -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch'.
Command       create_rtl_model done; 0.137 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.376 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl delete_patch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_delete_patch 
Execute       gen_rtl delete_patch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_delete_patch 
Execute       syn_report -csynth -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/delete_patch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.195 sec.
Execute       syn_report -rtlxml -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/delete_patch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.108 sec.
Execute       syn_report -verbosereport -model delete_patch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.75 sec.
Execute       db_write -model delete_patch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.adb 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info delete_patch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_patch_214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model add_patch.214 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_patch_214'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.385 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl add_patch.214 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_add_patch_214 
Execute       gen_rtl add_patch.214 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_add_patch_214 
Execute       syn_report -csynth -model add_patch.214 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/add_patch_214_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.364 sec.
Execute       syn_report -rtlxml -model add_patch.214 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/add_patch_214_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.149 sec.
Execute       syn_report -verbosereport -model add_patch.214 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.304 sec.
Execute       db_write -model add_patch.214 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.adb 
Command       db_write done; 0.323 sec.
Execute       gen_tb_info add_patch.214 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatch_alignedToLine_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makePatch_alignedToLine.2 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_9ns_72_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatch_alignedToLine_2'.
Command       create_rtl_model done; 0.603 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.656 seconds; current allocated memory: 1.397 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl makePatch_alignedToLine.2 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2 
Execute       gen_rtl makePatch_alignedToLine.2 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2 
Execute       syn_report -csynth -model makePatch_alignedToLine.2 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatch_alignedToLine_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.527 sec.
Execute       syn_report -rtlxml -model makePatch_alignedToLine.2 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatch_alignedToLine_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.24 sec.
Execute       syn_report -verbosereport -model makePatch_alignedToLine.2 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.336 sec.
Execute       db_write -model makePatch_alignedToLine.2 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.adb 
Command       db_write done; 0.41 sec.
Execute       gen_tb_info makePatch_alignedToLine.2 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveComplmentaryPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveComplmentaryPatch -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_3_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64s_64s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveComplmentaryPatch'.
Command       create_rtl_model done; 1.223 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 6.017 seconds; current allocated memory: 1.409 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveComplmentaryPatch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch 
Execute       gen_rtl solveComplmentaryPatch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch 
Execute       syn_report -csynth -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/solveComplmentaryPatch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.504 sec.
Execute       syn_report -rtlxml -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/solveComplmentaryPatch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.269 sec.
Execute       syn_report -verbosereport -model solveComplmentaryPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.538 sec.
Execute       db_write -model solveComplmentaryPatch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.adb 
Command       db_write done; 0.477 sec.
Execute       gen_tb_info solveComplmentaryPatch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getShadows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model getShadows -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_42_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'getShadows'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 6.383 seconds; current allocated memory: 1.418 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl getShadows -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_getShadows 
Execute       gen_rtl getShadows -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_getShadows 
Execute       syn_report -csynth -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/getShadows_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/getShadows_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model getShadows -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.661 sec.
Execute       db_write -model getShadows -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.adb 
Command       db_write done; 0.105 sec.
Execute       gen_tb_info getShadows -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'delete_patch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model delete_patch.1 -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'delete_patch_1'.
Command       create_rtl_model done; 0.155 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.935 seconds; current allocated memory: 1.423 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl delete_patch.1 -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_delete_patch_1 
Execute       gen_rtl delete_patch.1 -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_delete_patch_1 
Execute       syn_report -csynth -model delete_patch.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/delete_patch_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model delete_patch.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/delete_patch_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       syn_report -verbosereport -model delete_patch.1 -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.81 sec.
Execute       db_write -model delete_patch.1 -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.adb 
Command       db_write done; 0.228 sec.
Execute       gen_tb_info delete_patch.1 -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeThirdPatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makeThirdPatch -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeThirdPatch'.
Command       create_rtl_model done; 2.204 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.831 seconds; current allocated memory: 1.435 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl makeThirdPatch -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_makeThirdPatch 
Execute       gen_rtl makeThirdPatch -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_makeThirdPatch 
Execute       syn_report -csynth -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makeThirdPatch_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.313 sec.
Execute       syn_report -rtlxml -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makeThirdPatch_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.166 sec.
Execute       syn_report -verbosereport -model makeThirdPatch -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.669 sec.
Execute       db_write -model makeThirdPatch -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.adb 
Command       db_write done; 0.402 sec.
Execute       gen_tb_info makeThirdPatch -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'solveNextPatchPair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model solveNextPatchPair -top_prefix makePatches_ShadowQuilt_fromEdges_ -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'solveNextPatchPair'.
Command       create_rtl_model done; 1.601 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.748 seconds; current allocated memory: 1.454 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl solveNextPatchPair -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges_solveNextPatchPair 
Execute       gen_rtl solveNextPatchPair -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges_solveNextPatchPair 
Execute       syn_report -csynth -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/solveNextPatchPair_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.204 sec.
Execute       syn_report -rtlxml -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/solveNextPatchPair_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.106 sec.
Execute       syn_report -verbosereport -model solveNextPatchPair -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.315 sec.
Execute       db_write -model solveNextPatchPair -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.adb 
Command       db_write done; 0.323 sec.
Execute       gen_tb_info solveNextPatchPair -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makePatches_ShadowQuilt_fromEdges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model makePatches_ShadowQuilt_fromEdges -top_prefix  -sub_prefix makePatches_ShadowQuilt_fromEdges_ -mg_file C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/apexZ0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/stop' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/ppl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/leftRight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/n_patches' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDarray' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/GDn_points' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_superpoints_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'makePatches_ShadowQuilt_fromEdges/patches_parameters_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'makePatches_ShadowQuilt_fromEdges' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/apexZ0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/stop' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'makePatches_ShadowQuilt_fromEdges/leftRight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'makePatches_ShadowQuilt_fromEdges'.
Command       create_rtl_model done; 1.376 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 14.964 seconds; current allocated memory: 1.464 GB.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       gen_rtl makePatches_ShadowQuilt_fromEdges -istop -style xilinx -f -lang vhdl -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/vhdl/makePatches_ShadowQuilt_fromEdges 
Execute       gen_rtl makePatches_ShadowQuilt_fromEdges -istop -style xilinx -f -lang vlog -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/verilog/makePatches_ShadowQuilt_fromEdges 
Execute       syn_report -csynth -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatches_ShadowQuilt_fromEdges_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/makePatches_ShadowQuilt_fromEdges_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 9.52 sec.
Execute       db_write -model makePatches_ShadowQuilt_fromEdges -f -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.adb 
Execute       gen_tb_info makePatches_ShadowQuilt_fromEdges -p C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges 
Execute       export_constraint_db -f -tool general -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.constraint.tcl 
Execute       syn_report -designview -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.design.xml 
Command       syn_report done; 4.415 sec.
Execute       syn_report -csynthDesign -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model makePatches_ShadowQuilt_fromEdges -o C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks makePatches_ShadowQuilt_fromEdges 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Model list for RTL component generation: makeSuperPoint_alignedToLine straightLineProjectorFromLayerIJtoK get_acceptanceCorners add_patch8 makePatch_alignedToLine areWedgeSuperPointsEqual.1 areWedgeSuperPointsEqual add_patch.111 makePatch_alignedToLine.1 get_index_from_z delete_patch add_patch.214 makePatch_alignedToLine.2 solveComplmentaryPatch getShadows delete_patch.1 makeThirdPatch solveNextPatchPair makePatches_ShadowQuilt_fromEdges
INFO-FLOW: Handling components in module [makeSuperPoint_alignedToLine] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_fadd_32ns_32ns_32_3_full_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_fdiv_32ns_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_sitofp_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_sitofp_64ns_32_2_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list
INFO-FLOW: Handling components in module [straightLineProjectorFromLayerIJtoK] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_sitofp_32s_32_2_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_sitofp_32s_32_2_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii
INFO-FLOW: Handling components in module [get_acceptanceCorners] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
INFO-FLOW: Handling components in module [add_patch8] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.compgen.tcl 
INFO-FLOW: Handling components in module [makePatch_alignedToLine] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0
INFO-FLOW: Handling components in module [areWedgeSuperPointsEqual_1] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.compgen.tcl 
INFO-FLOW: Handling components in module [areWedgeSuperPointsEqual] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
INFO-FLOW: Handling components in module [add_patch_111] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.compgen.tcl 
INFO-FLOW: Handling components in module [makePatch_alignedToLine_1] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128
INFO-FLOW: Handling components in module [get_index_from_z] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
INFO-FLOW: Handling components in module [delete_patch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.compgen.tcl 
INFO-FLOW: Handling components in module [add_patch_214] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.compgen.tcl 
INFO-FLOW: Handling components in module [makePatch_alignedToLine_2] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1
INFO-FLOW: Handling components in module [solveComplmentaryPatch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_mux_42_64_1_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_mux_42_64_1_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i
INFO-FLOW: Handling components in module [getShadows] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.compgen.tcl 
INFO-FLOW: Handling components in module [delete_patch_1] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.compgen.tcl 
INFO-FLOW: Handling components in module [makeThirdPatch] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.compgen.tcl 
INFO-FLOW: Handling components in module [solveNextPatchPair] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229
INFO-FLOW: Found component makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330.
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330
INFO-FLOW: Handling components in module [makePatches_ShadowQuilt_fromEdges] ... 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.tcl 
INFO-FLOW: Append model makeSuperPoint_alignedToLine
INFO-FLOW: Append model straightLineProjectorFromLayerIJtoK
INFO-FLOW: Append model get_acceptanceCorners
INFO-FLOW: Append model add_patch8
INFO-FLOW: Append model makePatch_alignedToLine
INFO-FLOW: Append model areWedgeSuperPointsEqual_1
INFO-FLOW: Append model areWedgeSuperPointsEqual
INFO-FLOW: Append model add_patch_111
INFO-FLOW: Append model makePatch_alignedToLine_1
INFO-FLOW: Append model get_index_from_z
INFO-FLOW: Append model delete_patch
INFO-FLOW: Append model add_patch_214
INFO-FLOW: Append model makePatch_alignedToLine_2
INFO-FLOW: Append model solveComplmentaryPatch
INFO-FLOW: Append model getShadows
INFO-FLOW: Append model delete_patch_1
INFO-FLOW: Append model makeThirdPatch
INFO-FLOW: Append model solveNextPatchPair
INFO-FLOW: Append model makePatches_ShadowQuilt_fromEdges
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: makePatches_ShadowQuilt_fromEdges_fadd_32ns_32ns_32_3_full_dsp_1 makePatches_ShadowQuilt_fromEdges_fmul_32ns_32ns_32_2_max_dsp_1 makePatches_ShadowQuilt_fromEdges_fdiv_32ns_32ns_32_6_no_dsp_1 makePatches_ShadowQuilt_fromEdges_sitofp_64ns_32_2_no_dsp_1 makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1 makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1 makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1 makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1 makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list makePatches_ShadowQuilt_fromEdges_sitofp_32s_32_2_no_dsp_1 makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3 makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1 makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1 makePatches_ShadowQuilt_fromEdges_fcmp_32ns_32ns_1_2_no_dsp_1 makePatches_ShadowQuilt_fromEdges_mux_42_64_1_1 makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1 makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229 makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330 makeSuperPoint_alignedToLine straightLineProjectorFromLayerIJtoK get_acceptanceCorners add_patch8 makePatch_alignedToLine areWedgeSuperPointsEqual_1 areWedgeSuperPointsEqual add_patch_111 makePatch_alignedToLine_1 get_index_from_z delete_patch add_patch_214 makePatch_alignedToLine_2 solveComplmentaryPatch getShadows delete_patch_1 makeThirdPatch solveNextPatchPair makePatches_ShadowQuilt_fromEdges
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_fadd_32ns_32ns_32_3_full_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_fdiv_32ns_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_sitofp_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_sitodp_64ns_64_2_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_sitofp_32s_32_2_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_sitofp_32ns_32_2_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_mux_42_64_1_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330
INFO-FLOW: To file: write model makeSuperPoint_alignedToLine
INFO-FLOW: To file: write model straightLineProjectorFromLayerIJtoK
INFO-FLOW: To file: write model get_acceptanceCorners
INFO-FLOW: To file: write model add_patch8
INFO-FLOW: To file: write model makePatch_alignedToLine
INFO-FLOW: To file: write model areWedgeSuperPointsEqual_1
INFO-FLOW: To file: write model areWedgeSuperPointsEqual
INFO-FLOW: To file: write model add_patch_111
INFO-FLOW: To file: write model makePatch_alignedToLine_1
INFO-FLOW: To file: write model get_index_from_z
INFO-FLOW: To file: write model delete_patch
INFO-FLOW: To file: write model add_patch_214
INFO-FLOW: To file: write model makePatch_alignedToLine_2
INFO-FLOW: To file: write model solveComplmentaryPatch
INFO-FLOW: To file: write model getShadows
INFO-FLOW: To file: write model delete_patch_1
INFO-FLOW: To file: write model makeThirdPatch
INFO-FLOW: To file: write model solveNextPatchPair
INFO-FLOW: To file: write model makePatches_ShadowQuilt_fromEdges
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): makePatches_ShadowQuilt_fromEdges
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.154 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.155 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_66ns_129_1_1_Multiplier_0'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_3ns_66_1_1_Multiplier_1'
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_radii_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_trapezoid_edges_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine_row_list_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.887 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK_radii_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64ns_9ns_72_1_1_Multiplier_2'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.497 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_1_NPpatches_parameters_128_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_2_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_3_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_2_NPpatches_parameters_1_rom' using auto ROMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.243 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'makePatches_ShadowQuilt_fromEdges_mul_64s_64s_64_1_1_Multiplier_3'
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_current_z_i_index_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_index_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveComplmentaryPatch_new_z_i_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.448 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_temp_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_229_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'makePatches_ShadowQuilt_fromEdges_solveNextPatchPair_NPpatches_parameters_330_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.279 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.145 sec.
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=makePatches_ShadowQuilt_fromEdges xml_exists=0
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 0.198 sec.
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Command       ap_source done; 1.029 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.compgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.constraint.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=84
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=44
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=54 #gSsdmPorts=84
Execute       source C:/Xilinx/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeSuperPoint_alignedToLine.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/straightLineProjectorFromLayerIJtoK.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_acceptanceCorners.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch8.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual_1.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/areWedgeSuperPointsEqual.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_111.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_1.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/get_index_from_z.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/add_patch_214.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatch_alignedToLine_2.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveComplmentaryPatch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/getShadows.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/delete_patch_1.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makeThirdPatch.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/solveNextPatchPair.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.constraint.tcl 
Execute       sc_get_clocks makePatches_ShadowQuilt_fromEdges 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_fadd_1_full_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_fdiv_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_fmul_0_max_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_sitodp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_sitofp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/impl/misc/makePatches_ShadowQuilt_fromEdges_ap_sitofp_0_no_dsp_64_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 26 seconds. CPU system time: 5 seconds. Elapsed time: 35.711 seconds; current allocated memory: 1.479 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for makePatches_ShadowQuilt_fromEdges.
INFO: [VLOG 209-307] Generating Verilog RTL for makePatches_ShadowQuilt_fromEdges.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute       syn_report -model makePatches_ShadowQuilt_fromEdges -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 231.726 sec.
Command   csynth_design done; 458.97 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 406 seconds. CPU system time: 26 seconds. Elapsed time: 459.395 seconds; current allocated memory: 1.489 GB.
Command ap_source done; 461.236 sec.
Execute cleanup_all 
Command cleanup_all done; 0.169 sec.
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 15:49:20 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.664 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.216 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.913 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.309 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.146 sec.
Command     add_library done; 0.235 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.256 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.109 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.154 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.734 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.144 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.335 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.508 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.523 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 30.184 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 15:58:38 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.686 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       add_library done; 0.216 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.924 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.269 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.126 sec.
Command     add_library done; 0.161 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.203 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.595 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.214 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.393 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 29.857 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 29.873 seconds; current allocated memory: 100.627 MB.
Command ap_source done; error code: 1; 31.415 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 15:59:25 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.156 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.656 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.126 sec.
Command       add_library done; 0.212 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.89 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.331 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     add_library done; 0.17 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.149 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.184 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.239 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.633 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.062 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.065 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.61 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 28.626 seconds; current allocated memory: 100.612 MB.
Command ap_source done; error code: 1; 30.219 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:29:20 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.108 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.105 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.777 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       add_library done; 0.222 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.021 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.404 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     add_library done; 0.227 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.259 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.192 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.159 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.215 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.62 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.143 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.433 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.532 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.55 seconds; current allocated memory: 100.629 MB.
Command ap_source done; error code: 1; 30.293 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:32:53 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.167 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.164 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.663 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.125 sec.
Command       add_library done; 0.213 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.897 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.3 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     add_library done; 0.185 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.213 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.705 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.049 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.118 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 30.391 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 30.407 seconds; current allocated memory: 100.613 MB.
Command ap_source done; error code: 1; 32.061 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:35:41 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.928 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.134 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.141 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.197 sec.
Command       add_library done; 0.442 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.414 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.797 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.126 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     add_library done; 0.259 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.279 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.151 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.208 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.73 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.111 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.599 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 29.399 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 29.415 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 31.607 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:36:58 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.116 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.193 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.137 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.19 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.664 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.143 sec.
Command       add_library done; 0.232 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.92 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.413 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Command     add_library done; 0.183 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.204 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.167 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.24 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.714 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.075 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.273 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 29 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 29.018 seconds; current allocated memory: 100.629 MB.
Command ap_source done; error code: 1; 30.708 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:37:44 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.168 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.117 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.163 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.651 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.135 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.169 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.236 sec.
Command       add_library done; 0.427 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.12 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.539 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.159 sec.
Command     add_library done; 0.302 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.384 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.655 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.283 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.043 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.951 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.969 seconds; current allocated memory: 100.612 MB.
Command ap_source done; error code: 1; 31.037 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:38:37 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.139 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.679 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.216 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.916 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.237 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.141 sec.
Command     add_library done; 0.176 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.487 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.151 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.441 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.851 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 28.871 seconds; current allocated memory: 100.629 MB.
Command ap_source done; error code: 1; 30.392 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:39:27 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.645 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.214 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.88 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.208 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     add_library done; 0.169 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.156 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.461 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.142 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.105 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.846 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 28.862 seconds; current allocated memory: 100.612 MB.
Command ap_source done; error code: 1; 30.327 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:40:12 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.145 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.642 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.22 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.882 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.224 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     add_library done; 0.162 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.191 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.615 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.208 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 1.976 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 28.613 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 28.629 seconds; current allocated memory: 100.613 MB.
Command ap_source done; error code: 1; 30.114 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 16:40:56 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.142 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.645 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.126 sec.
Command       add_library done; 0.209 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.877 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.205 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     add_library done; 0.16 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.192 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.153 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.724 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.197 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 2.702 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Sun Jul 11 16:57:28 -0400 2021
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.158 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.041 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.121 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.156 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.204 sec.
Command       add_library done; 0.353 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.436 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.826 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     add_library done; 0.312 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.409 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/report': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.168 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 871.507 MB.
Command ap_source done; error code: 1; 2.766 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 17:01:10 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.183 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.707 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.104 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.145 sec.
Command       add_library done; 0.303 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.031 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.474 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     add_library done; 0.195 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.217 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.186 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.85 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.012 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 2.493 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 27.33 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 27.348 seconds; current allocated memory: 100.627 MB.
Command ap_source done; error code: 1; 29.249 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 17:01:57 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.144 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.659 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       add_library done; 0.215 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.896 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.273 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.103 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     add_library done; 0.185 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.206 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.13 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.463 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.04 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 2.594 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 21:22:27 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.188 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.114 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.222 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.115 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.143 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.162 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.239 sec.
Command       add_library done; 0.519 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.75 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Command     send_msg_by_id done; 0.239 sec.
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.697 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Command     ap_part_info done; 0.126 sec.
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.18 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Command     add_library done; 0.503 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.724 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Command   create_clock done; 0.113 sec.
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Command     set_directive_top done; 0.304 sec.
Command   ap_source done; 0.309 sec.
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.865 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 12.693 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.71 seconds; current allocated memory: 92.123 MB.
Command ap_source done; 16.644 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 21:49:54 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.146 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.71 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.129 sec.
Command       add_library done; 0.218 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.95 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.283 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     add_library done; 0.197 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.218 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.135 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.935 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.039 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 10.778 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 37.16 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 37.175 seconds; current allocated memory: 100.612 MB.
Command ap_source done; error code: 1; 38.763 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 21:51:57 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.166 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.661 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.137 sec.
Command       add_library done; 0.223 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.906 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.276 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     add_library done; 0.172 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.206 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.51 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.11 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 10.708 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 36.144 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 36.159 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 37.774 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 21:53:24 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.143 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.65 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.213 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.887 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.224 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Command     add_library done; 0.189 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.21 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.554 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.137 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 11.945 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 38.563 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 38.585 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 40.103 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 21:57:20 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.148 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.674 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.127 sec.
Command       add_library done; 0.213 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.907 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.243 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     add_library done; 0.195 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.234 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.11 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.125 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.174 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.524 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.075 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 12.266 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 38.06 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 38.078 seconds; current allocated memory: 100.629 MB.
Command ap_source done; error code: 1; 39.63 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 21:59:17 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.663 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.137 sec.
Command       add_library done; 0.224 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.907 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.254 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.136 sec.
Command     add_library done; 0.182 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.212 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.147 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.632 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.187 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 12.237 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Thu Jul 11 22:10:50 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.18 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.701 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       add_library done; 0.246 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.977 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.402 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.142 sec.
Command     add_library done; 0.202 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.242 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.163 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.216 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.753 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.024 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 10.762 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 14:16:45 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.187 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.692 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.131 sec.
Command       add_library done; 0.248 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.961 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.398 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     add_library done; 0.187 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.208 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.183 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.249 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 2.325 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.062 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 11.166 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 39.827 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 39.849 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 41.614 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 14:30:28 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.144 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.123 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.68 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.129 sec.
Command       add_library done; 0.217 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.918 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.248 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     add_library done; 0.159 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.181 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.142 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.56 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.062 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 11.557 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 37.896 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 37.912 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 39.415 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 14:31:37 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.141 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.649 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.128 sec.
Command       add_library done; 0.213 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.885 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.208 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.139 sec.
Command     add_library done; 0.173 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.196 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.16 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.141 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.521 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.098 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 11.937 sec.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 38.096 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 38.111 seconds; current allocated memory: 100.628 MB.
Command ap_source done; error code: 1; 39.593 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 14:43:21 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.14 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.645 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.135 sec.
Command       add_library done; 0.232 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.897 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.225 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     add_library done; 0.162 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.189 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.205 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.257 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.197 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.611 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.071 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 11.404 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 15:58:13 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.223 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.124 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.699 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.137 sec.
Command       add_library done; 0.251 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.972 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.408 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     add_library done; 0.174 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.194 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.141 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.185 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.791 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.029 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 11.945 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 16:05:50 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.101 sec.
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.161 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.128 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.926 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.125 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.221 sec.
Command       add_library done; 0.361 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.344 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.727 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.135 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.205 sec.
Command     add_library done; 0.382 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.438 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/report': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
Command   cosim_design done; error code: 2; 0.331 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 871.507 MB.
Command ap_source done; error code: 1; 3.038 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1 opened at Fri Jul 12 16:09:19 -0400 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.169 sec.
Execute     import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.126 sec.
Execute     set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2020.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 0.69 sec.
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute         config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute         import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Command         import_lib done; 0.139 sec.
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.147 sec.
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.198 sec.
Command       add_library done; 0.369 sec.
INFO: [HLS 200-10] Setting target device to 'xcvu19p-fsvb3824-2-e'
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.083 sec.
Execute     ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute     config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_chip_info -speed medium 
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_interface -m_axi_offset 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip
Execute     config_export -output=C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.518 sec.
Execute   set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=C:/Xilinx/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=C:/Xilinx/Vivado/2020.2/data;C:/Xilinx/Vitis_HLS/2020.2/data
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data single -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu19p:-fsvb3824:-2-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       ap_part_info -data single -name xcvu19p-fsvb3824-2-e 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data resources 
Execute       config_chip_info -resource {SLICE 510720} {LUT 4085760} {FF 8171520} {DSP 3840} {BRAM 4320} {URAM 320} {SLR 4} 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_chip_info -speed medium 
Execute       ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute       config_library_info -library virtexuplus_medium 
Execute       config_library_info -family virtexuplus 
Execute       config_library_info -part xcvu19p:-fsvb3824:-2-e 
Execute       import_lib C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     add_library done; 0.236 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.257 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/makePatches_ShadowQuilt_fromEdges.zip -rtl verilog 
Execute   source ./PatchMaker_tanishGit/solution1/directives.tcl 
Execute     set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO: [HLS 200-1510] Running: set_directive_top -name makePatches_ShadowQuilt_fromEdges makePatches_ShadowQuilt_fromEdges 
INFO-FLOW: Setting directive 'TOP' name=makePatches_ShadowQuilt_fromEdges 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.159 sec.
Execute     source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.138 sec.
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/tanishTestBench/test_bench.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 1.644 sec.
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: TB processing: C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/patchMaker.cpp C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2020.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/./sim/autowrap/testbench/patchMaker.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.99 sec.
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.rtl_wrap.cfg.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 11.249 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute     ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute     source C:/Users/rapiduser/Desktop/tanishGitHub/tanishPatchMakerHLS/PatchMaker_tanishGit/solution1/.autopilot/db/makePatches_ShadowQuilt_fromEdges.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
