<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1040" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1040{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1040{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1040{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1040{left:95px;bottom:1088px;}
#t5_1040{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t6_1040{left:95px;bottom:1063px;}
#t7_1040{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t8_1040{left:121px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t9_1040{left:121px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_1040{left:121px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#tb_1040{left:121px;bottom:996px;letter-spacing:-0.12px;word-spacing:-1.16px;}
#tc_1040{left:175px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#td_1040{left:95px;bottom:972px;}
#te_1040{left:121px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tf_1040{left:69px;bottom:945px;}
#tg_1040{left:95px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_1040{left:283px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_1040{left:95px;bottom:932px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tj_1040{left:95px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.38px;}
#tk_1040{left:95px;bottom:892px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1040{left:95px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_1040{left:69px;bottom:817px;letter-spacing:0.13px;}
#tn_1040{left:151px;bottom:817px;letter-spacing:0.15px;}
#to_1040{left:69px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tp_1040{left:69px;bottom:776px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tq_1040{left:69px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_1040{left:757px;bottom:766px;}
#ts_1040{left:768px;bottom:759px;letter-spacing:-0.14px;}
#tt_1040{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tu_1040{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tv_1040{left:69px;bottom:701px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tw_1040{left:69px;bottom:675px;}
#tx_1040{left:95px;bottom:678px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ty_1040{left:350px;bottom:678px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tz_1040{left:95px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t10_1040{left:95px;bottom:637px;}
#t11_1040{left:121px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t12_1040{left:121px;bottom:620px;letter-spacing:-0.19px;word-spacing:-0.33px;}
#t13_1040{left:95px;bottom:596px;}
#t14_1040{left:121px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t15_1040{left:121px;bottom:579px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_1040{left:121px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_1040{left:121px;bottom:536px;}
#t18_1040{left:147px;bottom:538px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_1040{left:147px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_1040{left:147px;bottom:504px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1b_1040{left:121px;bottom:478px;}
#t1c_1040{left:147px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_1040{left:147px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_1040{left:147px;bottom:446px;letter-spacing:-0.14px;}
#t1f_1040{left:121px;bottom:422px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1g_1040{left:121px;bottom:405px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1h_1040{left:95px;bottom:380px;}
#t1i_1040{left:121px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1j_1040{left:121px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1k_1040{left:121px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t1l_1040{left:251px;bottom:353px;}
#t1m_1040{left:262px;bottom:347px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t1n_1040{left:121px;bottom:330px;letter-spacing:-0.16px;}
#t1o_1040{left:95px;bottom:305px;}
#t1p_1040{left:121px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1q_1040{left:121px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1r_1040{left:95px;bottom:264px;}
#t1s_1040{left:121px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#t1t_1040{left:95px;bottom:240px;}
#t1u_1040{left:121px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t1v_1040{left:69px;bottom:171px;letter-spacing:-0.12px;}
#t1w_1040{left:91px;bottom:171px;letter-spacing:-0.11px;}
#t1x_1040{left:631px;bottom:171px;}
#t1y_1040{left:641px;bottom:171px;letter-spacing:-0.11px;}
#t1z_1040{left:69px;bottom:149px;letter-spacing:-0.16px;}
#t20_1040{left:91px;bottom:149px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t21_1040{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t22_1040{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1040{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1040{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1040{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1040{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1040{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1040{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_1040{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1040{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s9_1040{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.sa_1040{font-size:14px;font-family:NeoSansIntel-Italic_1uk3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1040" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_1uk3;
	src: url("fonts/NeoSansIntel-Italic_1uk3.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1040Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1040" style="-webkit-user-select: none;"><object width="935" height="1210" data="1040/1040.svg" type="image/svg+xml" id="pdf1040" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1040" class="t s1_1040">28-12 </span><span id="t2_1040" class="t s1_1040">Vol. 3C </span>
<span id="t3_1040" class="t s2_1040">VM EXITS </span>
<span id="t4_1040" class="t s3_1040">— </span><span id="t5_1040" class="t s3_1040">VM exits due to SPP-related events. </span>
<span id="t6_1040" class="t s3_1040">— </span><span id="t7_1040" class="t s3_1040">If the “prematurely busy shadow stack” VM-exit control is 1, certain VM exits (besides those noted above) </span>
<span id="t8_1040" class="t s3_1040">save the linear address that pertains to the VM exit if the VM exit caused a shadow stack to become </span>
<span id="t9_1040" class="t s3_1040">prematurely busy (see Section 26.4.3). This is true for VM exits due for these reasons: EPT misconfigu- </span>
<span id="ta_1040" class="t s3_1040">ration, page-modification log-full event, and instruction timeout. (A VM exit due to instruction timeout that </span>
<span id="tb_1040" class="t s3_1040">sets bit </span><span id="tc_1040" class="t s3_1040">0 of the exit qualification, indicating that VM context is invalid, does not save a valid linear address.) </span>
<span id="td_1040" class="t s3_1040">— </span><span id="te_1040" class="t s3_1040">For all other VM exits, the field is undefined. </span>
<span id="tf_1040" class="t s4_1040">• </span><span id="tg_1040" class="t s5_1040">Guest-physical address. </span><span id="th_1040" class="t s3_1040">For a VM exit due to an EPT violation, an EPT misconfiguration, or an SPP-related </span>
<span id="ti_1040" class="t s3_1040">event, this field receives the guest-physical address that caused the EPT violation or EPT misconfiguration. For </span>
<span id="tj_1040" class="t s3_1040">all other VM exits, the field is undefined. </span>
<span id="tk_1040" class="t s3_1040">If the EPT violation or EPT misconfiguration occurred during execution of an instruction in enclave mode (and </span>
<span id="tl_1040" class="t s3_1040">not during delivery of an event incident to enclave mode), bits 11:0 of this field are cleared. </span>
<span id="tm_1040" class="t s6_1040">28.2.2 </span><span id="tn_1040" class="t s6_1040">Information for VM Exits Due to Vectored Events </span>
<span id="to_1040" class="t s3_1040">Section 25.9.2 defines fields containing information for VM exits due to the following events: exceptions (including </span>
<span id="tp_1040" class="t s3_1040">those generated by the instructions INT1, INT3, INTO, BOUND, UD0, UD1, and UD2); external interrupts that occur </span>
<span id="tq_1040" class="t s3_1040">while the “acknowledge interrupt on exit” VM-exit control is 1; and non-maskable interrupts (NMIs). </span>
<span id="tr_1040" class="t s7_1040">1 </span>
<span id="ts_1040" class="t s3_1040">Such </span>
<span id="tt_1040" class="t s3_1040">VM exits include those that occur on an attempt at a task switch that causes an exception before generating the </span>
<span id="tu_1040" class="t s3_1040">VM exit due to the task switch that causes the VM exit. </span>
<span id="tv_1040" class="t s3_1040">The following items detail the use of these fields: </span>
<span id="tw_1040" class="t s4_1040">• </span><span id="tx_1040" class="t s5_1040">VM-exit interruption information </span><span id="ty_1040" class="t s3_1040">(format given in Table 25-19). The following items detail how this field is </span>
<span id="tz_1040" class="t s3_1040">established for VM exits due to these events: </span>
<span id="t10_1040" class="t s3_1040">— </span><span id="t11_1040" class="t s3_1040">For an exception, bits 7:0 receive the exception vector (at most 31). For an NMI, bits 7:0 are set to 2. For </span>
<span id="t12_1040" class="t s3_1040">an external interrupt, bits 7:0 receive the vector. </span>
<span id="t13_1040" class="t s3_1040">— </span><span id="t14_1040" class="t s3_1040">Bits 10:8 are set to 0 (external interrupt), 2 (non-maskable interrupt), 3 (hardware exception), 5 </span>
<span id="t15_1040" class="t s3_1040">(privileged software exception), or 6 (software exception). Hardware exceptions comprise all exceptions </span>
<span id="t16_1040" class="t s3_1040">except the following: </span>
<span id="t17_1040" class="t s8_1040">• </span><span id="t18_1040" class="t s3_1040">Debug exceptions (#DB) generated by the INT1 instruction; these are privileged software exceptions. </span>
<span id="t19_1040" class="t s3_1040">(Other debug exceptions are considered hardware exceptions, as are those caused by executions of </span>
<span id="t1a_1040" class="t s3_1040">INT1 in enclave mode.) </span>
<span id="t1b_1040" class="t s8_1040">• </span><span id="t1c_1040" class="t s3_1040">Breakpoint exceptions (#BP; generated by INT3) and overflow exceptions (#OF; generated by INTO); </span>
<span id="t1d_1040" class="t s3_1040">these are software exceptions. (A #BP that occurs in enclave mode is considered a hardware </span>
<span id="t1e_1040" class="t s3_1040">exception.) </span>
<span id="t1f_1040" class="t s3_1040">BOUND-range exceeded exceptions (#BR; generated by BOUND) and invalid opcode exceptions (#UD) </span>
<span id="t1g_1040" class="t s3_1040">generated by UD0, UD1, and UD2 are hardware exceptions. </span>
<span id="t1h_1040" class="t s3_1040">— </span><span id="t1i_1040" class="t s3_1040">Bit 11 is set to 1 if the VM exit is caused by a hardware exception that would have delivered an error code </span>
<span id="t1j_1040" class="t s3_1040">on the stack. This bit is always 0 if the VM exit occurred while the logical processor was in real-address </span>
<span id="t1k_1040" class="t s3_1040">mode (CR0.PE=0). </span>
<span id="t1l_1040" class="t s7_1040">2 </span>
<span id="t1m_1040" class="t s3_1040">If bit 11 is set to 1, the error code is placed in the VM-exit interruption error code (see </span>
<span id="t1n_1040" class="t s3_1040">below). </span>
<span id="t1o_1040" class="t s3_1040">— </span><span id="t1p_1040" class="t s3_1040">Bit 12 reports “NMI unblocking due to IRET”; see Section 28.2.3. The value of this bit is undefined if the </span>
<span id="t1q_1040" class="t s3_1040">VM exit is due to a double fault (the interruption type is hardware exception and the vector is 8). </span>
<span id="t1r_1040" class="t s3_1040">— </span><span id="t1s_1040" class="t s3_1040">Bits 30:13 are always set to 0. </span>
<span id="t1t_1040" class="t s3_1040">— </span><span id="t1u_1040" class="t s3_1040">Bit 31 is always set to 1. </span>
<span id="t1v_1040" class="t s9_1040">1. </span><span id="t1w_1040" class="t s9_1040">INT1 and INT3 refer to the instructions with opcodes F1 and CC, respectively, and not to INT </span><span id="t1x_1040" class="t sa_1040">n </span><span id="t1y_1040" class="t s9_1040">with value 1 or 3 for n. </span>
<span id="t1z_1040" class="t s9_1040">2. </span><span id="t20_1040" class="t s9_1040">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, a logical processor cannot be in real- </span>
<span id="t21_1040" class="t s9_1040">address mode unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution con- </span>
<span id="t22_1040" class="t s9_1040">trols are both 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
