# Reading pref.tcl
# do CRC8_Encoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/DFlipFlop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:58:42 on Dec 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/DFlipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFlipFlop
# -- Compiling architecture Behavioral of DFlipFlop
# End time: 02:58:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/CRC8_LFSR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:58:42 on Dec 01,2020
# vcom -reportprogress 300 -93 -work work C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/CRC8_LFSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/CRC8_LFSR.vhd(4): (vcom-1598) Library "dflipflop" not found.
# ** Error: C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/CRC8_LFSR.vhd(5): (vcom-1136) Unknown identifier "DFlipFlop".
# ** Note: C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/CRC8_LFSR.vhd(7): VHDL Compiler exiting
# End time: 02:58:42 on Dec 01,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./CRC8_Encoder_run_msim_rtl_vhdl.do line 9
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/jorpc/projectos/ACA_assignment1/version3/CRC8_Encoder/CRC8_LFSR.vhd}"
