module Register_N_with_enabler_vP #(parameter N = 8)
(
	input [N-1:0] d,
	input enabler,
	
	input clock,
	input reset,
	
	output logic [N-1:0] q
);

	always @(posedge clock or negedge reset)
	begin
		if(!reset)
			q = 0;
		else
		begin
			if(enabler)
				q = d;
		end
	end

endmodule