\doxysection{IPCC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structIPCC__TypeDef}{}\label{structIPCC__TypeDef}\index{IPCC\_TypeDef@{IPCC\_TypeDef}}


Inter-\/\+Processor Communication.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_ad9cf9b4e17dc4b5d90568ff92ee3bcf0}{C1\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_a5be27696e7453f3d1157ef8613794374}{C1\+MR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_a7022954ae328faa673f499eebf571364}{C1\+SCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_a9ece4682dfc8b988ae6372a605a14d5f}{C1\+TOC2\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_a189e6e34cb9d39427960589f4b8f1495}{C2\+CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_a4e247a98efbddf429d6b0adf825e8b18}{C2\+MR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_a2a6cdb5dc6e523e4e8c540e4598f2582}{C2\+SCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structIPCC__TypeDef_ad3a2ac8f631d1ba9a7fc8b1d9fc645d2}{C2\+TOC1\+SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/\+Processor Communication. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00558}{558}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structIPCC__TypeDef_ad9cf9b4e17dc4b5d90568ff92ee3bcf0}\label{structIPCC__TypeDef_ad9cf9b4e17dc4b5d90568ff92ee3bcf0} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C1CR@{C1CR}}
\index{C1CR@{C1CR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1CR}{C1CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+CR}

Inter-\/\+Processor Communication\+: C1 control register, Address offset\+: 0x000 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00560}{560}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_a5be27696e7453f3d1157ef8613794374}\label{structIPCC__TypeDef_a5be27696e7453f3d1157ef8613794374} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C1MR@{C1MR}}
\index{C1MR@{C1MR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1MR}{C1MR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+MR}

Inter-\/\+Processor Communication\+: C1 mask register, Address offset\+: 0x004 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00561}{561}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_a7022954ae328faa673f499eebf571364}\label{structIPCC__TypeDef_a7022954ae328faa673f499eebf571364} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C1SCR@{C1SCR}}
\index{C1SCR@{C1SCR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1SCR}{C1SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+SCR}

Inter-\/\+Processor Communication\+: C1 status set clear register, Address offset\+: 0x008 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00562}{562}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_a9ece4682dfc8b988ae6372a605a14d5f}\label{structIPCC__TypeDef_a9ece4682dfc8b988ae6372a605a14d5f} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C1TOC2SR@{C1TOC2SR}}
\index{C1TOC2SR@{C1TOC2SR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1TOC2SR}{C1TOC2SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+TOC2\+SR}

Inter-\/\+Processor Communication\+: C1 to processor M4 status register, Address offset\+: 0x00C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00563}{563}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_a189e6e34cb9d39427960589f4b8f1495}\label{structIPCC__TypeDef_a189e6e34cb9d39427960589f4b8f1495} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C2CR@{C2CR}}
\index{C2CR@{C2CR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2CR}{C2CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+CR}

Inter-\/\+Processor Communication\+: C2 control register, Address offset\+: 0x010 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00564}{564}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_a4e247a98efbddf429d6b0adf825e8b18}\label{structIPCC__TypeDef_a4e247a98efbddf429d6b0adf825e8b18} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C2MR@{C2MR}}
\index{C2MR@{C2MR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2MR}{C2MR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+MR}

Inter-\/\+Processor Communication\+: C2 mask register, Address offset\+: 0x014 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00565}{565}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_a2a6cdb5dc6e523e4e8c540e4598f2582}\label{structIPCC__TypeDef_a2a6cdb5dc6e523e4e8c540e4598f2582} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C2SCR@{C2SCR}}
\index{C2SCR@{C2SCR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2SCR}{C2SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+SCR}

Inter-\/\+Processor Communication\+: C2 status set clear register, Address offset\+: 0x018 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00566}{566}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structIPCC__TypeDef_ad3a2ac8f631d1ba9a7fc8b1d9fc645d2}\label{structIPCC__TypeDef_ad3a2ac8f631d1ba9a7fc8b1d9fc645d2} 
\index{IPCC\_TypeDef@{IPCC\_TypeDef}!C2TOC1SR@{C2TOC1SR}}
\index{C2TOC1SR@{C2TOC1SR}!IPCC\_TypeDef@{IPCC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2TOC1SR}{C2TOC1SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+TOC1\+SR}

Inter-\/\+Processor Communication\+: C2 to processor M4 status register, Address offset\+: 0x01C 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00567}{567}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
