|NeuralNetworkFPGA
CLOCK_50 => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
KEY0 => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>


|NeuralNetworkFPGA|layer_control:lc
clock => ~NO_FANOUT~
neurons_weight[0] => ~NO_FANOUT~
neurons_weight[1] => ~NO_FANOUT~
neurons_weight[2] => ~NO_FANOUT~
neurons_weight[3] => ~NO_FANOUT~
neurons_weight[4] => ~NO_FANOUT~
neurons_weight[5] => ~NO_FANOUT~
neurons_weight[6] => ~NO_FANOUT~
neurons_weight[7] => ~NO_FANOUT~
neurons_weight[8] => ~NO_FANOUT~
neurons_weight[9] => ~NO_FANOUT~
neurons_weight[10] => ~NO_FANOUT~
neurons_weight[11] => ~NO_FANOUT~
neurons_weight[12] => ~NO_FANOUT~
neurons_weight[13] => ~NO_FANOUT~
neurons_weight[14] => ~NO_FANOUT~
neurons_weight[15] => ~NO_FANOUT~
neurons_weight[16] => ~NO_FANOUT~
neurons_weight[17] => ~NO_FANOUT~
neurons_weight[18] => ~NO_FANOUT~
neurons_weight[19] => ~NO_FANOUT~
neurons_weight[20] => ~NO_FANOUT~
neurons_weight[21] => ~NO_FANOUT~
neurons_weight[22] => ~NO_FANOUT~
neurons_weight[23] => ~NO_FANOUT~
neurons_weight[24] => ~NO_FANOUT~
neurons_weight[25] => ~NO_FANOUT~
neurons_weight[26] => ~NO_FANOUT~
neurons_weight[27] => ~NO_FANOUT~
neurons_weight[28] => ~NO_FANOUT~
neurons_weight[29] => ~NO_FANOUT~
neurons_weight[30] => ~NO_FANOUT~
neurons_weight[31] => ~NO_FANOUT~
neurons_weight[32] => ~NO_FANOUT~
neurons_weight[33] => ~NO_FANOUT~
neurons_weight[34] => ~NO_FANOUT~
neurons_weight[35] => ~NO_FANOUT~
neurons_weight[36] => ~NO_FANOUT~
neurons_weight[37] => ~NO_FANOUT~
neurons_weight[38] => ~NO_FANOUT~
neurons_weight[39] => ~NO_FANOUT~
neurons_weight[40] => ~NO_FANOUT~
neurons_weight[41] => ~NO_FANOUT~
neurons_weight[42] => ~NO_FANOUT~
neurons_weight[43] => ~NO_FANOUT~
neurons_weight[44] => ~NO_FANOUT~
neurons_weight[45] => ~NO_FANOUT~
neurons_weight[46] => ~NO_FANOUT~
neurons_weight[47] => ~NO_FANOUT~
neurons_weight[48] => ~NO_FANOUT~
neurons_weight[49] => ~NO_FANOUT~
neurons_weight[50] => ~NO_FANOUT~
neurons_weight[51] => ~NO_FANOUT~
neurons_weight[52] => ~NO_FANOUT~
neurons_weight[53] => ~NO_FANOUT~
neurons_weight[54] => ~NO_FANOUT~
neurons_weight[55] => ~NO_FANOUT~
neurons_weight[56] => ~NO_FANOUT~
neurons_weight[57] => ~NO_FANOUT~
neurons_weight[58] => ~NO_FANOUT~
neurons_weight[59] => ~NO_FANOUT~
neurons_weight[60] => ~NO_FANOUT~
neurons_weight[61] => ~NO_FANOUT~
neurons_weight[62] => ~NO_FANOUT~
neurons_weight[63] => ~NO_FANOUT~
neurons_weight[64] => ~NO_FANOUT~
neurons_weight[65] => ~NO_FANOUT~
neurons_weight[66] => ~NO_FANOUT~
neurons_weight[67] => ~NO_FANOUT~
neurons_weight[68] => ~NO_FANOUT~
neurons_weight[69] => ~NO_FANOUT~
neurons_weight[70] => ~NO_FANOUT~
neurons_weight[71] => ~NO_FANOUT~
neurons_weight[72] => ~NO_FANOUT~
neurons_weight[73] => ~NO_FANOUT~
neurons_weight[74] => ~NO_FANOUT~
neurons_weight[75] => ~NO_FANOUT~
neurons_weight[76] => ~NO_FANOUT~
neurons_weight[77] => ~NO_FANOUT~
neurons_weight[78] => ~NO_FANOUT~
neurons_weight[79] => ~NO_FANOUT~
neurons_weight[80] => ~NO_FANOUT~
neurons_weight[81] => ~NO_FANOUT~
neurons_weight[82] => ~NO_FANOUT~
neurons_weight[83] => ~NO_FANOUT~
neurons_weight[84] => ~NO_FANOUT~
neurons_weight[85] => ~NO_FANOUT~
neurons_weight[86] => ~NO_FANOUT~
neurons_weight[87] => ~NO_FANOUT~
neurons_weight[88] => ~NO_FANOUT~
neurons_weight[89] => ~NO_FANOUT~
neurons_weight[90] => ~NO_FANOUT~
neurons_weight[91] => ~NO_FANOUT~
neurons_weight[92] => ~NO_FANOUT~
neurons_weight[93] => ~NO_FANOUT~
neurons_weight[94] => ~NO_FANOUT~
neurons_weight[95] => ~NO_FANOUT~
neurons_weight[96] => ~NO_FANOUT~
neurons_weight[97] => ~NO_FANOUT~
neurons_weight[98] => ~NO_FANOUT~
neurons_weight[99] => ~NO_FANOUT~
neurons_weight[100] => ~NO_FANOUT~
neurons_weight[101] => ~NO_FANOUT~
neurons_weight[102] => ~NO_FANOUT~
neurons_weight[103] => ~NO_FANOUT~
neurons_weight[104] => ~NO_FANOUT~
neurons_weight[105] => ~NO_FANOUT~
neurons_weight[106] => ~NO_FANOUT~
neurons_weight[107] => ~NO_FANOUT~
neurons_weight[108] => ~NO_FANOUT~
neurons_weight[109] => ~NO_FANOUT~
neurons_weight[110] => ~NO_FANOUT~
neurons_weight[111] => ~NO_FANOUT~
neurons_weight[112] => ~NO_FANOUT~
neurons_weight[113] => ~NO_FANOUT~
neurons_weight[114] => ~NO_FANOUT~
neurons_weight[115] => ~NO_FANOUT~
neurons_weight[116] => ~NO_FANOUT~
neurons_weight[117] => ~NO_FANOUT~
neurons_weight[118] => ~NO_FANOUT~
neurons_weight[119] => ~NO_FANOUT~
neurons_weight[120] => ~NO_FANOUT~
neurons_weight[121] => ~NO_FANOUT~
neurons_weight[122] => ~NO_FANOUT~
neurons_weight[123] => ~NO_FANOUT~
neurons_weight[124] => ~NO_FANOUT~
neurons_weight[125] => ~NO_FANOUT~
neurons_weight[126] => ~NO_FANOUT~
neurons_weight[127] => ~NO_FANOUT~
output_sofmax_layer[0] => ~NO_FANOUT~
output_sofmax_layer[1] => ~NO_FANOUT~
output_sofmax_layer[2] => ~NO_FANOUT~
output_sofmax_layer[3] => ~NO_FANOUT~
output_sofmax_layer[4] => ~NO_FANOUT~
output_sofmax_layer[5] => ~NO_FANOUT~
output_sofmax_layer[6] => ~NO_FANOUT~
output_sofmax_layer[7] => ~NO_FANOUT~
output_sofmax_layer[8] => ~NO_FANOUT~
output_sofmax_layer[9] => ~NO_FANOUT~
output_sofmax_layer[10] => ~NO_FANOUT~
output_sofmax_layer[11] => ~NO_FANOUT~
output_sofmax_layer[12] => ~NO_FANOUT~
output_sofmax_layer[13] => ~NO_FANOUT~
output_sofmax_layer[14] => ~NO_FANOUT~
output_sofmax_layer[15] => ~NO_FANOUT~
output_sofmax_layer[16] => ~NO_FANOUT~
output_sofmax_layer[17] => ~NO_FANOUT~
output_sofmax_layer[18] => ~NO_FANOUT~
output_sofmax_layer[19] => ~NO_FANOUT~
output_sofmax_layer[20] => ~NO_FANOUT~
output_sofmax_layer[21] => ~NO_FANOUT~
output_sofmax_layer[22] => ~NO_FANOUT~
output_sofmax_layer[23] => ~NO_FANOUT~
output_sofmax_layer[24] => ~NO_FANOUT~
output_sofmax_layer[25] => ~NO_FANOUT~
output_sofmax_layer[26] => ~NO_FANOUT~
output_sofmax_layer[27] => ~NO_FANOUT~
output_sofmax_layer[28] => ~NO_FANOUT~
output_sofmax_layer[29] => ~NO_FANOUT~
output_sofmax_layer[30] => ~NO_FANOUT~
output_sofmax_layer[31] => ~NO_FANOUT~
output_sofmax_layer[32] => ~NO_FANOUT~
output_sofmax_layer[33] => ~NO_FANOUT~
output_sofmax_layer[34] => ~NO_FANOUT~
output_sofmax_layer[35] => ~NO_FANOUT~
output_sofmax_layer[36] => ~NO_FANOUT~
output_sofmax_layer[37] => ~NO_FANOUT~
output_sofmax_layer[38] => ~NO_FANOUT~
output_sofmax_layer[39] => ~NO_FANOUT~
output_sofmax_layer[40] => ~NO_FANOUT~
output_sofmax_layer[41] => ~NO_FANOUT~
output_sofmax_layer[42] => ~NO_FANOUT~
output_sofmax_layer[43] => ~NO_FANOUT~
output_sofmax_layer[44] => ~NO_FANOUT~
output_sofmax_layer[45] => ~NO_FANOUT~
output_sofmax_layer[46] => ~NO_FANOUT~
output_sofmax_layer[47] => ~NO_FANOUT~
output_sofmax_layer[48] => ~NO_FANOUT~
output_sofmax_layer[49] => ~NO_FANOUT~
output_sofmax_layer[50] => ~NO_FANOUT~
output_sofmax_layer[51] => ~NO_FANOUT~
output_sofmax_layer[52] => ~NO_FANOUT~
output_sofmax_layer[53] => ~NO_FANOUT~
output_sofmax_layer[54] => ~NO_FANOUT~
output_sofmax_layer[55] => ~NO_FANOUT~
output_sofmax_layer[56] => ~NO_FANOUT~
output_sofmax_layer[57] => ~NO_FANOUT~
output_sofmax_layer[58] => ~NO_FANOUT~
output_sofmax_layer[59] => ~NO_FANOUT~
output_sofmax_layer[60] => ~NO_FANOUT~
output_sofmax_layer[61] => ~NO_FANOUT~
output_sofmax_layer[62] => ~NO_FANOUT~
output_sofmax_layer[63] => ~NO_FANOUT~
output_sofmax_layer[64] => ~NO_FANOUT~
output_sofmax_layer[65] => ~NO_FANOUT~
output_sofmax_layer[66] => ~NO_FANOUT~
output_sofmax_layer[67] => ~NO_FANOUT~
output_sofmax_layer[68] => ~NO_FANOUT~
output_sofmax_layer[69] => ~NO_FANOUT~
output_sofmax_layer[70] => ~NO_FANOUT~
output_sofmax_layer[71] => ~NO_FANOUT~
output_sofmax_layer[72] => ~NO_FANOUT~
output_sofmax_layer[73] => ~NO_FANOUT~
output_sofmax_layer[74] => ~NO_FANOUT~
output_sofmax_layer[75] => ~NO_FANOUT~
output_sofmax_layer[76] => ~NO_FANOUT~
output_sofmax_layer[77] => ~NO_FANOUT~
output_sofmax_layer[78] => ~NO_FANOUT~
output_sofmax_layer[79] => ~NO_FANOUT~
output_sofmax_layer[80] => ~NO_FANOUT~
output_sofmax_layer[81] => ~NO_FANOUT~
output_sofmax_layer[82] => ~NO_FANOUT~
output_sofmax_layer[83] => ~NO_FANOUT~
output_sofmax_layer[84] => ~NO_FANOUT~
output_sofmax_layer[85] => ~NO_FANOUT~
output_sofmax_layer[86] => ~NO_FANOUT~
output_sofmax_layer[87] => ~NO_FANOUT~
output_sofmax_layer[88] => ~NO_FANOUT~
output_sofmax_layer[89] => ~NO_FANOUT~
output_sofmax_layer[90] => ~NO_FANOUT~
output_sofmax_layer[91] => ~NO_FANOUT~
output_sofmax_layer[92] => ~NO_FANOUT~
output_sofmax_layer[93] => ~NO_FANOUT~
output_sofmax_layer[94] => ~NO_FANOUT~
output_sofmax_layer[95] => ~NO_FANOUT~
output_sofmax_layer[96] => ~NO_FANOUT~
output_sofmax_layer[97] => ~NO_FANOUT~
output_sofmax_layer[98] => ~NO_FANOUT~
output_sofmax_layer[99] => ~NO_FANOUT~
output_sofmax_layer[100] => ~NO_FANOUT~
output_sofmax_layer[101] => ~NO_FANOUT~
output_sofmax_layer[102] => ~NO_FANOUT~
output_sofmax_layer[103] => ~NO_FANOUT~
output_sofmax_layer[104] => ~NO_FANOUT~
output_sofmax_layer[105] => ~NO_FANOUT~
output_sofmax_layer[106] => ~NO_FANOUT~
output_sofmax_layer[107] => ~NO_FANOUT~
output_sofmax_layer[108] => ~NO_FANOUT~
output_sofmax_layer[109] => ~NO_FANOUT~
output_sofmax_layer[110] => ~NO_FANOUT~
output_sofmax_layer[111] => ~NO_FANOUT~
output_sofmax_layer[112] => ~NO_FANOUT~
output_sofmax_layer[113] => ~NO_FANOUT~
output_sofmax_layer[114] => ~NO_FANOUT~
output_sofmax_layer[115] => ~NO_FANOUT~
output_sofmax_layer[116] => ~NO_FANOUT~
output_sofmax_layer[117] => ~NO_FANOUT~
output_sofmax_layer[118] => ~NO_FANOUT~
output_sofmax_layer[119] => ~NO_FANOUT~
output_sofmax_layer[120] => ~NO_FANOUT~
output_sofmax_layer[121] => ~NO_FANOUT~
output_sofmax_layer[122] => ~NO_FANOUT~
output_sofmax_layer[123] => ~NO_FANOUT~
output_sofmax_layer[124] => ~NO_FANOUT~
output_sofmax_layer[125] => ~NO_FANOUT~
output_sofmax_layer[126] => ~NO_FANOUT~
output_sofmax_layer[127] => ~NO_FANOUT~
weight_memory_address[0] <= <GND>
weight_memory_address[1] <= <GND>
layer_state[0] <= <GND>
layer_state[1] <= <GND>
enable_layers[0] <= <GND>
enable_layers[1] <= <GND>
enable_layers[2] <= <GND>
enable_layers[3] <= <GND>
deltafunction[0] <= <GND>
deltafunction[1] <= <GND>
deltafunction[2] <= <GND>
deltafunction[3] <= <GND>
deltafunction[4] <= <GND>
deltafunction[5] <= <GND>
deltafunction[6] <= <GND>
deltafunction[7] <= <GND>
deltafunction[8] <= <GND>
deltafunction[9] <= <GND>
deltafunction[10] <= <GND>
deltafunction[11] <= <GND>
deltafunction[12] <= <GND>
deltafunction[13] <= <GND>
deltafunction[14] <= <GND>
deltafunction[15] <= <GND>
deltafunction[16] <= <GND>
deltafunction[17] <= <GND>
deltafunction[18] <= <GND>
deltafunction[19] <= <GND>
deltafunction[20] <= <GND>
deltafunction[21] <= <GND>
deltafunction[22] <= <GND>
deltafunction[23] <= <GND>
deltafunction[24] <= <GND>
deltafunction[25] <= <GND>
deltafunction[26] <= <GND>
deltafunction[27] <= <GND>
deltafunction[28] <= <GND>
deltafunction[29] <= <GND>
deltafunction[30] <= <GND>
deltafunction[31] <= <GND>
deltafunction[32] <= <GND>
deltafunction[33] <= <GND>
deltafunction[34] <= <GND>
deltafunction[35] <= <GND>
deltafunction[36] <= <GND>
deltafunction[37] <= <GND>
deltafunction[38] <= <GND>
deltafunction[39] <= <GND>
deltafunction[40] <= <GND>
deltafunction[41] <= <GND>
deltafunction[42] <= <GND>
deltafunction[43] <= <GND>
deltafunction[44] <= <GND>
deltafunction[45] <= <GND>
deltafunction[46] <= <GND>
deltafunction[47] <= <GND>
deltafunction[48] <= <GND>
deltafunction[49] <= <GND>
deltafunction[50] <= <GND>
deltafunction[51] <= <GND>
deltafunction[52] <= <GND>
deltafunction[53] <= <GND>
deltafunction[54] <= <GND>
deltafunction[55] <= <GND>
deltafunction[56] <= <GND>
deltafunction[57] <= <GND>
deltafunction[58] <= <GND>
deltafunction[59] <= <GND>
deltafunction[60] <= <GND>
deltafunction[61] <= <GND>
deltafunction[62] <= <GND>
deltafunction[63] <= <GND>
deltafunction[64] <= <GND>
deltafunction[65] <= <GND>
deltafunction[66] <= <GND>
deltafunction[67] <= <GND>
deltafunction[68] <= <GND>
deltafunction[69] <= <GND>
deltafunction[70] <= <GND>
deltafunction[71] <= <GND>
deltafunction[72] <= <GND>
deltafunction[73] <= <GND>
deltafunction[74] <= <GND>
deltafunction[75] <= <GND>
deltafunction[76] <= <GND>
deltafunction[77] <= <GND>
deltafunction[78] <= <GND>
deltafunction[79] <= <GND>
deltafunction[80] <= <GND>
deltafunction[81] <= <GND>
deltafunction[82] <= <GND>
deltafunction[83] <= <GND>
deltafunction[84] <= <GND>
deltafunction[85] <= <GND>
deltafunction[86] <= <GND>
deltafunction[87] <= <GND>
deltafunction[88] <= <GND>
deltafunction[89] <= <GND>
deltafunction[90] <= <GND>
deltafunction[91] <= <GND>
deltafunction[92] <= <GND>
deltafunction[93] <= <GND>
deltafunction[94] <= <GND>
deltafunction[95] <= <GND>
deltafunction[96] <= <GND>
deltafunction[97] <= <GND>
deltafunction[98] <= <GND>
deltafunction[99] <= <GND>
deltafunction[100] <= <GND>
deltafunction[101] <= <GND>
deltafunction[102] <= <GND>
deltafunction[103] <= <GND>
deltafunction[104] <= <GND>
deltafunction[105] <= <GND>
deltafunction[106] <= <GND>
deltafunction[107] <= <GND>
deltafunction[108] <= <GND>
deltafunction[109] <= <GND>
deltafunction[110] <= <GND>
deltafunction[111] <= <GND>
deltafunction[112] <= <GND>
deltafunction[113] <= <GND>
deltafunction[114] <= <GND>
deltafunction[115] <= <GND>
deltafunction[116] <= <GND>
deltafunction[117] <= <GND>
deltafunction[118] <= <GND>
deltafunction[119] <= <GND>
deltafunction[120] <= <GND>
deltafunction[121] <= <GND>
deltafunction[122] <= <GND>
deltafunction[123] <= <GND>
deltafunction[124] <= <GND>
deltafunction[125] <= <GND>
deltafunction[126] <= <GND>
deltafunction[127] <= <GND>


|NeuralNetworkFPGA|input_layer:il
clock => clock.IN4
input_layer[0] => input_layer[0].IN1
input_layer[1] => input_layer[1].IN1
input_layer[2] => input_layer[2].IN1
input_layer[3] => input_layer[3].IN1
input_layer[4] => input_layer[4].IN1
input_layer[5] => input_layer[5].IN1
input_layer[6] => input_layer[6].IN1
input_layer[7] => input_layer[7].IN1
input_layer[8] => input_layer[8].IN1
input_layer[9] => input_layer[9].IN1
input_layer[10] => input_layer[10].IN1
input_layer[11] => input_layer[11].IN1
input_layer[12] => input_layer[12].IN1
input_layer[13] => input_layer[13].IN1
input_layer[14] => input_layer[14].IN1
input_layer[15] => input_layer[15].IN1
input_layer[16] => input_layer[16].IN1
input_layer[17] => input_layer[17].IN1
input_layer[18] => input_layer[18].IN1
input_layer[19] => input_layer[19].IN1
input_layer[20] => input_layer[20].IN1
input_layer[21] => input_layer[21].IN1
input_layer[22] => input_layer[22].IN1
input_layer[23] => input_layer[23].IN1
input_layer[24] => input_layer[24].IN1
input_layer[25] => input_layer[25].IN1
input_layer[26] => input_layer[26].IN1
input_layer[27] => input_layer[27].IN1
input_layer[28] => input_layer[28].IN1
input_layer[29] => input_layer[29].IN1
input_layer[30] => input_layer[30].IN1
input_layer[31] => input_layer[31].IN1
input_layer[32] => input_layer[32].IN1
input_layer[33] => input_layer[33].IN1
input_layer[34] => input_layer[34].IN1
input_layer[35] => input_layer[35].IN1
input_layer[36] => input_layer[36].IN1
input_layer[37] => input_layer[37].IN1
input_layer[38] => input_layer[38].IN1
input_layer[39] => input_layer[39].IN1
input_layer[40] => input_layer[40].IN1
input_layer[41] => input_layer[41].IN1
input_layer[42] => input_layer[42].IN1
input_layer[43] => input_layer[43].IN1
input_layer[44] => input_layer[44].IN1
input_layer[45] => input_layer[45].IN1
input_layer[46] => input_layer[46].IN1
input_layer[47] => input_layer[47].IN1
input_layer[48] => input_layer[48].IN1
input_layer[49] => input_layer[49].IN1
input_layer[50] => input_layer[50].IN1
input_layer[51] => input_layer[51].IN1
input_layer[52] => input_layer[52].IN1
input_layer[53] => input_layer[53].IN1
input_layer[54] => input_layer[54].IN1
input_layer[55] => input_layer[55].IN1
input_layer[56] => input_layer[56].IN1
input_layer[57] => input_layer[57].IN1
input_layer[58] => input_layer[58].IN1
input_layer[59] => input_layer[59].IN1
input_layer[60] => input_layer[60].IN1
input_layer[61] => input_layer[61].IN1
input_layer[62] => input_layer[62].IN1
input_layer[63] => input_layer[63].IN1
input_layer[64] => input_layer[64].IN1
input_layer[65] => input_layer[65].IN1
input_layer[66] => input_layer[66].IN1
input_layer[67] => input_layer[67].IN1
input_layer[68] => input_layer[68].IN1
input_layer[69] => input_layer[69].IN1
input_layer[70] => input_layer[70].IN1
input_layer[71] => input_layer[71].IN1
input_layer[72] => input_layer[72].IN1
input_layer[73] => input_layer[73].IN1
input_layer[74] => input_layer[74].IN1
input_layer[75] => input_layer[75].IN1
input_layer[76] => input_layer[76].IN1
input_layer[77] => input_layer[77].IN1
input_layer[78] => input_layer[78].IN1
input_layer[79] => input_layer[79].IN1
input_layer[80] => input_layer[80].IN1
input_layer[81] => input_layer[81].IN1
input_layer[82] => input_layer[82].IN1
input_layer[83] => input_layer[83].IN1
input_layer[84] => input_layer[84].IN1
input_layer[85] => input_layer[85].IN1
input_layer[86] => input_layer[86].IN1
input_layer[87] => input_layer[87].IN1
input_layer[88] => input_layer[88].IN1
input_layer[89] => input_layer[89].IN1
input_layer[90] => input_layer[90].IN1
input_layer[91] => input_layer[91].IN1
input_layer[92] => input_layer[92].IN1
input_layer[93] => input_layer[93].IN1
input_layer[94] => input_layer[94].IN1
input_layer[95] => input_layer[95].IN1
input_layer[96] => input_layer[96].IN1
input_layer[97] => input_layer[97].IN1
input_layer[98] => input_layer[98].IN1
input_layer[99] => input_layer[99].IN1
input_layer[100] => input_layer[100].IN1
input_layer[101] => input_layer[101].IN1
input_layer[102] => input_layer[102].IN1
input_layer[103] => input_layer[103].IN1
input_layer[104] => input_layer[104].IN1
input_layer[105] => input_layer[105].IN1
input_layer[106] => input_layer[106].IN1
input_layer[107] => input_layer[107].IN1
input_layer[108] => input_layer[108].IN1
input_layer[109] => input_layer[109].IN1
input_layer[110] => input_layer[110].IN1
input_layer[111] => input_layer[111].IN1
input_layer[112] => input_layer[112].IN1
input_layer[113] => input_layer[113].IN1
input_layer[114] => input_layer[114].IN1
input_layer[115] => input_layer[115].IN1
input_layer[116] => input_layer[116].IN1
input_layer[117] => input_layer[117].IN1
input_layer[118] => input_layer[118].IN1
input_layer[119] => input_layer[119].IN1
input_layer[120] => input_layer[120].IN1
input_layer[121] => input_layer[121].IN1
input_layer[122] => input_layer[122].IN1
input_layer[123] => input_layer[123].IN1
input_layer[124] => input_layer[124].IN1
input_layer[125] => input_layer[125].IN1
input_layer[126] => input_layer[126].IN1
input_layer[127] => input_layer[127].IN1
layer_enable => layer_enable.IN4
output_layer[0] <= input_neuron:n0.outputdata
output_layer[1] <= input_neuron:n0.outputdata
output_layer[2] <= input_neuron:n0.outputdata
output_layer[3] <= input_neuron:n0.outputdata
output_layer[4] <= input_neuron:n0.outputdata
output_layer[5] <= input_neuron:n0.outputdata
output_layer[6] <= input_neuron:n0.outputdata
output_layer[7] <= input_neuron:n0.outputdata
output_layer[8] <= input_neuron:n0.outputdata
output_layer[9] <= input_neuron:n0.outputdata
output_layer[10] <= input_neuron:n0.outputdata
output_layer[11] <= input_neuron:n0.outputdata
output_layer[12] <= input_neuron:n0.outputdata
output_layer[13] <= input_neuron:n0.outputdata
output_layer[14] <= input_neuron:n0.outputdata
output_layer[15] <= input_neuron:n0.outputdata
output_layer[16] <= input_neuron:n0.outputdata
output_layer[17] <= input_neuron:n0.outputdata
output_layer[18] <= input_neuron:n0.outputdata
output_layer[19] <= input_neuron:n0.outputdata
output_layer[20] <= input_neuron:n0.outputdata
output_layer[21] <= input_neuron:n0.outputdata
output_layer[22] <= input_neuron:n0.outputdata
output_layer[23] <= input_neuron:n0.outputdata
output_layer[24] <= input_neuron:n0.outputdata
output_layer[25] <= input_neuron:n0.outputdata
output_layer[26] <= input_neuron:n0.outputdata
output_layer[27] <= input_neuron:n0.outputdata
output_layer[28] <= input_neuron:n0.outputdata
output_layer[29] <= input_neuron:n0.outputdata
output_layer[30] <= input_neuron:n0.outputdata
output_layer[31] <= input_neuron:n0.outputdata
output_layer[32] <= input_neuron:n1.outputdata
output_layer[33] <= input_neuron:n1.outputdata
output_layer[34] <= input_neuron:n1.outputdata
output_layer[35] <= input_neuron:n1.outputdata
output_layer[36] <= input_neuron:n1.outputdata
output_layer[37] <= input_neuron:n1.outputdata
output_layer[38] <= input_neuron:n1.outputdata
output_layer[39] <= input_neuron:n1.outputdata
output_layer[40] <= input_neuron:n1.outputdata
output_layer[41] <= input_neuron:n1.outputdata
output_layer[42] <= input_neuron:n1.outputdata
output_layer[43] <= input_neuron:n1.outputdata
output_layer[44] <= input_neuron:n1.outputdata
output_layer[45] <= input_neuron:n1.outputdata
output_layer[46] <= input_neuron:n1.outputdata
output_layer[47] <= input_neuron:n1.outputdata
output_layer[48] <= input_neuron:n1.outputdata
output_layer[49] <= input_neuron:n1.outputdata
output_layer[50] <= input_neuron:n1.outputdata
output_layer[51] <= input_neuron:n1.outputdata
output_layer[52] <= input_neuron:n1.outputdata
output_layer[53] <= input_neuron:n1.outputdata
output_layer[54] <= input_neuron:n1.outputdata
output_layer[55] <= input_neuron:n1.outputdata
output_layer[56] <= input_neuron:n1.outputdata
output_layer[57] <= input_neuron:n1.outputdata
output_layer[58] <= input_neuron:n1.outputdata
output_layer[59] <= input_neuron:n1.outputdata
output_layer[60] <= input_neuron:n1.outputdata
output_layer[61] <= input_neuron:n1.outputdata
output_layer[62] <= input_neuron:n1.outputdata
output_layer[63] <= input_neuron:n1.outputdata
output_layer[64] <= input_neuron:n2.outputdata
output_layer[65] <= input_neuron:n2.outputdata
output_layer[66] <= input_neuron:n2.outputdata
output_layer[67] <= input_neuron:n2.outputdata
output_layer[68] <= input_neuron:n2.outputdata
output_layer[69] <= input_neuron:n2.outputdata
output_layer[70] <= input_neuron:n2.outputdata
output_layer[71] <= input_neuron:n2.outputdata
output_layer[72] <= input_neuron:n2.outputdata
output_layer[73] <= input_neuron:n2.outputdata
output_layer[74] <= input_neuron:n2.outputdata
output_layer[75] <= input_neuron:n2.outputdata
output_layer[76] <= input_neuron:n2.outputdata
output_layer[77] <= input_neuron:n2.outputdata
output_layer[78] <= input_neuron:n2.outputdata
output_layer[79] <= input_neuron:n2.outputdata
output_layer[80] <= input_neuron:n2.outputdata
output_layer[81] <= input_neuron:n2.outputdata
output_layer[82] <= input_neuron:n2.outputdata
output_layer[83] <= input_neuron:n2.outputdata
output_layer[84] <= input_neuron:n2.outputdata
output_layer[85] <= input_neuron:n2.outputdata
output_layer[86] <= input_neuron:n2.outputdata
output_layer[87] <= input_neuron:n2.outputdata
output_layer[88] <= input_neuron:n2.outputdata
output_layer[89] <= input_neuron:n2.outputdata
output_layer[90] <= input_neuron:n2.outputdata
output_layer[91] <= input_neuron:n2.outputdata
output_layer[92] <= input_neuron:n2.outputdata
output_layer[93] <= input_neuron:n2.outputdata
output_layer[94] <= input_neuron:n2.outputdata
output_layer[95] <= input_neuron:n2.outputdata
output_layer[96] <= input_neuron:n3.outputdata
output_layer[97] <= input_neuron:n3.outputdata
output_layer[98] <= input_neuron:n3.outputdata
output_layer[99] <= input_neuron:n3.outputdata
output_layer[100] <= input_neuron:n3.outputdata
output_layer[101] <= input_neuron:n3.outputdata
output_layer[102] <= input_neuron:n3.outputdata
output_layer[103] <= input_neuron:n3.outputdata
output_layer[104] <= input_neuron:n3.outputdata
output_layer[105] <= input_neuron:n3.outputdata
output_layer[106] <= input_neuron:n3.outputdata
output_layer[107] <= input_neuron:n3.outputdata
output_layer[108] <= input_neuron:n3.outputdata
output_layer[109] <= input_neuron:n3.outputdata
output_layer[110] <= input_neuron:n3.outputdata
output_layer[111] <= input_neuron:n3.outputdata
output_layer[112] <= input_neuron:n3.outputdata
output_layer[113] <= input_neuron:n3.outputdata
output_layer[114] <= input_neuron:n3.outputdata
output_layer[115] <= input_neuron:n3.outputdata
output_layer[116] <= input_neuron:n3.outputdata
output_layer[117] <= input_neuron:n3.outputdata
output_layer[118] <= input_neuron:n3.outputdata
output_layer[119] <= input_neuron:n3.outputdata
output_layer[120] <= input_neuron:n3.outputdata
output_layer[121] <= input_neuron:n3.outputdata
output_layer[122] <= input_neuron:n3.outputdata
output_layer[123] <= input_neuron:n3.outputdata
output_layer[124] <= input_neuron:n3.outputdata
output_layer[125] <= input_neuron:n3.outputdata
output_layer[126] <= input_neuron:n3.outputdata
output_layer[127] <= input_neuron:n3.outputdata


|NeuralNetworkFPGA|input_layer:il|input_neuron:n0
clock => outputdata[0]~reg0.CLK
clock => outputdata[1]~reg0.CLK
clock => outputdata[2]~reg0.CLK
clock => outputdata[3]~reg0.CLK
clock => outputdata[4]~reg0.CLK
clock => outputdata[5]~reg0.CLK
clock => outputdata[6]~reg0.CLK
clock => outputdata[7]~reg0.CLK
clock => outputdata[8]~reg0.CLK
clock => outputdata[9]~reg0.CLK
clock => outputdata[10]~reg0.CLK
clock => outputdata[11]~reg0.CLK
clock => outputdata[12]~reg0.CLK
clock => outputdata[13]~reg0.CLK
clock => outputdata[14]~reg0.CLK
clock => outputdata[15]~reg0.CLK
clock => outputdata[16]~reg0.CLK
clock => outputdata[17]~reg0.CLK
clock => outputdata[18]~reg0.CLK
clock => outputdata[19]~reg0.CLK
clock => outputdata[20]~reg0.CLK
clock => outputdata[21]~reg0.CLK
clock => outputdata[22]~reg0.CLK
clock => outputdata[23]~reg0.CLK
clock => outputdata[24]~reg0.CLK
clock => outputdata[25]~reg0.CLK
clock => outputdata[26]~reg0.CLK
clock => outputdata[27]~reg0.CLK
clock => outputdata[28]~reg0.CLK
clock => outputdata[29]~reg0.CLK
clock => outputdata[30]~reg0.CLK
clock => outputdata[31]~reg0.CLK
neuron_enable => outputdata[8]~reg0.ENA
neuron_enable => outputdata[7]~reg0.ENA
neuron_enable => outputdata[6]~reg0.ENA
neuron_enable => outputdata[5]~reg0.ENA
neuron_enable => outputdata[4]~reg0.ENA
neuron_enable => outputdata[3]~reg0.ENA
neuron_enable => outputdata[2]~reg0.ENA
neuron_enable => outputdata[1]~reg0.ENA
neuron_enable => outputdata[0]~reg0.ENA
neuron_enable => outputdata[9]~reg0.ENA
neuron_enable => outputdata[10]~reg0.ENA
neuron_enable => outputdata[11]~reg0.ENA
neuron_enable => outputdata[12]~reg0.ENA
neuron_enable => outputdata[13]~reg0.ENA
neuron_enable => outputdata[14]~reg0.ENA
neuron_enable => outputdata[15]~reg0.ENA
neuron_enable => outputdata[16]~reg0.ENA
neuron_enable => outputdata[17]~reg0.ENA
neuron_enable => outputdata[18]~reg0.ENA
neuron_enable => outputdata[19]~reg0.ENA
neuron_enable => outputdata[20]~reg0.ENA
neuron_enable => outputdata[21]~reg0.ENA
neuron_enable => outputdata[22]~reg0.ENA
neuron_enable => outputdata[23]~reg0.ENA
neuron_enable => outputdata[24]~reg0.ENA
neuron_enable => outputdata[25]~reg0.ENA
neuron_enable => outputdata[26]~reg0.ENA
neuron_enable => outputdata[27]~reg0.ENA
neuron_enable => outputdata[28]~reg0.ENA
neuron_enable => outputdata[29]~reg0.ENA
neuron_enable => outputdata[30]~reg0.ENA
neuron_enable => outputdata[31]~reg0.ENA
inputdata[0] => outputdata[0]~reg0.DATAIN
inputdata[1] => outputdata[1]~reg0.DATAIN
inputdata[2] => outputdata[2]~reg0.DATAIN
inputdata[3] => outputdata[3]~reg0.DATAIN
inputdata[4] => outputdata[4]~reg0.DATAIN
inputdata[5] => outputdata[5]~reg0.DATAIN
inputdata[6] => outputdata[6]~reg0.DATAIN
inputdata[7] => outputdata[7]~reg0.DATAIN
inputdata[8] => outputdata[8]~reg0.DATAIN
inputdata[9] => outputdata[9]~reg0.DATAIN
inputdata[10] => outputdata[10]~reg0.DATAIN
inputdata[11] => outputdata[11]~reg0.DATAIN
inputdata[12] => outputdata[12]~reg0.DATAIN
inputdata[13] => outputdata[13]~reg0.DATAIN
inputdata[14] => outputdata[14]~reg0.DATAIN
inputdata[15] => outputdata[15]~reg0.DATAIN
inputdata[16] => outputdata[16]~reg0.DATAIN
inputdata[17] => outputdata[17]~reg0.DATAIN
inputdata[18] => outputdata[18]~reg0.DATAIN
inputdata[19] => outputdata[19]~reg0.DATAIN
inputdata[20] => outputdata[20]~reg0.DATAIN
inputdata[21] => outputdata[21]~reg0.DATAIN
inputdata[22] => outputdata[22]~reg0.DATAIN
inputdata[23] => outputdata[23]~reg0.DATAIN
inputdata[24] => outputdata[24]~reg0.DATAIN
inputdata[25] => outputdata[25]~reg0.DATAIN
inputdata[26] => outputdata[26]~reg0.DATAIN
inputdata[27] => outputdata[27]~reg0.DATAIN
inputdata[28] => outputdata[28]~reg0.DATAIN
inputdata[29] => outputdata[29]~reg0.DATAIN
inputdata[30] => outputdata[30]~reg0.DATAIN
inputdata[31] => outputdata[31]~reg0.DATAIN
outputdata[0] <= outputdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[1] <= outputdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[2] <= outputdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[3] <= outputdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[4] <= outputdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[5] <= outputdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[6] <= outputdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[7] <= outputdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[8] <= outputdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[9] <= outputdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[10] <= outputdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[11] <= outputdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[12] <= outputdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[13] <= outputdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[14] <= outputdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[15] <= outputdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[16] <= outputdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[17] <= outputdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[18] <= outputdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[19] <= outputdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[20] <= outputdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[21] <= outputdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[22] <= outputdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[23] <= outputdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[24] <= outputdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[25] <= outputdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[26] <= outputdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[27] <= outputdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[28] <= outputdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[29] <= outputdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[30] <= outputdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[31] <= outputdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|input_layer:il|input_neuron:n1
clock => outputdata[0]~reg0.CLK
clock => outputdata[1]~reg0.CLK
clock => outputdata[2]~reg0.CLK
clock => outputdata[3]~reg0.CLK
clock => outputdata[4]~reg0.CLK
clock => outputdata[5]~reg0.CLK
clock => outputdata[6]~reg0.CLK
clock => outputdata[7]~reg0.CLK
clock => outputdata[8]~reg0.CLK
clock => outputdata[9]~reg0.CLK
clock => outputdata[10]~reg0.CLK
clock => outputdata[11]~reg0.CLK
clock => outputdata[12]~reg0.CLK
clock => outputdata[13]~reg0.CLK
clock => outputdata[14]~reg0.CLK
clock => outputdata[15]~reg0.CLK
clock => outputdata[16]~reg0.CLK
clock => outputdata[17]~reg0.CLK
clock => outputdata[18]~reg0.CLK
clock => outputdata[19]~reg0.CLK
clock => outputdata[20]~reg0.CLK
clock => outputdata[21]~reg0.CLK
clock => outputdata[22]~reg0.CLK
clock => outputdata[23]~reg0.CLK
clock => outputdata[24]~reg0.CLK
clock => outputdata[25]~reg0.CLK
clock => outputdata[26]~reg0.CLK
clock => outputdata[27]~reg0.CLK
clock => outputdata[28]~reg0.CLK
clock => outputdata[29]~reg0.CLK
clock => outputdata[30]~reg0.CLK
clock => outputdata[31]~reg0.CLK
neuron_enable => outputdata[8]~reg0.ENA
neuron_enable => outputdata[7]~reg0.ENA
neuron_enable => outputdata[6]~reg0.ENA
neuron_enable => outputdata[5]~reg0.ENA
neuron_enable => outputdata[4]~reg0.ENA
neuron_enable => outputdata[3]~reg0.ENA
neuron_enable => outputdata[2]~reg0.ENA
neuron_enable => outputdata[1]~reg0.ENA
neuron_enable => outputdata[0]~reg0.ENA
neuron_enable => outputdata[9]~reg0.ENA
neuron_enable => outputdata[10]~reg0.ENA
neuron_enable => outputdata[11]~reg0.ENA
neuron_enable => outputdata[12]~reg0.ENA
neuron_enable => outputdata[13]~reg0.ENA
neuron_enable => outputdata[14]~reg0.ENA
neuron_enable => outputdata[15]~reg0.ENA
neuron_enable => outputdata[16]~reg0.ENA
neuron_enable => outputdata[17]~reg0.ENA
neuron_enable => outputdata[18]~reg0.ENA
neuron_enable => outputdata[19]~reg0.ENA
neuron_enable => outputdata[20]~reg0.ENA
neuron_enable => outputdata[21]~reg0.ENA
neuron_enable => outputdata[22]~reg0.ENA
neuron_enable => outputdata[23]~reg0.ENA
neuron_enable => outputdata[24]~reg0.ENA
neuron_enable => outputdata[25]~reg0.ENA
neuron_enable => outputdata[26]~reg0.ENA
neuron_enable => outputdata[27]~reg0.ENA
neuron_enable => outputdata[28]~reg0.ENA
neuron_enable => outputdata[29]~reg0.ENA
neuron_enable => outputdata[30]~reg0.ENA
neuron_enable => outputdata[31]~reg0.ENA
inputdata[0] => outputdata[0]~reg0.DATAIN
inputdata[1] => outputdata[1]~reg0.DATAIN
inputdata[2] => outputdata[2]~reg0.DATAIN
inputdata[3] => outputdata[3]~reg0.DATAIN
inputdata[4] => outputdata[4]~reg0.DATAIN
inputdata[5] => outputdata[5]~reg0.DATAIN
inputdata[6] => outputdata[6]~reg0.DATAIN
inputdata[7] => outputdata[7]~reg0.DATAIN
inputdata[8] => outputdata[8]~reg0.DATAIN
inputdata[9] => outputdata[9]~reg0.DATAIN
inputdata[10] => outputdata[10]~reg0.DATAIN
inputdata[11] => outputdata[11]~reg0.DATAIN
inputdata[12] => outputdata[12]~reg0.DATAIN
inputdata[13] => outputdata[13]~reg0.DATAIN
inputdata[14] => outputdata[14]~reg0.DATAIN
inputdata[15] => outputdata[15]~reg0.DATAIN
inputdata[16] => outputdata[16]~reg0.DATAIN
inputdata[17] => outputdata[17]~reg0.DATAIN
inputdata[18] => outputdata[18]~reg0.DATAIN
inputdata[19] => outputdata[19]~reg0.DATAIN
inputdata[20] => outputdata[20]~reg0.DATAIN
inputdata[21] => outputdata[21]~reg0.DATAIN
inputdata[22] => outputdata[22]~reg0.DATAIN
inputdata[23] => outputdata[23]~reg0.DATAIN
inputdata[24] => outputdata[24]~reg0.DATAIN
inputdata[25] => outputdata[25]~reg0.DATAIN
inputdata[26] => outputdata[26]~reg0.DATAIN
inputdata[27] => outputdata[27]~reg0.DATAIN
inputdata[28] => outputdata[28]~reg0.DATAIN
inputdata[29] => outputdata[29]~reg0.DATAIN
inputdata[30] => outputdata[30]~reg0.DATAIN
inputdata[31] => outputdata[31]~reg0.DATAIN
outputdata[0] <= outputdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[1] <= outputdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[2] <= outputdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[3] <= outputdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[4] <= outputdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[5] <= outputdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[6] <= outputdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[7] <= outputdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[8] <= outputdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[9] <= outputdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[10] <= outputdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[11] <= outputdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[12] <= outputdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[13] <= outputdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[14] <= outputdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[15] <= outputdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[16] <= outputdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[17] <= outputdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[18] <= outputdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[19] <= outputdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[20] <= outputdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[21] <= outputdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[22] <= outputdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[23] <= outputdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[24] <= outputdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[25] <= outputdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[26] <= outputdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[27] <= outputdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[28] <= outputdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[29] <= outputdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[30] <= outputdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[31] <= outputdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|input_layer:il|input_neuron:n2
clock => outputdata[0]~reg0.CLK
clock => outputdata[1]~reg0.CLK
clock => outputdata[2]~reg0.CLK
clock => outputdata[3]~reg0.CLK
clock => outputdata[4]~reg0.CLK
clock => outputdata[5]~reg0.CLK
clock => outputdata[6]~reg0.CLK
clock => outputdata[7]~reg0.CLK
clock => outputdata[8]~reg0.CLK
clock => outputdata[9]~reg0.CLK
clock => outputdata[10]~reg0.CLK
clock => outputdata[11]~reg0.CLK
clock => outputdata[12]~reg0.CLK
clock => outputdata[13]~reg0.CLK
clock => outputdata[14]~reg0.CLK
clock => outputdata[15]~reg0.CLK
clock => outputdata[16]~reg0.CLK
clock => outputdata[17]~reg0.CLK
clock => outputdata[18]~reg0.CLK
clock => outputdata[19]~reg0.CLK
clock => outputdata[20]~reg0.CLK
clock => outputdata[21]~reg0.CLK
clock => outputdata[22]~reg0.CLK
clock => outputdata[23]~reg0.CLK
clock => outputdata[24]~reg0.CLK
clock => outputdata[25]~reg0.CLK
clock => outputdata[26]~reg0.CLK
clock => outputdata[27]~reg0.CLK
clock => outputdata[28]~reg0.CLK
clock => outputdata[29]~reg0.CLK
clock => outputdata[30]~reg0.CLK
clock => outputdata[31]~reg0.CLK
neuron_enable => outputdata[8]~reg0.ENA
neuron_enable => outputdata[7]~reg0.ENA
neuron_enable => outputdata[6]~reg0.ENA
neuron_enable => outputdata[5]~reg0.ENA
neuron_enable => outputdata[4]~reg0.ENA
neuron_enable => outputdata[3]~reg0.ENA
neuron_enable => outputdata[2]~reg0.ENA
neuron_enable => outputdata[1]~reg0.ENA
neuron_enable => outputdata[0]~reg0.ENA
neuron_enable => outputdata[9]~reg0.ENA
neuron_enable => outputdata[10]~reg0.ENA
neuron_enable => outputdata[11]~reg0.ENA
neuron_enable => outputdata[12]~reg0.ENA
neuron_enable => outputdata[13]~reg0.ENA
neuron_enable => outputdata[14]~reg0.ENA
neuron_enable => outputdata[15]~reg0.ENA
neuron_enable => outputdata[16]~reg0.ENA
neuron_enable => outputdata[17]~reg0.ENA
neuron_enable => outputdata[18]~reg0.ENA
neuron_enable => outputdata[19]~reg0.ENA
neuron_enable => outputdata[20]~reg0.ENA
neuron_enable => outputdata[21]~reg0.ENA
neuron_enable => outputdata[22]~reg0.ENA
neuron_enable => outputdata[23]~reg0.ENA
neuron_enable => outputdata[24]~reg0.ENA
neuron_enable => outputdata[25]~reg0.ENA
neuron_enable => outputdata[26]~reg0.ENA
neuron_enable => outputdata[27]~reg0.ENA
neuron_enable => outputdata[28]~reg0.ENA
neuron_enable => outputdata[29]~reg0.ENA
neuron_enable => outputdata[30]~reg0.ENA
neuron_enable => outputdata[31]~reg0.ENA
inputdata[0] => outputdata[0]~reg0.DATAIN
inputdata[1] => outputdata[1]~reg0.DATAIN
inputdata[2] => outputdata[2]~reg0.DATAIN
inputdata[3] => outputdata[3]~reg0.DATAIN
inputdata[4] => outputdata[4]~reg0.DATAIN
inputdata[5] => outputdata[5]~reg0.DATAIN
inputdata[6] => outputdata[6]~reg0.DATAIN
inputdata[7] => outputdata[7]~reg0.DATAIN
inputdata[8] => outputdata[8]~reg0.DATAIN
inputdata[9] => outputdata[9]~reg0.DATAIN
inputdata[10] => outputdata[10]~reg0.DATAIN
inputdata[11] => outputdata[11]~reg0.DATAIN
inputdata[12] => outputdata[12]~reg0.DATAIN
inputdata[13] => outputdata[13]~reg0.DATAIN
inputdata[14] => outputdata[14]~reg0.DATAIN
inputdata[15] => outputdata[15]~reg0.DATAIN
inputdata[16] => outputdata[16]~reg0.DATAIN
inputdata[17] => outputdata[17]~reg0.DATAIN
inputdata[18] => outputdata[18]~reg0.DATAIN
inputdata[19] => outputdata[19]~reg0.DATAIN
inputdata[20] => outputdata[20]~reg0.DATAIN
inputdata[21] => outputdata[21]~reg0.DATAIN
inputdata[22] => outputdata[22]~reg0.DATAIN
inputdata[23] => outputdata[23]~reg0.DATAIN
inputdata[24] => outputdata[24]~reg0.DATAIN
inputdata[25] => outputdata[25]~reg0.DATAIN
inputdata[26] => outputdata[26]~reg0.DATAIN
inputdata[27] => outputdata[27]~reg0.DATAIN
inputdata[28] => outputdata[28]~reg0.DATAIN
inputdata[29] => outputdata[29]~reg0.DATAIN
inputdata[30] => outputdata[30]~reg0.DATAIN
inputdata[31] => outputdata[31]~reg0.DATAIN
outputdata[0] <= outputdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[1] <= outputdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[2] <= outputdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[3] <= outputdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[4] <= outputdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[5] <= outputdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[6] <= outputdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[7] <= outputdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[8] <= outputdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[9] <= outputdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[10] <= outputdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[11] <= outputdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[12] <= outputdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[13] <= outputdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[14] <= outputdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[15] <= outputdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[16] <= outputdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[17] <= outputdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[18] <= outputdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[19] <= outputdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[20] <= outputdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[21] <= outputdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[22] <= outputdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[23] <= outputdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[24] <= outputdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[25] <= outputdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[26] <= outputdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[27] <= outputdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[28] <= outputdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[29] <= outputdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[30] <= outputdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[31] <= outputdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|input_layer:il|input_neuron:n3
clock => outputdata[0]~reg0.CLK
clock => outputdata[1]~reg0.CLK
clock => outputdata[2]~reg0.CLK
clock => outputdata[3]~reg0.CLK
clock => outputdata[4]~reg0.CLK
clock => outputdata[5]~reg0.CLK
clock => outputdata[6]~reg0.CLK
clock => outputdata[7]~reg0.CLK
clock => outputdata[8]~reg0.CLK
clock => outputdata[9]~reg0.CLK
clock => outputdata[10]~reg0.CLK
clock => outputdata[11]~reg0.CLK
clock => outputdata[12]~reg0.CLK
clock => outputdata[13]~reg0.CLK
clock => outputdata[14]~reg0.CLK
clock => outputdata[15]~reg0.CLK
clock => outputdata[16]~reg0.CLK
clock => outputdata[17]~reg0.CLK
clock => outputdata[18]~reg0.CLK
clock => outputdata[19]~reg0.CLK
clock => outputdata[20]~reg0.CLK
clock => outputdata[21]~reg0.CLK
clock => outputdata[22]~reg0.CLK
clock => outputdata[23]~reg0.CLK
clock => outputdata[24]~reg0.CLK
clock => outputdata[25]~reg0.CLK
clock => outputdata[26]~reg0.CLK
clock => outputdata[27]~reg0.CLK
clock => outputdata[28]~reg0.CLK
clock => outputdata[29]~reg0.CLK
clock => outputdata[30]~reg0.CLK
clock => outputdata[31]~reg0.CLK
neuron_enable => outputdata[8]~reg0.ENA
neuron_enable => outputdata[7]~reg0.ENA
neuron_enable => outputdata[6]~reg0.ENA
neuron_enable => outputdata[5]~reg0.ENA
neuron_enable => outputdata[4]~reg0.ENA
neuron_enable => outputdata[3]~reg0.ENA
neuron_enable => outputdata[2]~reg0.ENA
neuron_enable => outputdata[1]~reg0.ENA
neuron_enable => outputdata[0]~reg0.ENA
neuron_enable => outputdata[9]~reg0.ENA
neuron_enable => outputdata[10]~reg0.ENA
neuron_enable => outputdata[11]~reg0.ENA
neuron_enable => outputdata[12]~reg0.ENA
neuron_enable => outputdata[13]~reg0.ENA
neuron_enable => outputdata[14]~reg0.ENA
neuron_enable => outputdata[15]~reg0.ENA
neuron_enable => outputdata[16]~reg0.ENA
neuron_enable => outputdata[17]~reg0.ENA
neuron_enable => outputdata[18]~reg0.ENA
neuron_enable => outputdata[19]~reg0.ENA
neuron_enable => outputdata[20]~reg0.ENA
neuron_enable => outputdata[21]~reg0.ENA
neuron_enable => outputdata[22]~reg0.ENA
neuron_enable => outputdata[23]~reg0.ENA
neuron_enable => outputdata[24]~reg0.ENA
neuron_enable => outputdata[25]~reg0.ENA
neuron_enable => outputdata[26]~reg0.ENA
neuron_enable => outputdata[27]~reg0.ENA
neuron_enable => outputdata[28]~reg0.ENA
neuron_enable => outputdata[29]~reg0.ENA
neuron_enable => outputdata[30]~reg0.ENA
neuron_enable => outputdata[31]~reg0.ENA
inputdata[0] => outputdata[0]~reg0.DATAIN
inputdata[1] => outputdata[1]~reg0.DATAIN
inputdata[2] => outputdata[2]~reg0.DATAIN
inputdata[3] => outputdata[3]~reg0.DATAIN
inputdata[4] => outputdata[4]~reg0.DATAIN
inputdata[5] => outputdata[5]~reg0.DATAIN
inputdata[6] => outputdata[6]~reg0.DATAIN
inputdata[7] => outputdata[7]~reg0.DATAIN
inputdata[8] => outputdata[8]~reg0.DATAIN
inputdata[9] => outputdata[9]~reg0.DATAIN
inputdata[10] => outputdata[10]~reg0.DATAIN
inputdata[11] => outputdata[11]~reg0.DATAIN
inputdata[12] => outputdata[12]~reg0.DATAIN
inputdata[13] => outputdata[13]~reg0.DATAIN
inputdata[14] => outputdata[14]~reg0.DATAIN
inputdata[15] => outputdata[15]~reg0.DATAIN
inputdata[16] => outputdata[16]~reg0.DATAIN
inputdata[17] => outputdata[17]~reg0.DATAIN
inputdata[18] => outputdata[18]~reg0.DATAIN
inputdata[19] => outputdata[19]~reg0.DATAIN
inputdata[20] => outputdata[20]~reg0.DATAIN
inputdata[21] => outputdata[21]~reg0.DATAIN
inputdata[22] => outputdata[22]~reg0.DATAIN
inputdata[23] => outputdata[23]~reg0.DATAIN
inputdata[24] => outputdata[24]~reg0.DATAIN
inputdata[25] => outputdata[25]~reg0.DATAIN
inputdata[26] => outputdata[26]~reg0.DATAIN
inputdata[27] => outputdata[27]~reg0.DATAIN
inputdata[28] => outputdata[28]~reg0.DATAIN
inputdata[29] => outputdata[29]~reg0.DATAIN
inputdata[30] => outputdata[30]~reg0.DATAIN
inputdata[31] => outputdata[31]~reg0.DATAIN
outputdata[0] <= outputdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[1] <= outputdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[2] <= outputdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[3] <= outputdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[4] <= outputdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[5] <= outputdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[6] <= outputdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[7] <= outputdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[8] <= outputdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[9] <= outputdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[10] <= outputdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[11] <= outputdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[12] <= outputdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[13] <= outputdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[14] <= outputdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[15] <= outputdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[16] <= outputdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[17] <= outputdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[18] <= outputdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[19] <= outputdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[20] <= outputdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[21] <= outputdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[22] <= outputdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[23] <= outputdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[24] <= outputdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[25] <= outputdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[26] <= outputdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[27] <= outputdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[28] <= outputdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[29] <= outputdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[30] <= outputdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputdata[31] <= outputdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1
clock => clock.IN3
layer_enable => layer_enable.IN3
alpha[0] => alpha[0].IN3
alpha[1] => alpha[1].IN3
alpha[2] => alpha[2].IN3
alpha[3] => alpha[3].IN3
alpha[4] => alpha[4].IN3
alpha[5] => alpha[5].IN3
alpha[6] => alpha[6].IN3
alpha[7] => alpha[7].IN3
alpha[8] => alpha[8].IN3
alpha[9] => alpha[9].IN3
alpha[10] => alpha[10].IN3
alpha[11] => alpha[11].IN3
alpha[12] => alpha[12].IN3
alpha[13] => alpha[13].IN3
alpha[14] => alpha[14].IN3
alpha[15] => alpha[15].IN3
alpha[16] => alpha[16].IN3
alpha[17] => alpha[17].IN3
alpha[18] => alpha[18].IN3
alpha[19] => alpha[19].IN3
alpha[20] => alpha[20].IN3
alpha[21] => alpha[21].IN3
alpha[22] => alpha[22].IN3
alpha[23] => alpha[23].IN3
alpha[24] => alpha[24].IN3
alpha[25] => alpha[25].IN3
alpha[26] => alpha[26].IN3
alpha[27] => alpha[27].IN3
alpha[28] => alpha[28].IN3
alpha[29] => alpha[29].IN3
alpha[30] => alpha[30].IN3
alpha[31] => alpha[31].IN3
input_layer[0] => input_layer[0].IN3
input_layer[1] => input_layer[1].IN3
input_layer[2] => input_layer[2].IN3
input_layer[3] => input_layer[3].IN3
input_layer[4] => input_layer[4].IN3
input_layer[5] => input_layer[5].IN3
input_layer[6] => input_layer[6].IN3
input_layer[7] => input_layer[7].IN3
input_layer[8] => input_layer[8].IN3
input_layer[9] => input_layer[9].IN3
input_layer[10] => input_layer[10].IN3
input_layer[11] => input_layer[11].IN3
input_layer[12] => input_layer[12].IN3
input_layer[13] => input_layer[13].IN3
input_layer[14] => input_layer[14].IN3
input_layer[15] => input_layer[15].IN3
input_layer[16] => input_layer[16].IN3
input_layer[17] => input_layer[17].IN3
input_layer[18] => input_layer[18].IN3
input_layer[19] => input_layer[19].IN3
input_layer[20] => input_layer[20].IN3
input_layer[21] => input_layer[21].IN3
input_layer[22] => input_layer[22].IN3
input_layer[23] => input_layer[23].IN3
input_layer[24] => input_layer[24].IN3
input_layer[25] => input_layer[25].IN3
input_layer[26] => input_layer[26].IN3
input_layer[27] => input_layer[27].IN3
input_layer[28] => input_layer[28].IN3
input_layer[29] => input_layer[29].IN3
input_layer[30] => input_layer[30].IN3
input_layer[31] => input_layer[31].IN3
input_layer[32] => input_layer[32].IN3
input_layer[33] => input_layer[33].IN3
input_layer[34] => input_layer[34].IN3
input_layer[35] => input_layer[35].IN3
input_layer[36] => input_layer[36].IN3
input_layer[37] => input_layer[37].IN3
input_layer[38] => input_layer[38].IN3
input_layer[39] => input_layer[39].IN3
input_layer[40] => input_layer[40].IN3
input_layer[41] => input_layer[41].IN3
input_layer[42] => input_layer[42].IN3
input_layer[43] => input_layer[43].IN3
input_layer[44] => input_layer[44].IN3
input_layer[45] => input_layer[45].IN3
input_layer[46] => input_layer[46].IN3
input_layer[47] => input_layer[47].IN3
input_layer[48] => input_layer[48].IN3
input_layer[49] => input_layer[49].IN3
input_layer[50] => input_layer[50].IN3
input_layer[51] => input_layer[51].IN3
input_layer[52] => input_layer[52].IN3
input_layer[53] => input_layer[53].IN3
input_layer[54] => input_layer[54].IN3
input_layer[55] => input_layer[55].IN3
input_layer[56] => input_layer[56].IN3
input_layer[57] => input_layer[57].IN3
input_layer[58] => input_layer[58].IN3
input_layer[59] => input_layer[59].IN3
input_layer[60] => input_layer[60].IN3
input_layer[61] => input_layer[61].IN3
input_layer[62] => input_layer[62].IN3
input_layer[63] => input_layer[63].IN3
input_layer[64] => input_layer[64].IN3
input_layer[65] => input_layer[65].IN3
input_layer[66] => input_layer[66].IN3
input_layer[67] => input_layer[67].IN3
input_layer[68] => input_layer[68].IN3
input_layer[69] => input_layer[69].IN3
input_layer[70] => input_layer[70].IN3
input_layer[71] => input_layer[71].IN3
input_layer[72] => input_layer[72].IN3
input_layer[73] => input_layer[73].IN3
input_layer[74] => input_layer[74].IN3
input_layer[75] => input_layer[75].IN3
input_layer[76] => input_layer[76].IN3
input_layer[77] => input_layer[77].IN3
input_layer[78] => input_layer[78].IN3
input_layer[79] => input_layer[79].IN3
input_layer[80] => input_layer[80].IN3
input_layer[81] => input_layer[81].IN3
input_layer[82] => input_layer[82].IN3
input_layer[83] => input_layer[83].IN3
input_layer[84] => input_layer[84].IN3
input_layer[85] => input_layer[85].IN3
input_layer[86] => input_layer[86].IN3
input_layer[87] => input_layer[87].IN3
input_layer[88] => input_layer[88].IN3
input_layer[89] => input_layer[89].IN3
input_layer[90] => input_layer[90].IN3
input_layer[91] => input_layer[91].IN3
input_layer[92] => input_layer[92].IN3
input_layer[93] => input_layer[93].IN3
input_layer[94] => input_layer[94].IN3
input_layer[95] => input_layer[95].IN3
weight_memory_address[0] => weight_memory_address[0].IN3
weight_memory_address[1] => weight_memory_address[1].IN3
layer_state[0] => layer_state[0].IN3
layer_state[1] => layer_state[1].IN3
deltafunctions_value[0] => deltafunctions_value[0].IN1
deltafunctions_value[1] => deltafunctions_value[1].IN1
deltafunctions_value[2] => deltafunctions_value[2].IN1
deltafunctions_value[3] => deltafunctions_value[3].IN1
deltafunctions_value[4] => deltafunctions_value[4].IN1
deltafunctions_value[5] => deltafunctions_value[5].IN1
deltafunctions_value[6] => deltafunctions_value[6].IN1
deltafunctions_value[7] => deltafunctions_value[7].IN1
deltafunctions_value[8] => deltafunctions_value[8].IN1
deltafunctions_value[9] => deltafunctions_value[9].IN1
deltafunctions_value[10] => deltafunctions_value[10].IN1
deltafunctions_value[11] => deltafunctions_value[11].IN1
deltafunctions_value[12] => deltafunctions_value[12].IN1
deltafunctions_value[13] => deltafunctions_value[13].IN1
deltafunctions_value[14] => deltafunctions_value[14].IN1
deltafunctions_value[15] => deltafunctions_value[15].IN1
deltafunctions_value[16] => deltafunctions_value[16].IN1
deltafunctions_value[17] => deltafunctions_value[17].IN1
deltafunctions_value[18] => deltafunctions_value[18].IN1
deltafunctions_value[19] => deltafunctions_value[19].IN1
deltafunctions_value[20] => deltafunctions_value[20].IN1
deltafunctions_value[21] => deltafunctions_value[21].IN1
deltafunctions_value[22] => deltafunctions_value[22].IN1
deltafunctions_value[23] => deltafunctions_value[23].IN1
deltafunctions_value[24] => deltafunctions_value[24].IN1
deltafunctions_value[25] => deltafunctions_value[25].IN1
deltafunctions_value[26] => deltafunctions_value[26].IN1
deltafunctions_value[27] => deltafunctions_value[27].IN1
deltafunctions_value[28] => deltafunctions_value[28].IN1
deltafunctions_value[29] => deltafunctions_value[29].IN1
deltafunctions_value[30] => deltafunctions_value[30].IN1
deltafunctions_value[31] => deltafunctions_value[31].IN1
deltafunctions_value[32] => deltafunctions_value[32].IN1
deltafunctions_value[33] => deltafunctions_value[33].IN1
deltafunctions_value[34] => deltafunctions_value[34].IN1
deltafunctions_value[35] => deltafunctions_value[35].IN1
deltafunctions_value[36] => deltafunctions_value[36].IN1
deltafunctions_value[37] => deltafunctions_value[37].IN1
deltafunctions_value[38] => deltafunctions_value[38].IN1
deltafunctions_value[39] => deltafunctions_value[39].IN1
deltafunctions_value[40] => deltafunctions_value[40].IN1
deltafunctions_value[41] => deltafunctions_value[41].IN1
deltafunctions_value[42] => deltafunctions_value[42].IN1
deltafunctions_value[43] => deltafunctions_value[43].IN1
deltafunctions_value[44] => deltafunctions_value[44].IN1
deltafunctions_value[45] => deltafunctions_value[45].IN1
deltafunctions_value[46] => deltafunctions_value[46].IN1
deltafunctions_value[47] => deltafunctions_value[47].IN1
deltafunctions_value[48] => deltafunctions_value[48].IN1
deltafunctions_value[49] => deltafunctions_value[49].IN1
deltafunctions_value[50] => deltafunctions_value[50].IN1
deltafunctions_value[51] => deltafunctions_value[51].IN1
deltafunctions_value[52] => deltafunctions_value[52].IN1
deltafunctions_value[53] => deltafunctions_value[53].IN1
deltafunctions_value[54] => deltafunctions_value[54].IN1
deltafunctions_value[55] => deltafunctions_value[55].IN1
deltafunctions_value[56] => deltafunctions_value[56].IN1
deltafunctions_value[57] => deltafunctions_value[57].IN1
deltafunctions_value[58] => deltafunctions_value[58].IN1
deltafunctions_value[59] => deltafunctions_value[59].IN1
deltafunctions_value[60] => deltafunctions_value[60].IN1
deltafunctions_value[61] => deltafunctions_value[61].IN1
deltafunctions_value[62] => deltafunctions_value[62].IN1
deltafunctions_value[63] => deltafunctions_value[63].IN1
deltafunctions_value[64] => deltafunctions_value[64].IN1
deltafunctions_value[65] => deltafunctions_value[65].IN1
deltafunctions_value[66] => deltafunctions_value[66].IN1
deltafunctions_value[67] => deltafunctions_value[67].IN1
deltafunctions_value[68] => deltafunctions_value[68].IN1
deltafunctions_value[69] => deltafunctions_value[69].IN1
deltafunctions_value[70] => deltafunctions_value[70].IN1
deltafunctions_value[71] => deltafunctions_value[71].IN1
deltafunctions_value[72] => deltafunctions_value[72].IN1
deltafunctions_value[73] => deltafunctions_value[73].IN1
deltafunctions_value[74] => deltafunctions_value[74].IN1
deltafunctions_value[75] => deltafunctions_value[75].IN1
deltafunctions_value[76] => deltafunctions_value[76].IN1
deltafunctions_value[77] => deltafunctions_value[77].IN1
deltafunctions_value[78] => deltafunctions_value[78].IN1
deltafunctions_value[79] => deltafunctions_value[79].IN1
deltafunctions_value[80] => deltafunctions_value[80].IN1
deltafunctions_value[81] => deltafunctions_value[81].IN1
deltafunctions_value[82] => deltafunctions_value[82].IN1
deltafunctions_value[83] => deltafunctions_value[83].IN1
deltafunctions_value[84] => deltafunctions_value[84].IN1
deltafunctions_value[85] => deltafunctions_value[85].IN1
deltafunctions_value[86] => deltafunctions_value[86].IN1
deltafunctions_value[87] => deltafunctions_value[87].IN1
deltafunctions_value[88] => deltafunctions_value[88].IN1
deltafunctions_value[89] => deltafunctions_value[89].IN1
deltafunctions_value[90] => deltafunctions_value[90].IN1
deltafunctions_value[91] => deltafunctions_value[91].IN1
deltafunctions_value[92] => deltafunctions_value[92].IN1
deltafunctions_value[93] => deltafunctions_value[93].IN1
deltafunctions_value[94] => deltafunctions_value[94].IN1
deltafunctions_value[95] => deltafunctions_value[95].IN1
neurons_weight[0] <= hidden_neuron:n0.weight
neurons_weight[1] <= hidden_neuron:n0.weight
neurons_weight[2] <= hidden_neuron:n0.weight
neurons_weight[3] <= hidden_neuron:n0.weight
neurons_weight[4] <= hidden_neuron:n0.weight
neurons_weight[5] <= hidden_neuron:n0.weight
neurons_weight[6] <= hidden_neuron:n0.weight
neurons_weight[7] <= hidden_neuron:n0.weight
neurons_weight[8] <= hidden_neuron:n0.weight
neurons_weight[9] <= hidden_neuron:n0.weight
neurons_weight[10] <= hidden_neuron:n0.weight
neurons_weight[11] <= hidden_neuron:n0.weight
neurons_weight[12] <= hidden_neuron:n0.weight
neurons_weight[13] <= hidden_neuron:n0.weight
neurons_weight[14] <= hidden_neuron:n0.weight
neurons_weight[15] <= hidden_neuron:n0.weight
neurons_weight[16] <= hidden_neuron:n0.weight
neurons_weight[17] <= hidden_neuron:n0.weight
neurons_weight[18] <= hidden_neuron:n0.weight
neurons_weight[19] <= hidden_neuron:n0.weight
neurons_weight[20] <= hidden_neuron:n0.weight
neurons_weight[21] <= hidden_neuron:n0.weight
neurons_weight[22] <= hidden_neuron:n0.weight
neurons_weight[23] <= hidden_neuron:n0.weight
neurons_weight[24] <= hidden_neuron:n0.weight
neurons_weight[25] <= hidden_neuron:n0.weight
neurons_weight[26] <= hidden_neuron:n0.weight
neurons_weight[27] <= hidden_neuron:n0.weight
neurons_weight[28] <= hidden_neuron:n0.weight
neurons_weight[29] <= hidden_neuron:n0.weight
neurons_weight[30] <= hidden_neuron:n0.weight
neurons_weight[31] <= hidden_neuron:n0.weight
neurons_weight[32] <= hidden_neuron:n1.weight
neurons_weight[33] <= hidden_neuron:n1.weight
neurons_weight[34] <= hidden_neuron:n1.weight
neurons_weight[35] <= hidden_neuron:n1.weight
neurons_weight[36] <= hidden_neuron:n1.weight
neurons_weight[37] <= hidden_neuron:n1.weight
neurons_weight[38] <= hidden_neuron:n1.weight
neurons_weight[39] <= hidden_neuron:n1.weight
neurons_weight[40] <= hidden_neuron:n1.weight
neurons_weight[41] <= hidden_neuron:n1.weight
neurons_weight[42] <= hidden_neuron:n1.weight
neurons_weight[43] <= hidden_neuron:n1.weight
neurons_weight[44] <= hidden_neuron:n1.weight
neurons_weight[45] <= hidden_neuron:n1.weight
neurons_weight[46] <= hidden_neuron:n1.weight
neurons_weight[47] <= hidden_neuron:n1.weight
neurons_weight[48] <= hidden_neuron:n1.weight
neurons_weight[49] <= hidden_neuron:n1.weight
neurons_weight[50] <= hidden_neuron:n1.weight
neurons_weight[51] <= hidden_neuron:n1.weight
neurons_weight[52] <= hidden_neuron:n1.weight
neurons_weight[53] <= hidden_neuron:n1.weight
neurons_weight[54] <= hidden_neuron:n1.weight
neurons_weight[55] <= hidden_neuron:n1.weight
neurons_weight[56] <= hidden_neuron:n1.weight
neurons_weight[57] <= hidden_neuron:n1.weight
neurons_weight[58] <= hidden_neuron:n1.weight
neurons_weight[59] <= hidden_neuron:n1.weight
neurons_weight[60] <= hidden_neuron:n1.weight
neurons_weight[61] <= hidden_neuron:n1.weight
neurons_weight[62] <= hidden_neuron:n1.weight
neurons_weight[63] <= hidden_neuron:n1.weight
neurons_weight[64] <= hidden_neuron:n2.weight
neurons_weight[65] <= hidden_neuron:n2.weight
neurons_weight[66] <= hidden_neuron:n2.weight
neurons_weight[67] <= hidden_neuron:n2.weight
neurons_weight[68] <= hidden_neuron:n2.weight
neurons_weight[69] <= hidden_neuron:n2.weight
neurons_weight[70] <= hidden_neuron:n2.weight
neurons_weight[71] <= hidden_neuron:n2.weight
neurons_weight[72] <= hidden_neuron:n2.weight
neurons_weight[73] <= hidden_neuron:n2.weight
neurons_weight[74] <= hidden_neuron:n2.weight
neurons_weight[75] <= hidden_neuron:n2.weight
neurons_weight[76] <= hidden_neuron:n2.weight
neurons_weight[77] <= hidden_neuron:n2.weight
neurons_weight[78] <= hidden_neuron:n2.weight
neurons_weight[79] <= hidden_neuron:n2.weight
neurons_weight[80] <= hidden_neuron:n2.weight
neurons_weight[81] <= hidden_neuron:n2.weight
neurons_weight[82] <= hidden_neuron:n2.weight
neurons_weight[83] <= hidden_neuron:n2.weight
neurons_weight[84] <= hidden_neuron:n2.weight
neurons_weight[85] <= hidden_neuron:n2.weight
neurons_weight[86] <= hidden_neuron:n2.weight
neurons_weight[87] <= hidden_neuron:n2.weight
neurons_weight[88] <= hidden_neuron:n2.weight
neurons_weight[89] <= hidden_neuron:n2.weight
neurons_weight[90] <= hidden_neuron:n2.weight
neurons_weight[91] <= hidden_neuron:n2.weight
neurons_weight[92] <= hidden_neuron:n2.weight
neurons_weight[93] <= hidden_neuron:n2.weight
neurons_weight[94] <= hidden_neuron:n2.weight
neurons_weight[95] <= hidden_neuron:n2.weight
output_layer[0] <= hidden_neuron:n0.a
output_layer[1] <= hidden_neuron:n0.a
output_layer[2] <= hidden_neuron:n0.a
output_layer[3] <= hidden_neuron:n0.a
output_layer[4] <= hidden_neuron:n0.a
output_layer[5] <= hidden_neuron:n0.a
output_layer[6] <= hidden_neuron:n0.a
output_layer[7] <= hidden_neuron:n0.a
output_layer[8] <= hidden_neuron:n0.a
output_layer[9] <= hidden_neuron:n0.a
output_layer[10] <= hidden_neuron:n0.a
output_layer[11] <= hidden_neuron:n0.a
output_layer[12] <= hidden_neuron:n0.a
output_layer[13] <= hidden_neuron:n0.a
output_layer[14] <= hidden_neuron:n0.a
output_layer[15] <= hidden_neuron:n0.a
output_layer[16] <= hidden_neuron:n0.a
output_layer[17] <= hidden_neuron:n0.a
output_layer[18] <= hidden_neuron:n0.a
output_layer[19] <= hidden_neuron:n0.a
output_layer[20] <= hidden_neuron:n0.a
output_layer[21] <= hidden_neuron:n0.a
output_layer[22] <= hidden_neuron:n0.a
output_layer[23] <= hidden_neuron:n0.a
output_layer[24] <= hidden_neuron:n0.a
output_layer[25] <= hidden_neuron:n0.a
output_layer[26] <= hidden_neuron:n0.a
output_layer[27] <= hidden_neuron:n0.a
output_layer[28] <= hidden_neuron:n0.a
output_layer[29] <= hidden_neuron:n0.a
output_layer[30] <= hidden_neuron:n0.a
output_layer[31] <= hidden_neuron:n0.a
output_layer[32] <= hidden_neuron:n1.a
output_layer[33] <= hidden_neuron:n1.a
output_layer[34] <= hidden_neuron:n1.a
output_layer[35] <= hidden_neuron:n1.a
output_layer[36] <= hidden_neuron:n1.a
output_layer[37] <= hidden_neuron:n1.a
output_layer[38] <= hidden_neuron:n1.a
output_layer[39] <= hidden_neuron:n1.a
output_layer[40] <= hidden_neuron:n1.a
output_layer[41] <= hidden_neuron:n1.a
output_layer[42] <= hidden_neuron:n1.a
output_layer[43] <= hidden_neuron:n1.a
output_layer[44] <= hidden_neuron:n1.a
output_layer[45] <= hidden_neuron:n1.a
output_layer[46] <= hidden_neuron:n1.a
output_layer[47] <= hidden_neuron:n1.a
output_layer[48] <= hidden_neuron:n1.a
output_layer[49] <= hidden_neuron:n1.a
output_layer[50] <= hidden_neuron:n1.a
output_layer[51] <= hidden_neuron:n1.a
output_layer[52] <= hidden_neuron:n1.a
output_layer[53] <= hidden_neuron:n1.a
output_layer[54] <= hidden_neuron:n1.a
output_layer[55] <= hidden_neuron:n1.a
output_layer[56] <= hidden_neuron:n1.a
output_layer[57] <= hidden_neuron:n1.a
output_layer[58] <= hidden_neuron:n1.a
output_layer[59] <= hidden_neuron:n1.a
output_layer[60] <= hidden_neuron:n1.a
output_layer[61] <= hidden_neuron:n1.a
output_layer[62] <= hidden_neuron:n1.a
output_layer[63] <= hidden_neuron:n1.a
output_layer[64] <= hidden_neuron:n2.a
output_layer[65] <= hidden_neuron:n2.a
output_layer[66] <= hidden_neuron:n2.a
output_layer[67] <= hidden_neuron:n2.a
output_layer[68] <= hidden_neuron:n2.a
output_layer[69] <= hidden_neuron:n2.a
output_layer[70] <= hidden_neuron:n2.a
output_layer[71] <= hidden_neuron:n2.a
output_layer[72] <= hidden_neuron:n2.a
output_layer[73] <= hidden_neuron:n2.a
output_layer[74] <= hidden_neuron:n2.a
output_layer[75] <= hidden_neuron:n2.a
output_layer[76] <= hidden_neuron:n2.a
output_layer[77] <= hidden_neuron:n2.a
output_layer[78] <= hidden_neuron:n2.a
output_layer[79] <= hidden_neuron:n2.a
output_layer[80] <= hidden_neuron:n2.a
output_layer[81] <= hidden_neuron:n2.a
output_layer[82] <= hidden_neuron:n2.a
output_layer[83] <= hidden_neuron:n2.a
output_layer[84] <= hidden_neuron:n2.a
output_layer[85] <= hidden_neuron:n2.a
output_layer[86] <= hidden_neuron:n2.a
output_layer[87] <= hidden_neuron:n2.a
output_layer[88] <= hidden_neuron:n2.a
output_layer[89] <= hidden_neuron:n2.a
output_layer[90] <= hidden_neuron:n2.a
output_layer[91] <= hidden_neuron:n2.a
output_layer[92] <= hidden_neuron:n2.a
output_layer[93] <= hidden_neuron:n2.a
output_layer[94] <= hidden_neuron:n2.a
output_layer[95] <= hidden_neuron:n2.a


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0
clock => clock.IN2
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|relu:relu
Z[0] => a.DATAA
Z[1] => a.DATAA
Z[2] => a.DATAA
Z[3] => a.DATAA
Z[4] => a.DATAA
Z[5] => a.DATAA
Z[6] => a.DATAA
Z[7] => a.DATAA
Z[8] => a.DATAA
Z[9] => a.DATAA
Z[10] => a.DATAA
Z[11] => a.DATAA
Z[12] => a.DATAA
Z[13] => a.DATAA
Z[14] => a.DATAA
Z[15] => a.DATAA
Z[16] => a.DATAA
Z[17] => a.DATAA
Z[18] => a.DATAA
Z[19] => a.DATAA
Z[20] => a.DATAA
Z[21] => a.DATAA
Z[22] => a.DATAA
Z[23] => a.DATAA
Z[24] => a.DATAA
Z[25] => a.DATAA
Z[26] => a.DATAA
Z[27] => a.DATAA
Z[28] => a.DATAA
Z[29] => a.DATAA
Z[30] => a.DATAA
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= <GND>


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n0|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1
clock => clock.IN2
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|relu:relu
Z[0] => a.DATAA
Z[1] => a.DATAA
Z[2] => a.DATAA
Z[3] => a.DATAA
Z[4] => a.DATAA
Z[5] => a.DATAA
Z[6] => a.DATAA
Z[7] => a.DATAA
Z[8] => a.DATAA
Z[9] => a.DATAA
Z[10] => a.DATAA
Z[11] => a.DATAA
Z[12] => a.DATAA
Z[13] => a.DATAA
Z[14] => a.DATAA
Z[15] => a.DATAA
Z[16] => a.DATAA
Z[17] => a.DATAA
Z[18] => a.DATAA
Z[19] => a.DATAA
Z[20] => a.DATAA
Z[21] => a.DATAA
Z[22] => a.DATAA
Z[23] => a.DATAA
Z[24] => a.DATAA
Z[25] => a.DATAA
Z[26] => a.DATAA
Z[27] => a.DATAA
Z[28] => a.DATAA
Z[29] => a.DATAA
Z[30] => a.DATAA
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= <GND>


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2
clock => clock.IN2
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|relu:relu
Z[0] => a.DATAA
Z[1] => a.DATAA
Z[2] => a.DATAA
Z[3] => a.DATAA
Z[4] => a.DATAA
Z[5] => a.DATAA
Z[6] => a.DATAA
Z[7] => a.DATAA
Z[8] => a.DATAA
Z[9] => a.DATAA
Z[10] => a.DATAA
Z[11] => a.DATAA
Z[12] => a.DATAA
Z[13] => a.DATAA
Z[14] => a.DATAA
Z[15] => a.DATAA
Z[16] => a.DATAA
Z[17] => a.DATAA
Z[18] => a.DATAA
Z[19] => a.DATAA
Z[20] => a.DATAA
Z[21] => a.DATAA
Z[22] => a.DATAA
Z[23] => a.DATAA
Z[24] => a.DATAA
Z[25] => a.DATAA
Z[26] => a.DATAA
Z[27] => a.DATAA
Z[28] => a.DATAA
Z[29] => a.DATAA
Z[30] => a.DATAA
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= <GND>


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl1|hidden_neuron:n2|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2
clock => clock.IN3
layer_enable => layer_enable.IN3
alpha[0] => alpha[0].IN3
alpha[1] => alpha[1].IN3
alpha[2] => alpha[2].IN3
alpha[3] => alpha[3].IN3
alpha[4] => alpha[4].IN3
alpha[5] => alpha[5].IN3
alpha[6] => alpha[6].IN3
alpha[7] => alpha[7].IN3
alpha[8] => alpha[8].IN3
alpha[9] => alpha[9].IN3
alpha[10] => alpha[10].IN3
alpha[11] => alpha[11].IN3
alpha[12] => alpha[12].IN3
alpha[13] => alpha[13].IN3
alpha[14] => alpha[14].IN3
alpha[15] => alpha[15].IN3
alpha[16] => alpha[16].IN3
alpha[17] => alpha[17].IN3
alpha[18] => alpha[18].IN3
alpha[19] => alpha[19].IN3
alpha[20] => alpha[20].IN3
alpha[21] => alpha[21].IN3
alpha[22] => alpha[22].IN3
alpha[23] => alpha[23].IN3
alpha[24] => alpha[24].IN3
alpha[25] => alpha[25].IN3
alpha[26] => alpha[26].IN3
alpha[27] => alpha[27].IN3
alpha[28] => alpha[28].IN3
alpha[29] => alpha[29].IN3
alpha[30] => alpha[30].IN3
alpha[31] => alpha[31].IN3
input_layer[0] => input_layer[0].IN3
input_layer[1] => input_layer[1].IN3
input_layer[2] => input_layer[2].IN3
input_layer[3] => input_layer[3].IN3
input_layer[4] => input_layer[4].IN3
input_layer[5] => input_layer[5].IN3
input_layer[6] => input_layer[6].IN3
input_layer[7] => input_layer[7].IN3
input_layer[8] => input_layer[8].IN3
input_layer[9] => input_layer[9].IN3
input_layer[10] => input_layer[10].IN3
input_layer[11] => input_layer[11].IN3
input_layer[12] => input_layer[12].IN3
input_layer[13] => input_layer[13].IN3
input_layer[14] => input_layer[14].IN3
input_layer[15] => input_layer[15].IN3
input_layer[16] => input_layer[16].IN3
input_layer[17] => input_layer[17].IN3
input_layer[18] => input_layer[18].IN3
input_layer[19] => input_layer[19].IN3
input_layer[20] => input_layer[20].IN3
input_layer[21] => input_layer[21].IN3
input_layer[22] => input_layer[22].IN3
input_layer[23] => input_layer[23].IN3
input_layer[24] => input_layer[24].IN3
input_layer[25] => input_layer[25].IN3
input_layer[26] => input_layer[26].IN3
input_layer[27] => input_layer[27].IN3
input_layer[28] => input_layer[28].IN3
input_layer[29] => input_layer[29].IN3
input_layer[30] => input_layer[30].IN3
input_layer[31] => input_layer[31].IN3
input_layer[32] => input_layer[32].IN3
input_layer[33] => input_layer[33].IN3
input_layer[34] => input_layer[34].IN3
input_layer[35] => input_layer[35].IN3
input_layer[36] => input_layer[36].IN3
input_layer[37] => input_layer[37].IN3
input_layer[38] => input_layer[38].IN3
input_layer[39] => input_layer[39].IN3
input_layer[40] => input_layer[40].IN3
input_layer[41] => input_layer[41].IN3
input_layer[42] => input_layer[42].IN3
input_layer[43] => input_layer[43].IN3
input_layer[44] => input_layer[44].IN3
input_layer[45] => input_layer[45].IN3
input_layer[46] => input_layer[46].IN3
input_layer[47] => input_layer[47].IN3
input_layer[48] => input_layer[48].IN3
input_layer[49] => input_layer[49].IN3
input_layer[50] => input_layer[50].IN3
input_layer[51] => input_layer[51].IN3
input_layer[52] => input_layer[52].IN3
input_layer[53] => input_layer[53].IN3
input_layer[54] => input_layer[54].IN3
input_layer[55] => input_layer[55].IN3
input_layer[56] => input_layer[56].IN3
input_layer[57] => input_layer[57].IN3
input_layer[58] => input_layer[58].IN3
input_layer[59] => input_layer[59].IN3
input_layer[60] => input_layer[60].IN3
input_layer[61] => input_layer[61].IN3
input_layer[62] => input_layer[62].IN3
input_layer[63] => input_layer[63].IN3
input_layer[64] => input_layer[64].IN3
input_layer[65] => input_layer[65].IN3
input_layer[66] => input_layer[66].IN3
input_layer[67] => input_layer[67].IN3
input_layer[68] => input_layer[68].IN3
input_layer[69] => input_layer[69].IN3
input_layer[70] => input_layer[70].IN3
input_layer[71] => input_layer[71].IN3
input_layer[72] => input_layer[72].IN3
input_layer[73] => input_layer[73].IN3
input_layer[74] => input_layer[74].IN3
input_layer[75] => input_layer[75].IN3
input_layer[76] => input_layer[76].IN3
input_layer[77] => input_layer[77].IN3
input_layer[78] => input_layer[78].IN3
input_layer[79] => input_layer[79].IN3
input_layer[80] => input_layer[80].IN3
input_layer[81] => input_layer[81].IN3
input_layer[82] => input_layer[82].IN3
input_layer[83] => input_layer[83].IN3
input_layer[84] => input_layer[84].IN3
input_layer[85] => input_layer[85].IN3
input_layer[86] => input_layer[86].IN3
input_layer[87] => input_layer[87].IN3
input_layer[88] => input_layer[88].IN3
input_layer[89] => input_layer[89].IN3
input_layer[90] => input_layer[90].IN3
input_layer[91] => input_layer[91].IN3
input_layer[92] => input_layer[92].IN3
input_layer[93] => input_layer[93].IN3
input_layer[94] => input_layer[94].IN3
input_layer[95] => input_layer[95].IN3
weight_memory_address[0] => weight_memory_address[0].IN3
weight_memory_address[1] => weight_memory_address[1].IN3
layer_state[0] => layer_state[0].IN3
layer_state[1] => layer_state[1].IN3
deltafunctions_value[0] => deltafunctions_value[0].IN1
deltafunctions_value[1] => deltafunctions_value[1].IN1
deltafunctions_value[2] => deltafunctions_value[2].IN1
deltafunctions_value[3] => deltafunctions_value[3].IN1
deltafunctions_value[4] => deltafunctions_value[4].IN1
deltafunctions_value[5] => deltafunctions_value[5].IN1
deltafunctions_value[6] => deltafunctions_value[6].IN1
deltafunctions_value[7] => deltafunctions_value[7].IN1
deltafunctions_value[8] => deltafunctions_value[8].IN1
deltafunctions_value[9] => deltafunctions_value[9].IN1
deltafunctions_value[10] => deltafunctions_value[10].IN1
deltafunctions_value[11] => deltafunctions_value[11].IN1
deltafunctions_value[12] => deltafunctions_value[12].IN1
deltafunctions_value[13] => deltafunctions_value[13].IN1
deltafunctions_value[14] => deltafunctions_value[14].IN1
deltafunctions_value[15] => deltafunctions_value[15].IN1
deltafunctions_value[16] => deltafunctions_value[16].IN1
deltafunctions_value[17] => deltafunctions_value[17].IN1
deltafunctions_value[18] => deltafunctions_value[18].IN1
deltafunctions_value[19] => deltafunctions_value[19].IN1
deltafunctions_value[20] => deltafunctions_value[20].IN1
deltafunctions_value[21] => deltafunctions_value[21].IN1
deltafunctions_value[22] => deltafunctions_value[22].IN1
deltafunctions_value[23] => deltafunctions_value[23].IN1
deltafunctions_value[24] => deltafunctions_value[24].IN1
deltafunctions_value[25] => deltafunctions_value[25].IN1
deltafunctions_value[26] => deltafunctions_value[26].IN1
deltafunctions_value[27] => deltafunctions_value[27].IN1
deltafunctions_value[28] => deltafunctions_value[28].IN1
deltafunctions_value[29] => deltafunctions_value[29].IN1
deltafunctions_value[30] => deltafunctions_value[30].IN1
deltafunctions_value[31] => deltafunctions_value[31].IN1
deltafunctions_value[32] => deltafunctions_value[32].IN1
deltafunctions_value[33] => deltafunctions_value[33].IN1
deltafunctions_value[34] => deltafunctions_value[34].IN1
deltafunctions_value[35] => deltafunctions_value[35].IN1
deltafunctions_value[36] => deltafunctions_value[36].IN1
deltafunctions_value[37] => deltafunctions_value[37].IN1
deltafunctions_value[38] => deltafunctions_value[38].IN1
deltafunctions_value[39] => deltafunctions_value[39].IN1
deltafunctions_value[40] => deltafunctions_value[40].IN1
deltafunctions_value[41] => deltafunctions_value[41].IN1
deltafunctions_value[42] => deltafunctions_value[42].IN1
deltafunctions_value[43] => deltafunctions_value[43].IN1
deltafunctions_value[44] => deltafunctions_value[44].IN1
deltafunctions_value[45] => deltafunctions_value[45].IN1
deltafunctions_value[46] => deltafunctions_value[46].IN1
deltafunctions_value[47] => deltafunctions_value[47].IN1
deltafunctions_value[48] => deltafunctions_value[48].IN1
deltafunctions_value[49] => deltafunctions_value[49].IN1
deltafunctions_value[50] => deltafunctions_value[50].IN1
deltafunctions_value[51] => deltafunctions_value[51].IN1
deltafunctions_value[52] => deltafunctions_value[52].IN1
deltafunctions_value[53] => deltafunctions_value[53].IN1
deltafunctions_value[54] => deltafunctions_value[54].IN1
deltafunctions_value[55] => deltafunctions_value[55].IN1
deltafunctions_value[56] => deltafunctions_value[56].IN1
deltafunctions_value[57] => deltafunctions_value[57].IN1
deltafunctions_value[58] => deltafunctions_value[58].IN1
deltafunctions_value[59] => deltafunctions_value[59].IN1
deltafunctions_value[60] => deltafunctions_value[60].IN1
deltafunctions_value[61] => deltafunctions_value[61].IN1
deltafunctions_value[62] => deltafunctions_value[62].IN1
deltafunctions_value[63] => deltafunctions_value[63].IN1
deltafunctions_value[64] => deltafunctions_value[64].IN1
deltafunctions_value[65] => deltafunctions_value[65].IN1
deltafunctions_value[66] => deltafunctions_value[66].IN1
deltafunctions_value[67] => deltafunctions_value[67].IN1
deltafunctions_value[68] => deltafunctions_value[68].IN1
deltafunctions_value[69] => deltafunctions_value[69].IN1
deltafunctions_value[70] => deltafunctions_value[70].IN1
deltafunctions_value[71] => deltafunctions_value[71].IN1
deltafunctions_value[72] => deltafunctions_value[72].IN1
deltafunctions_value[73] => deltafunctions_value[73].IN1
deltafunctions_value[74] => deltafunctions_value[74].IN1
deltafunctions_value[75] => deltafunctions_value[75].IN1
deltafunctions_value[76] => deltafunctions_value[76].IN1
deltafunctions_value[77] => deltafunctions_value[77].IN1
deltafunctions_value[78] => deltafunctions_value[78].IN1
deltafunctions_value[79] => deltafunctions_value[79].IN1
deltafunctions_value[80] => deltafunctions_value[80].IN1
deltafunctions_value[81] => deltafunctions_value[81].IN1
deltafunctions_value[82] => deltafunctions_value[82].IN1
deltafunctions_value[83] => deltafunctions_value[83].IN1
deltafunctions_value[84] => deltafunctions_value[84].IN1
deltafunctions_value[85] => deltafunctions_value[85].IN1
deltafunctions_value[86] => deltafunctions_value[86].IN1
deltafunctions_value[87] => deltafunctions_value[87].IN1
deltafunctions_value[88] => deltafunctions_value[88].IN1
deltafunctions_value[89] => deltafunctions_value[89].IN1
deltafunctions_value[90] => deltafunctions_value[90].IN1
deltafunctions_value[91] => deltafunctions_value[91].IN1
deltafunctions_value[92] => deltafunctions_value[92].IN1
deltafunctions_value[93] => deltafunctions_value[93].IN1
deltafunctions_value[94] => deltafunctions_value[94].IN1
deltafunctions_value[95] => deltafunctions_value[95].IN1
neurons_weight[0] <= hidden_neuron:n0.weight
neurons_weight[1] <= hidden_neuron:n0.weight
neurons_weight[2] <= hidden_neuron:n0.weight
neurons_weight[3] <= hidden_neuron:n0.weight
neurons_weight[4] <= hidden_neuron:n0.weight
neurons_weight[5] <= hidden_neuron:n0.weight
neurons_weight[6] <= hidden_neuron:n0.weight
neurons_weight[7] <= hidden_neuron:n0.weight
neurons_weight[8] <= hidden_neuron:n0.weight
neurons_weight[9] <= hidden_neuron:n0.weight
neurons_weight[10] <= hidden_neuron:n0.weight
neurons_weight[11] <= hidden_neuron:n0.weight
neurons_weight[12] <= hidden_neuron:n0.weight
neurons_weight[13] <= hidden_neuron:n0.weight
neurons_weight[14] <= hidden_neuron:n0.weight
neurons_weight[15] <= hidden_neuron:n0.weight
neurons_weight[16] <= hidden_neuron:n0.weight
neurons_weight[17] <= hidden_neuron:n0.weight
neurons_weight[18] <= hidden_neuron:n0.weight
neurons_weight[19] <= hidden_neuron:n0.weight
neurons_weight[20] <= hidden_neuron:n0.weight
neurons_weight[21] <= hidden_neuron:n0.weight
neurons_weight[22] <= hidden_neuron:n0.weight
neurons_weight[23] <= hidden_neuron:n0.weight
neurons_weight[24] <= hidden_neuron:n0.weight
neurons_weight[25] <= hidden_neuron:n0.weight
neurons_weight[26] <= hidden_neuron:n0.weight
neurons_weight[27] <= hidden_neuron:n0.weight
neurons_weight[28] <= hidden_neuron:n0.weight
neurons_weight[29] <= hidden_neuron:n0.weight
neurons_weight[30] <= hidden_neuron:n0.weight
neurons_weight[31] <= hidden_neuron:n0.weight
neurons_weight[32] <= hidden_neuron:n1.weight
neurons_weight[33] <= hidden_neuron:n1.weight
neurons_weight[34] <= hidden_neuron:n1.weight
neurons_weight[35] <= hidden_neuron:n1.weight
neurons_weight[36] <= hidden_neuron:n1.weight
neurons_weight[37] <= hidden_neuron:n1.weight
neurons_weight[38] <= hidden_neuron:n1.weight
neurons_weight[39] <= hidden_neuron:n1.weight
neurons_weight[40] <= hidden_neuron:n1.weight
neurons_weight[41] <= hidden_neuron:n1.weight
neurons_weight[42] <= hidden_neuron:n1.weight
neurons_weight[43] <= hidden_neuron:n1.weight
neurons_weight[44] <= hidden_neuron:n1.weight
neurons_weight[45] <= hidden_neuron:n1.weight
neurons_weight[46] <= hidden_neuron:n1.weight
neurons_weight[47] <= hidden_neuron:n1.weight
neurons_weight[48] <= hidden_neuron:n1.weight
neurons_weight[49] <= hidden_neuron:n1.weight
neurons_weight[50] <= hidden_neuron:n1.weight
neurons_weight[51] <= hidden_neuron:n1.weight
neurons_weight[52] <= hidden_neuron:n1.weight
neurons_weight[53] <= hidden_neuron:n1.weight
neurons_weight[54] <= hidden_neuron:n1.weight
neurons_weight[55] <= hidden_neuron:n1.weight
neurons_weight[56] <= hidden_neuron:n1.weight
neurons_weight[57] <= hidden_neuron:n1.weight
neurons_weight[58] <= hidden_neuron:n1.weight
neurons_weight[59] <= hidden_neuron:n1.weight
neurons_weight[60] <= hidden_neuron:n1.weight
neurons_weight[61] <= hidden_neuron:n1.weight
neurons_weight[62] <= hidden_neuron:n1.weight
neurons_weight[63] <= hidden_neuron:n1.weight
neurons_weight[64] <= hidden_neuron:n2.weight
neurons_weight[65] <= hidden_neuron:n2.weight
neurons_weight[66] <= hidden_neuron:n2.weight
neurons_weight[67] <= hidden_neuron:n2.weight
neurons_weight[68] <= hidden_neuron:n2.weight
neurons_weight[69] <= hidden_neuron:n2.weight
neurons_weight[70] <= hidden_neuron:n2.weight
neurons_weight[71] <= hidden_neuron:n2.weight
neurons_weight[72] <= hidden_neuron:n2.weight
neurons_weight[73] <= hidden_neuron:n2.weight
neurons_weight[74] <= hidden_neuron:n2.weight
neurons_weight[75] <= hidden_neuron:n2.weight
neurons_weight[76] <= hidden_neuron:n2.weight
neurons_weight[77] <= hidden_neuron:n2.weight
neurons_weight[78] <= hidden_neuron:n2.weight
neurons_weight[79] <= hidden_neuron:n2.weight
neurons_weight[80] <= hidden_neuron:n2.weight
neurons_weight[81] <= hidden_neuron:n2.weight
neurons_weight[82] <= hidden_neuron:n2.weight
neurons_weight[83] <= hidden_neuron:n2.weight
neurons_weight[84] <= hidden_neuron:n2.weight
neurons_weight[85] <= hidden_neuron:n2.weight
neurons_weight[86] <= hidden_neuron:n2.weight
neurons_weight[87] <= hidden_neuron:n2.weight
neurons_weight[88] <= hidden_neuron:n2.weight
neurons_weight[89] <= hidden_neuron:n2.weight
neurons_weight[90] <= hidden_neuron:n2.weight
neurons_weight[91] <= hidden_neuron:n2.weight
neurons_weight[92] <= hidden_neuron:n2.weight
neurons_weight[93] <= hidden_neuron:n2.weight
neurons_weight[94] <= hidden_neuron:n2.weight
neurons_weight[95] <= hidden_neuron:n2.weight
output_layer[0] <= hidden_neuron:n0.a
output_layer[1] <= hidden_neuron:n0.a
output_layer[2] <= hidden_neuron:n0.a
output_layer[3] <= hidden_neuron:n0.a
output_layer[4] <= hidden_neuron:n0.a
output_layer[5] <= hidden_neuron:n0.a
output_layer[6] <= hidden_neuron:n0.a
output_layer[7] <= hidden_neuron:n0.a
output_layer[8] <= hidden_neuron:n0.a
output_layer[9] <= hidden_neuron:n0.a
output_layer[10] <= hidden_neuron:n0.a
output_layer[11] <= hidden_neuron:n0.a
output_layer[12] <= hidden_neuron:n0.a
output_layer[13] <= hidden_neuron:n0.a
output_layer[14] <= hidden_neuron:n0.a
output_layer[15] <= hidden_neuron:n0.a
output_layer[16] <= hidden_neuron:n0.a
output_layer[17] <= hidden_neuron:n0.a
output_layer[18] <= hidden_neuron:n0.a
output_layer[19] <= hidden_neuron:n0.a
output_layer[20] <= hidden_neuron:n0.a
output_layer[21] <= hidden_neuron:n0.a
output_layer[22] <= hidden_neuron:n0.a
output_layer[23] <= hidden_neuron:n0.a
output_layer[24] <= hidden_neuron:n0.a
output_layer[25] <= hidden_neuron:n0.a
output_layer[26] <= hidden_neuron:n0.a
output_layer[27] <= hidden_neuron:n0.a
output_layer[28] <= hidden_neuron:n0.a
output_layer[29] <= hidden_neuron:n0.a
output_layer[30] <= hidden_neuron:n0.a
output_layer[31] <= hidden_neuron:n0.a
output_layer[32] <= hidden_neuron:n1.a
output_layer[33] <= hidden_neuron:n1.a
output_layer[34] <= hidden_neuron:n1.a
output_layer[35] <= hidden_neuron:n1.a
output_layer[36] <= hidden_neuron:n1.a
output_layer[37] <= hidden_neuron:n1.a
output_layer[38] <= hidden_neuron:n1.a
output_layer[39] <= hidden_neuron:n1.a
output_layer[40] <= hidden_neuron:n1.a
output_layer[41] <= hidden_neuron:n1.a
output_layer[42] <= hidden_neuron:n1.a
output_layer[43] <= hidden_neuron:n1.a
output_layer[44] <= hidden_neuron:n1.a
output_layer[45] <= hidden_neuron:n1.a
output_layer[46] <= hidden_neuron:n1.a
output_layer[47] <= hidden_neuron:n1.a
output_layer[48] <= hidden_neuron:n1.a
output_layer[49] <= hidden_neuron:n1.a
output_layer[50] <= hidden_neuron:n1.a
output_layer[51] <= hidden_neuron:n1.a
output_layer[52] <= hidden_neuron:n1.a
output_layer[53] <= hidden_neuron:n1.a
output_layer[54] <= hidden_neuron:n1.a
output_layer[55] <= hidden_neuron:n1.a
output_layer[56] <= hidden_neuron:n1.a
output_layer[57] <= hidden_neuron:n1.a
output_layer[58] <= hidden_neuron:n1.a
output_layer[59] <= hidden_neuron:n1.a
output_layer[60] <= hidden_neuron:n1.a
output_layer[61] <= hidden_neuron:n1.a
output_layer[62] <= hidden_neuron:n1.a
output_layer[63] <= hidden_neuron:n1.a
output_layer[64] <= hidden_neuron:n2.a
output_layer[65] <= hidden_neuron:n2.a
output_layer[66] <= hidden_neuron:n2.a
output_layer[67] <= hidden_neuron:n2.a
output_layer[68] <= hidden_neuron:n2.a
output_layer[69] <= hidden_neuron:n2.a
output_layer[70] <= hidden_neuron:n2.a
output_layer[71] <= hidden_neuron:n2.a
output_layer[72] <= hidden_neuron:n2.a
output_layer[73] <= hidden_neuron:n2.a
output_layer[74] <= hidden_neuron:n2.a
output_layer[75] <= hidden_neuron:n2.a
output_layer[76] <= hidden_neuron:n2.a
output_layer[77] <= hidden_neuron:n2.a
output_layer[78] <= hidden_neuron:n2.a
output_layer[79] <= hidden_neuron:n2.a
output_layer[80] <= hidden_neuron:n2.a
output_layer[81] <= hidden_neuron:n2.a
output_layer[82] <= hidden_neuron:n2.a
output_layer[83] <= hidden_neuron:n2.a
output_layer[84] <= hidden_neuron:n2.a
output_layer[85] <= hidden_neuron:n2.a
output_layer[86] <= hidden_neuron:n2.a
output_layer[87] <= hidden_neuron:n2.a
output_layer[88] <= hidden_neuron:n2.a
output_layer[89] <= hidden_neuron:n2.a
output_layer[90] <= hidden_neuron:n2.a
output_layer[91] <= hidden_neuron:n2.a
output_layer[92] <= hidden_neuron:n2.a
output_layer[93] <= hidden_neuron:n2.a
output_layer[94] <= hidden_neuron:n2.a
output_layer[95] <= hidden_neuron:n2.a


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0
clock => clock.IN2
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|relu:relu
Z[0] => a.DATAA
Z[1] => a.DATAA
Z[2] => a.DATAA
Z[3] => a.DATAA
Z[4] => a.DATAA
Z[5] => a.DATAA
Z[6] => a.DATAA
Z[7] => a.DATAA
Z[8] => a.DATAA
Z[9] => a.DATAA
Z[10] => a.DATAA
Z[11] => a.DATAA
Z[12] => a.DATAA
Z[13] => a.DATAA
Z[14] => a.DATAA
Z[15] => a.DATAA
Z[16] => a.DATAA
Z[17] => a.DATAA
Z[18] => a.DATAA
Z[19] => a.DATAA
Z[20] => a.DATAA
Z[21] => a.DATAA
Z[22] => a.DATAA
Z[23] => a.DATAA
Z[24] => a.DATAA
Z[25] => a.DATAA
Z[26] => a.DATAA
Z[27] => a.DATAA
Z[28] => a.DATAA
Z[29] => a.DATAA
Z[30] => a.DATAA
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= <GND>


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n0|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1
clock => clock.IN2
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|relu:relu
Z[0] => a.DATAA
Z[1] => a.DATAA
Z[2] => a.DATAA
Z[3] => a.DATAA
Z[4] => a.DATAA
Z[5] => a.DATAA
Z[6] => a.DATAA
Z[7] => a.DATAA
Z[8] => a.DATAA
Z[9] => a.DATAA
Z[10] => a.DATAA
Z[11] => a.DATAA
Z[12] => a.DATAA
Z[13] => a.DATAA
Z[14] => a.DATAA
Z[15] => a.DATAA
Z[16] => a.DATAA
Z[17] => a.DATAA
Z[18] => a.DATAA
Z[19] => a.DATAA
Z[20] => a.DATAA
Z[21] => a.DATAA
Z[22] => a.DATAA
Z[23] => a.DATAA
Z[24] => a.DATAA
Z[25] => a.DATAA
Z[26] => a.DATAA
Z[27] => a.DATAA
Z[28] => a.DATAA
Z[29] => a.DATAA
Z[30] => a.DATAA
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= <GND>


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2
clock => clock.IN2
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|relu:relu
Z[0] => a.DATAA
Z[1] => a.DATAA
Z[2] => a.DATAA
Z[3] => a.DATAA
Z[4] => a.DATAA
Z[5] => a.DATAA
Z[6] => a.DATAA
Z[7] => a.DATAA
Z[8] => a.DATAA
Z[9] => a.DATAA
Z[10] => a.DATAA
Z[11] => a.DATAA
Z[12] => a.DATAA
Z[13] => a.DATAA
Z[14] => a.DATAA
Z[15] => a.DATAA
Z[16] => a.DATAA
Z[17] => a.DATAA
Z[18] => a.DATAA
Z[19] => a.DATAA
Z[20] => a.DATAA
Z[21] => a.DATAA
Z[22] => a.DATAA
Z[23] => a.DATAA
Z[24] => a.DATAA
Z[25] => a.DATAA
Z[26] => a.DATAA
Z[27] => a.DATAA
Z[28] => a.DATAA
Z[29] => a.DATAA
Z[30] => a.DATAA
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
Z[31] => a.OUTPUTSELECT
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= <GND>


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|hidden_layer:hl2|hidden_neuron:n2|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl
clock => clock.IN3
layer_enable => layer_enable.IN3
alpha[0] => alpha[0].IN3
alpha[1] => alpha[1].IN3
alpha[2] => alpha[2].IN3
alpha[3] => alpha[3].IN3
alpha[4] => alpha[4].IN3
alpha[5] => alpha[5].IN3
alpha[6] => alpha[6].IN3
alpha[7] => alpha[7].IN3
alpha[8] => alpha[8].IN3
alpha[9] => alpha[9].IN3
alpha[10] => alpha[10].IN3
alpha[11] => alpha[11].IN3
alpha[12] => alpha[12].IN3
alpha[13] => alpha[13].IN3
alpha[14] => alpha[14].IN3
alpha[15] => alpha[15].IN3
alpha[16] => alpha[16].IN3
alpha[17] => alpha[17].IN3
alpha[18] => alpha[18].IN3
alpha[19] => alpha[19].IN3
alpha[20] => alpha[20].IN3
alpha[21] => alpha[21].IN3
alpha[22] => alpha[22].IN3
alpha[23] => alpha[23].IN3
alpha[24] => alpha[24].IN3
alpha[25] => alpha[25].IN3
alpha[26] => alpha[26].IN3
alpha[27] => alpha[27].IN3
alpha[28] => alpha[28].IN3
alpha[29] => alpha[29].IN3
alpha[30] => alpha[30].IN3
alpha[31] => alpha[31].IN3
input_layer[0] => input_layer[0].IN3
input_layer[1] => input_layer[1].IN3
input_layer[2] => input_layer[2].IN3
input_layer[3] => input_layer[3].IN3
input_layer[4] => input_layer[4].IN3
input_layer[5] => input_layer[5].IN3
input_layer[6] => input_layer[6].IN3
input_layer[7] => input_layer[7].IN3
input_layer[8] => input_layer[8].IN3
input_layer[9] => input_layer[9].IN3
input_layer[10] => input_layer[10].IN3
input_layer[11] => input_layer[11].IN3
input_layer[12] => input_layer[12].IN3
input_layer[13] => input_layer[13].IN3
input_layer[14] => input_layer[14].IN3
input_layer[15] => input_layer[15].IN3
input_layer[16] => input_layer[16].IN3
input_layer[17] => input_layer[17].IN3
input_layer[18] => input_layer[18].IN3
input_layer[19] => input_layer[19].IN3
input_layer[20] => input_layer[20].IN3
input_layer[21] => input_layer[21].IN3
input_layer[22] => input_layer[22].IN3
input_layer[23] => input_layer[23].IN3
input_layer[24] => input_layer[24].IN3
input_layer[25] => input_layer[25].IN3
input_layer[26] => input_layer[26].IN3
input_layer[27] => input_layer[27].IN3
input_layer[28] => input_layer[28].IN3
input_layer[29] => input_layer[29].IN3
input_layer[30] => input_layer[30].IN3
input_layer[31] => input_layer[31].IN3
input_layer[32] => input_layer[32].IN3
input_layer[33] => input_layer[33].IN3
input_layer[34] => input_layer[34].IN3
input_layer[35] => input_layer[35].IN3
input_layer[36] => input_layer[36].IN3
input_layer[37] => input_layer[37].IN3
input_layer[38] => input_layer[38].IN3
input_layer[39] => input_layer[39].IN3
input_layer[40] => input_layer[40].IN3
input_layer[41] => input_layer[41].IN3
input_layer[42] => input_layer[42].IN3
input_layer[43] => input_layer[43].IN3
input_layer[44] => input_layer[44].IN3
input_layer[45] => input_layer[45].IN3
input_layer[46] => input_layer[46].IN3
input_layer[47] => input_layer[47].IN3
input_layer[48] => input_layer[48].IN3
input_layer[49] => input_layer[49].IN3
input_layer[50] => input_layer[50].IN3
input_layer[51] => input_layer[51].IN3
input_layer[52] => input_layer[52].IN3
input_layer[53] => input_layer[53].IN3
input_layer[54] => input_layer[54].IN3
input_layer[55] => input_layer[55].IN3
input_layer[56] => input_layer[56].IN3
input_layer[57] => input_layer[57].IN3
input_layer[58] => input_layer[58].IN3
input_layer[59] => input_layer[59].IN3
input_layer[60] => input_layer[60].IN3
input_layer[61] => input_layer[61].IN3
input_layer[62] => input_layer[62].IN3
input_layer[63] => input_layer[63].IN3
input_layer[64] => input_layer[64].IN3
input_layer[65] => input_layer[65].IN3
input_layer[66] => input_layer[66].IN3
input_layer[67] => input_layer[67].IN3
input_layer[68] => input_layer[68].IN3
input_layer[69] => input_layer[69].IN3
input_layer[70] => input_layer[70].IN3
input_layer[71] => input_layer[71].IN3
input_layer[72] => input_layer[72].IN3
input_layer[73] => input_layer[73].IN3
input_layer[74] => input_layer[74].IN3
input_layer[75] => input_layer[75].IN3
input_layer[76] => input_layer[76].IN3
input_layer[77] => input_layer[77].IN3
input_layer[78] => input_layer[78].IN3
input_layer[79] => input_layer[79].IN3
input_layer[80] => input_layer[80].IN3
input_layer[81] => input_layer[81].IN3
input_layer[82] => input_layer[82].IN3
input_layer[83] => input_layer[83].IN3
input_layer[84] => input_layer[84].IN3
input_layer[85] => input_layer[85].IN3
input_layer[86] => input_layer[86].IN3
input_layer[87] => input_layer[87].IN3
input_layer[88] => input_layer[88].IN3
input_layer[89] => input_layer[89].IN3
input_layer[90] => input_layer[90].IN3
input_layer[91] => input_layer[91].IN3
input_layer[92] => input_layer[92].IN3
input_layer[93] => input_layer[93].IN3
input_layer[94] => input_layer[94].IN3
input_layer[95] => input_layer[95].IN3
weight_memory_address[0] => weight_memory_address[0].IN3
weight_memory_address[1] => weight_memory_address[1].IN3
deltafunctions_value[0] => deltafunctions_value[0].IN1
deltafunctions_value[1] => deltafunctions_value[1].IN1
deltafunctions_value[2] => deltafunctions_value[2].IN1
deltafunctions_value[3] => deltafunctions_value[3].IN1
deltafunctions_value[4] => deltafunctions_value[4].IN1
deltafunctions_value[5] => deltafunctions_value[5].IN1
deltafunctions_value[6] => deltafunctions_value[6].IN1
deltafunctions_value[7] => deltafunctions_value[7].IN1
deltafunctions_value[8] => deltafunctions_value[8].IN1
deltafunctions_value[9] => deltafunctions_value[9].IN1
deltafunctions_value[10] => deltafunctions_value[10].IN1
deltafunctions_value[11] => deltafunctions_value[11].IN1
deltafunctions_value[12] => deltafunctions_value[12].IN1
deltafunctions_value[13] => deltafunctions_value[13].IN1
deltafunctions_value[14] => deltafunctions_value[14].IN1
deltafunctions_value[15] => deltafunctions_value[15].IN1
deltafunctions_value[16] => deltafunctions_value[16].IN1
deltafunctions_value[17] => deltafunctions_value[17].IN1
deltafunctions_value[18] => deltafunctions_value[18].IN1
deltafunctions_value[19] => deltafunctions_value[19].IN1
deltafunctions_value[20] => deltafunctions_value[20].IN1
deltafunctions_value[21] => deltafunctions_value[21].IN1
deltafunctions_value[22] => deltafunctions_value[22].IN1
deltafunctions_value[23] => deltafunctions_value[23].IN1
deltafunctions_value[24] => deltafunctions_value[24].IN1
deltafunctions_value[25] => deltafunctions_value[25].IN1
deltafunctions_value[26] => deltafunctions_value[26].IN1
deltafunctions_value[27] => deltafunctions_value[27].IN1
deltafunctions_value[28] => deltafunctions_value[28].IN1
deltafunctions_value[29] => deltafunctions_value[29].IN1
deltafunctions_value[30] => deltafunctions_value[30].IN1
deltafunctions_value[31] => deltafunctions_value[31].IN1
deltafunctions_value[32] => deltafunctions_value[32].IN1
deltafunctions_value[33] => deltafunctions_value[33].IN1
deltafunctions_value[34] => deltafunctions_value[34].IN1
deltafunctions_value[35] => deltafunctions_value[35].IN1
deltafunctions_value[36] => deltafunctions_value[36].IN1
deltafunctions_value[37] => deltafunctions_value[37].IN1
deltafunctions_value[38] => deltafunctions_value[38].IN1
deltafunctions_value[39] => deltafunctions_value[39].IN1
deltafunctions_value[40] => deltafunctions_value[40].IN1
deltafunctions_value[41] => deltafunctions_value[41].IN1
deltafunctions_value[42] => deltafunctions_value[42].IN1
deltafunctions_value[43] => deltafunctions_value[43].IN1
deltafunctions_value[44] => deltafunctions_value[44].IN1
deltafunctions_value[45] => deltafunctions_value[45].IN1
deltafunctions_value[46] => deltafunctions_value[46].IN1
deltafunctions_value[47] => deltafunctions_value[47].IN1
deltafunctions_value[48] => deltafunctions_value[48].IN1
deltafunctions_value[49] => deltafunctions_value[49].IN1
deltafunctions_value[50] => deltafunctions_value[50].IN1
deltafunctions_value[51] => deltafunctions_value[51].IN1
deltafunctions_value[52] => deltafunctions_value[52].IN1
deltafunctions_value[53] => deltafunctions_value[53].IN1
deltafunctions_value[54] => deltafunctions_value[54].IN1
deltafunctions_value[55] => deltafunctions_value[55].IN1
deltafunctions_value[56] => deltafunctions_value[56].IN1
deltafunctions_value[57] => deltafunctions_value[57].IN1
deltafunctions_value[58] => deltafunctions_value[58].IN1
deltafunctions_value[59] => deltafunctions_value[59].IN1
deltafunctions_value[60] => deltafunctions_value[60].IN1
deltafunctions_value[61] => deltafunctions_value[61].IN1
deltafunctions_value[62] => deltafunctions_value[62].IN1
deltafunctions_value[63] => deltafunctions_value[63].IN1
deltafunctions_value[64] => deltafunctions_value[64].IN1
deltafunctions_value[65] => deltafunctions_value[65].IN1
deltafunctions_value[66] => deltafunctions_value[66].IN1
deltafunctions_value[67] => deltafunctions_value[67].IN1
deltafunctions_value[68] => deltafunctions_value[68].IN1
deltafunctions_value[69] => deltafunctions_value[69].IN1
deltafunctions_value[70] => deltafunctions_value[70].IN1
deltafunctions_value[71] => deltafunctions_value[71].IN1
deltafunctions_value[72] => deltafunctions_value[72].IN1
deltafunctions_value[73] => deltafunctions_value[73].IN1
deltafunctions_value[74] => deltafunctions_value[74].IN1
deltafunctions_value[75] => deltafunctions_value[75].IN1
deltafunctions_value[76] => deltafunctions_value[76].IN1
deltafunctions_value[77] => deltafunctions_value[77].IN1
deltafunctions_value[78] => deltafunctions_value[78].IN1
deltafunctions_value[79] => deltafunctions_value[79].IN1
deltafunctions_value[80] => deltafunctions_value[80].IN1
deltafunctions_value[81] => deltafunctions_value[81].IN1
deltafunctions_value[82] => deltafunctions_value[82].IN1
deltafunctions_value[83] => deltafunctions_value[83].IN1
deltafunctions_value[84] => deltafunctions_value[84].IN1
deltafunctions_value[85] => deltafunctions_value[85].IN1
deltafunctions_value[86] => deltafunctions_value[86].IN1
deltafunctions_value[87] => deltafunctions_value[87].IN1
deltafunctions_value[88] => deltafunctions_value[88].IN1
deltafunctions_value[89] => deltafunctions_value[89].IN1
deltafunctions_value[90] => deltafunctions_value[90].IN1
deltafunctions_value[91] => deltafunctions_value[91].IN1
deltafunctions_value[92] => deltafunctions_value[92].IN1
deltafunctions_value[93] => deltafunctions_value[93].IN1
deltafunctions_value[94] => deltafunctions_value[94].IN1
deltafunctions_value[95] => deltafunctions_value[95].IN1
layer_state[0] => layer_state[0].IN3
layer_state[1] => layer_state[1].IN3
neurons_weight[0] <= softmax_neuron:sn1.weight
neurons_weight[1] <= softmax_neuron:sn1.weight
neurons_weight[2] <= softmax_neuron:sn1.weight
neurons_weight[3] <= softmax_neuron:sn1.weight
neurons_weight[4] <= softmax_neuron:sn1.weight
neurons_weight[5] <= softmax_neuron:sn1.weight
neurons_weight[6] <= softmax_neuron:sn1.weight
neurons_weight[7] <= softmax_neuron:sn1.weight
neurons_weight[8] <= softmax_neuron:sn1.weight
neurons_weight[9] <= softmax_neuron:sn1.weight
neurons_weight[10] <= softmax_neuron:sn1.weight
neurons_weight[11] <= softmax_neuron:sn1.weight
neurons_weight[12] <= softmax_neuron:sn1.weight
neurons_weight[13] <= softmax_neuron:sn1.weight
neurons_weight[14] <= softmax_neuron:sn1.weight
neurons_weight[15] <= softmax_neuron:sn1.weight
neurons_weight[16] <= softmax_neuron:sn1.weight
neurons_weight[17] <= softmax_neuron:sn1.weight
neurons_weight[18] <= softmax_neuron:sn1.weight
neurons_weight[19] <= softmax_neuron:sn1.weight
neurons_weight[20] <= softmax_neuron:sn1.weight
neurons_weight[21] <= softmax_neuron:sn1.weight
neurons_weight[22] <= softmax_neuron:sn1.weight
neurons_weight[23] <= softmax_neuron:sn1.weight
neurons_weight[24] <= softmax_neuron:sn1.weight
neurons_weight[25] <= softmax_neuron:sn1.weight
neurons_weight[26] <= softmax_neuron:sn1.weight
neurons_weight[27] <= softmax_neuron:sn1.weight
neurons_weight[28] <= softmax_neuron:sn1.weight
neurons_weight[29] <= softmax_neuron:sn1.weight
neurons_weight[30] <= softmax_neuron:sn1.weight
neurons_weight[31] <= softmax_neuron:sn1.weight
neurons_weight[32] <= softmax_neuron:sn2.weight
neurons_weight[33] <= softmax_neuron:sn2.weight
neurons_weight[34] <= softmax_neuron:sn2.weight
neurons_weight[35] <= softmax_neuron:sn2.weight
neurons_weight[36] <= softmax_neuron:sn2.weight
neurons_weight[37] <= softmax_neuron:sn2.weight
neurons_weight[38] <= softmax_neuron:sn2.weight
neurons_weight[39] <= softmax_neuron:sn2.weight
neurons_weight[40] <= softmax_neuron:sn2.weight
neurons_weight[41] <= softmax_neuron:sn2.weight
neurons_weight[42] <= softmax_neuron:sn2.weight
neurons_weight[43] <= softmax_neuron:sn2.weight
neurons_weight[44] <= softmax_neuron:sn2.weight
neurons_weight[45] <= softmax_neuron:sn2.weight
neurons_weight[46] <= softmax_neuron:sn2.weight
neurons_weight[47] <= softmax_neuron:sn2.weight
neurons_weight[48] <= softmax_neuron:sn2.weight
neurons_weight[49] <= softmax_neuron:sn2.weight
neurons_weight[50] <= softmax_neuron:sn2.weight
neurons_weight[51] <= softmax_neuron:sn2.weight
neurons_weight[52] <= softmax_neuron:sn2.weight
neurons_weight[53] <= softmax_neuron:sn2.weight
neurons_weight[54] <= softmax_neuron:sn2.weight
neurons_weight[55] <= softmax_neuron:sn2.weight
neurons_weight[56] <= softmax_neuron:sn2.weight
neurons_weight[57] <= softmax_neuron:sn2.weight
neurons_weight[58] <= softmax_neuron:sn2.weight
neurons_weight[59] <= softmax_neuron:sn2.weight
neurons_weight[60] <= softmax_neuron:sn2.weight
neurons_weight[61] <= softmax_neuron:sn2.weight
neurons_weight[62] <= softmax_neuron:sn2.weight
neurons_weight[63] <= softmax_neuron:sn2.weight
neurons_weight[64] <= softmax_neuron:sn3.weight
neurons_weight[65] <= softmax_neuron:sn3.weight
neurons_weight[66] <= softmax_neuron:sn3.weight
neurons_weight[67] <= softmax_neuron:sn3.weight
neurons_weight[68] <= softmax_neuron:sn3.weight
neurons_weight[69] <= softmax_neuron:sn3.weight
neurons_weight[70] <= softmax_neuron:sn3.weight
neurons_weight[71] <= softmax_neuron:sn3.weight
neurons_weight[72] <= softmax_neuron:sn3.weight
neurons_weight[73] <= softmax_neuron:sn3.weight
neurons_weight[74] <= softmax_neuron:sn3.weight
neurons_weight[75] <= softmax_neuron:sn3.weight
neurons_weight[76] <= softmax_neuron:sn3.weight
neurons_weight[77] <= softmax_neuron:sn3.weight
neurons_weight[78] <= softmax_neuron:sn3.weight
neurons_weight[79] <= softmax_neuron:sn3.weight
neurons_weight[80] <= softmax_neuron:sn3.weight
neurons_weight[81] <= softmax_neuron:sn3.weight
neurons_weight[82] <= softmax_neuron:sn3.weight
neurons_weight[83] <= softmax_neuron:sn3.weight
neurons_weight[84] <= softmax_neuron:sn3.weight
neurons_weight[85] <= softmax_neuron:sn3.weight
neurons_weight[86] <= softmax_neuron:sn3.weight
neurons_weight[87] <= softmax_neuron:sn3.weight
neurons_weight[88] <= softmax_neuron:sn3.weight
neurons_weight[89] <= softmax_neuron:sn3.weight
neurons_weight[90] <= softmax_neuron:sn3.weight
neurons_weight[91] <= softmax_neuron:sn3.weight
neurons_weight[92] <= softmax_neuron:sn3.weight
neurons_weight[93] <= softmax_neuron:sn3.weight
neurons_weight[94] <= softmax_neuron:sn3.weight
neurons_weight[95] <= softmax_neuron:sn3.weight
output_layer[0] <= softmax_neuron:sn1.a
output_layer[1] <= softmax_neuron:sn1.a
output_layer[2] <= softmax_neuron:sn1.a
output_layer[3] <= softmax_neuron:sn1.a
output_layer[4] <= softmax_neuron:sn1.a
output_layer[5] <= softmax_neuron:sn1.a
output_layer[6] <= softmax_neuron:sn1.a
output_layer[7] <= softmax_neuron:sn1.a
output_layer[8] <= softmax_neuron:sn1.a
output_layer[9] <= softmax_neuron:sn1.a
output_layer[10] <= softmax_neuron:sn1.a
output_layer[11] <= softmax_neuron:sn1.a
output_layer[12] <= softmax_neuron:sn1.a
output_layer[13] <= softmax_neuron:sn1.a
output_layer[14] <= softmax_neuron:sn1.a
output_layer[15] <= softmax_neuron:sn1.a
output_layer[16] <= softmax_neuron:sn1.a
output_layer[17] <= softmax_neuron:sn1.a
output_layer[18] <= softmax_neuron:sn1.a
output_layer[19] <= softmax_neuron:sn1.a
output_layer[20] <= softmax_neuron:sn1.a
output_layer[21] <= softmax_neuron:sn1.a
output_layer[22] <= softmax_neuron:sn1.a
output_layer[23] <= softmax_neuron:sn1.a
output_layer[24] <= softmax_neuron:sn1.a
output_layer[25] <= softmax_neuron:sn1.a
output_layer[26] <= softmax_neuron:sn1.a
output_layer[27] <= softmax_neuron:sn1.a
output_layer[28] <= softmax_neuron:sn1.a
output_layer[29] <= softmax_neuron:sn1.a
output_layer[30] <= softmax_neuron:sn1.a
output_layer[31] <= softmax_neuron:sn1.a
output_layer[32] <= softmax_neuron:sn2.a
output_layer[33] <= softmax_neuron:sn2.a
output_layer[34] <= softmax_neuron:sn2.a
output_layer[35] <= softmax_neuron:sn2.a
output_layer[36] <= softmax_neuron:sn2.a
output_layer[37] <= softmax_neuron:sn2.a
output_layer[38] <= softmax_neuron:sn2.a
output_layer[39] <= softmax_neuron:sn2.a
output_layer[40] <= softmax_neuron:sn2.a
output_layer[41] <= softmax_neuron:sn2.a
output_layer[42] <= softmax_neuron:sn2.a
output_layer[43] <= softmax_neuron:sn2.a
output_layer[44] <= softmax_neuron:sn2.a
output_layer[45] <= softmax_neuron:sn2.a
output_layer[46] <= softmax_neuron:sn2.a
output_layer[47] <= softmax_neuron:sn2.a
output_layer[48] <= softmax_neuron:sn2.a
output_layer[49] <= softmax_neuron:sn2.a
output_layer[50] <= softmax_neuron:sn2.a
output_layer[51] <= softmax_neuron:sn2.a
output_layer[52] <= softmax_neuron:sn2.a
output_layer[53] <= softmax_neuron:sn2.a
output_layer[54] <= softmax_neuron:sn2.a
output_layer[55] <= softmax_neuron:sn2.a
output_layer[56] <= softmax_neuron:sn2.a
output_layer[57] <= softmax_neuron:sn2.a
output_layer[58] <= softmax_neuron:sn2.a
output_layer[59] <= softmax_neuron:sn2.a
output_layer[60] <= softmax_neuron:sn2.a
output_layer[61] <= softmax_neuron:sn2.a
output_layer[62] <= softmax_neuron:sn2.a
output_layer[63] <= softmax_neuron:sn2.a
output_layer[64] <= softmax_neuron:sn3.a
output_layer[65] <= softmax_neuron:sn3.a
output_layer[66] <= softmax_neuron:sn3.a
output_layer[67] <= softmax_neuron:sn3.a
output_layer[68] <= softmax_neuron:sn3.a
output_layer[69] <= softmax_neuron:sn3.a
output_layer[70] <= softmax_neuron:sn3.a
output_layer[71] <= softmax_neuron:sn3.a
output_layer[72] <= softmax_neuron:sn3.a
output_layer[73] <= softmax_neuron:sn3.a
output_layer[74] <= softmax_neuron:sn3.a
output_layer[75] <= softmax_neuron:sn3.a
output_layer[76] <= softmax_neuron:sn3.a
output_layer[77] <= softmax_neuron:sn3.a
output_layer[78] <= softmax_neuron:sn3.a
output_layer[79] <= softmax_neuron:sn3.a
output_layer[80] <= softmax_neuron:sn3.a
output_layer[81] <= softmax_neuron:sn3.a
output_layer[82] <= softmax_neuron:sn3.a
output_layer[83] <= softmax_neuron:sn3.a
output_layer[84] <= softmax_neuron:sn3.a
output_layer[85] <= softmax_neuron:sn3.a
output_layer[86] <= softmax_neuron:sn3.a
output_layer[87] <= softmax_neuron:sn3.a
output_layer[88] <= softmax_neuron:sn3.a
output_layer[89] <= softmax_neuron:sn3.a
output_layer[90] <= softmax_neuron:sn3.a
output_layer[91] <= softmax_neuron:sn3.a
output_layer[92] <= softmax_neuron:sn3.a
output_layer[93] <= softmax_neuron:sn3.a
output_layer[94] <= softmax_neuron:sn3.a
output_layer[95] <= softmax_neuron:sn3.a


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_sum:ss
input_data[0] => input_data[0].IN1
input_data[1] => input_data[1].IN1
input_data[2] => input_data[2].IN1
input_data[3] => input_data[3].IN1
input_data[4] => input_data[4].IN1
input_data[5] => input_data[5].IN1
input_data[6] => input_data[6].IN1
input_data[7] => input_data[7].IN1
input_data[8] => input_data[8].IN1
input_data[9] => input_data[9].IN1
input_data[10] => input_data[10].IN1
input_data[11] => input_data[11].IN1
input_data[12] => input_data[12].IN1
input_data[13] => input_data[13].IN1
input_data[14] => input_data[14].IN1
input_data[15] => input_data[15].IN1
input_data[16] => input_data[16].IN1
input_data[17] => input_data[17].IN1
input_data[18] => input_data[18].IN1
input_data[19] => input_data[19].IN1
input_data[20] => input_data[20].IN1
input_data[21] => input_data[21].IN1
input_data[22] => input_data[22].IN1
input_data[23] => input_data[23].IN1
input_data[24] => input_data[24].IN1
input_data[25] => input_data[25].IN1
input_data[26] => input_data[26].IN1
input_data[27] => input_data[27].IN1
input_data[28] => input_data[28].IN1
input_data[29] => input_data[29].IN1
input_data[30] => input_data[30].IN1
input_data[31] => input_data[31].IN1
input_data[32] => input_data[32].IN1
input_data[33] => input_data[33].IN1
input_data[34] => input_data[34].IN1
input_data[35] => input_data[35].IN1
input_data[36] => input_data[36].IN1
input_data[37] => input_data[37].IN1
input_data[38] => input_data[38].IN1
input_data[39] => input_data[39].IN1
input_data[40] => input_data[40].IN1
input_data[41] => input_data[41].IN1
input_data[42] => input_data[42].IN1
input_data[43] => input_data[43].IN1
input_data[44] => input_data[44].IN1
input_data[45] => input_data[45].IN1
input_data[46] => input_data[46].IN1
input_data[47] => input_data[47].IN1
input_data[48] => input_data[48].IN1
input_data[49] => input_data[49].IN1
input_data[50] => input_data[50].IN1
input_data[51] => input_data[51].IN1
input_data[52] => input_data[52].IN1
input_data[53] => input_data[53].IN1
input_data[54] => input_data[54].IN1
input_data[55] => input_data[55].IN1
input_data[56] => input_data[56].IN1
input_data[57] => input_data[57].IN1
input_data[58] => input_data[58].IN1
input_data[59] => input_data[59].IN1
input_data[60] => input_data[60].IN1
input_data[61] => input_data[61].IN1
input_data[62] => input_data[62].IN1
input_data[63] => input_data[63].IN1
input_data[64] => input_data[64].IN1
input_data[65] => input_data[65].IN1
input_data[66] => input_data[66].IN1
input_data[67] => input_data[67].IN1
input_data[68] => input_data[68].IN1
input_data[69] => input_data[69].IN1
input_data[70] => input_data[70].IN1
input_data[71] => input_data[71].IN1
input_data[72] => input_data[72].IN1
input_data[73] => input_data[73].IN1
input_data[74] => input_data[74].IN1
input_data[75] => input_data[75].IN1
input_data[76] => input_data[76].IN1
input_data[77] => input_data[77].IN1
input_data[78] => input_data[78].IN1
input_data[79] => input_data[79].IN1
input_data[80] => input_data[80].IN1
input_data[81] => input_data[81].IN1
input_data[82] => input_data[82].IN1
input_data[83] => input_data[83].IN1
input_data[84] => input_data[84].IN1
input_data[85] => input_data[85].IN1
input_data[86] => input_data[86].IN1
input_data[87] => input_data[87].IN1
input_data[88] => input_data[88].IN1
input_data[89] => input_data[89].IN1
input_data[90] => input_data[90].IN1
input_data[91] => input_data[91].IN1
input_data[92] => input_data[92].IN1
input_data[93] => input_data[93].IN1
input_data[94] => input_data[94].IN1
input_data[95] => input_data[95].IN1
output_data[0] <= ieee754_adder:A2.result
output_data[1] <= ieee754_adder:A2.result
output_data[2] <= ieee754_adder:A2.result
output_data[3] <= ieee754_adder:A2.result
output_data[4] <= ieee754_adder:A2.result
output_data[5] <= ieee754_adder:A2.result
output_data[6] <= ieee754_adder:A2.result
output_data[7] <= ieee754_adder:A2.result
output_data[8] <= ieee754_adder:A2.result
output_data[9] <= ieee754_adder:A2.result
output_data[10] <= ieee754_adder:A2.result
output_data[11] <= ieee754_adder:A2.result
output_data[12] <= ieee754_adder:A2.result
output_data[13] <= ieee754_adder:A2.result
output_data[14] <= ieee754_adder:A2.result
output_data[15] <= ieee754_adder:A2.result
output_data[16] <= ieee754_adder:A2.result
output_data[17] <= ieee754_adder:A2.result
output_data[18] <= ieee754_adder:A2.result
output_data[19] <= ieee754_adder:A2.result
output_data[20] <= ieee754_adder:A2.result
output_data[21] <= ieee754_adder:A2.result
output_data[22] <= ieee754_adder:A2.result
output_data[23] <= ieee754_adder:A2.result
output_data[24] <= ieee754_adder:A2.result
output_data[25] <= ieee754_adder:A2.result
output_data[26] <= ieee754_adder:A2.result
output_data[27] <= ieee754_adder:A2.result
output_data[28] <= ieee754_adder:A2.result
output_data[29] <= ieee754_adder:A2.result
output_data[30] <= ieee754_adder:A2.result
output_data[31] <= ieee754_adder:A2.result
output_data[32] <= <GND>
output_data[33] <= <GND>
output_data[34] <= <GND>
output_data[35] <= <GND>
output_data[36] <= <GND>
output_data[37] <= <GND>
output_data[38] <= <GND>
output_data[39] <= <GND>
output_data[40] <= <GND>
output_data[41] <= <GND>
output_data[42] <= <GND>
output_data[43] <= <GND>
output_data[44] <= <GND>
output_data[45] <= <GND>
output_data[46] <= <GND>
output_data[47] <= <GND>
output_data[48] <= <GND>
output_data[49] <= <GND>
output_data[50] <= <GND>
output_data[51] <= <GND>
output_data[52] <= <GND>
output_data[53] <= <GND>
output_data[54] <= <GND>
output_data[55] <= <GND>
output_data[56] <= <GND>
output_data[57] <= <GND>
output_data[58] <= <GND>
output_data[59] <= <GND>
output_data[60] <= <GND>
output_data[61] <= <GND>
output_data[62] <= <GND>
output_data[63] <= <GND>
output_data[64] <= <GND>
output_data[65] <= <GND>
output_data[66] <= <GND>
output_data[67] <= <GND>
output_data[68] <= <GND>
output_data[69] <= <GND>
output_data[70] <= <GND>
output_data[71] <= <GND>
output_data[72] <= <GND>
output_data[73] <= <GND>
output_data[74] <= <GND>
output_data[75] <= <GND>
output_data[76] <= <GND>
output_data[77] <= <GND>
output_data[78] <= <GND>
output_data[79] <= <GND>
output_data[80] <= <GND>
output_data[81] <= <GND>
output_data[82] <= <GND>
output_data[83] <= <GND>
output_data[84] <= <GND>
output_data[85] <= <GND>
output_data[86] <= <GND>
output_data[87] <= <GND>
output_data[88] <= <GND>
output_data[89] <= <GND>
output_data[90] <= <GND>
output_data[91] <= <GND>
output_data[92] <= <GND>
output_data[93] <= <GND>
output_data[94] <= <GND>
output_data[95] <= <GND>


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_sum:ss|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_sum:ss|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_sum:ss|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_sum:ss|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1
clock => clock.IN4
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
exp_sum[0] => exp_sum[0].IN1
exp_sum[1] => exp_sum[1].IN1
exp_sum[2] => exp_sum[2].IN1
exp_sum[3] => exp_sum[3].IN1
exp_sum[4] => exp_sum[4].IN1
exp_sum[5] => exp_sum[5].IN1
exp_sum[6] => exp_sum[6].IN1
exp_sum[7] => exp_sum[7].IN1
exp_sum[8] => exp_sum[8].IN1
exp_sum[9] => exp_sum[9].IN1
exp_sum[10] => exp_sum[10].IN1
exp_sum[11] => exp_sum[11].IN1
exp_sum[12] => exp_sum[12].IN1
exp_sum[13] => exp_sum[13].IN1
exp_sum[14] => exp_sum[14].IN1
exp_sum[15] => exp_sum[15].IN1
exp_sum[16] => exp_sum[16].IN1
exp_sum[17] => exp_sum[17].IN1
exp_sum[18] => exp_sum[18].IN1
exp_sum[19] => exp_sum[19].IN1
exp_sum[20] => exp_sum[20].IN1
exp_sum[21] => exp_sum[21].IN1
exp_sum[22] => exp_sum[22].IN1
exp_sum[23] => exp_sum[23].IN1
exp_sum[24] => exp_sum[24].IN1
exp_sum[25] => exp_sum[25].IN1
exp_sum[26] => exp_sum[26].IN1
exp_sum[27] => exp_sum[27].IN1
exp_sum[28] => exp_sum[28].IN1
exp_sum[29] => exp_sum[29].IN1
exp_sum[30] => exp_sum[30].IN1
exp_sum[31] => exp_sum[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
exp[0] <= E1_D1[0].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= E1_D1[1].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= E1_D1[2].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= E1_D1[3].DB_MAX_OUTPUT_PORT_TYPE
exp[4] <= E1_D1[4].DB_MAX_OUTPUT_PORT_TYPE
exp[5] <= E1_D1[5].DB_MAX_OUTPUT_PORT_TYPE
exp[6] <= E1_D1[6].DB_MAX_OUTPUT_PORT_TYPE
exp[7] <= E1_D1[7].DB_MAX_OUTPUT_PORT_TYPE
exp[8] <= E1_D1[8].DB_MAX_OUTPUT_PORT_TYPE
exp[9] <= E1_D1[9].DB_MAX_OUTPUT_PORT_TYPE
exp[10] <= E1_D1[10].DB_MAX_OUTPUT_PORT_TYPE
exp[11] <= E1_D1[11].DB_MAX_OUTPUT_PORT_TYPE
exp[12] <= E1_D1[12].DB_MAX_OUTPUT_PORT_TYPE
exp[13] <= E1_D1[13].DB_MAX_OUTPUT_PORT_TYPE
exp[14] <= E1_D1[14].DB_MAX_OUTPUT_PORT_TYPE
exp[15] <= E1_D1[15].DB_MAX_OUTPUT_PORT_TYPE
exp[16] <= E1_D1[16].DB_MAX_OUTPUT_PORT_TYPE
exp[17] <= E1_D1[17].DB_MAX_OUTPUT_PORT_TYPE
exp[18] <= E1_D1[18].DB_MAX_OUTPUT_PORT_TYPE
exp[19] <= E1_D1[19].DB_MAX_OUTPUT_PORT_TYPE
exp[20] <= E1_D1[20].DB_MAX_OUTPUT_PORT_TYPE
exp[21] <= E1_D1[21].DB_MAX_OUTPUT_PORT_TYPE
exp[22] <= E1_D1[22].DB_MAX_OUTPUT_PORT_TYPE
exp[23] <= E1_D1[23].DB_MAX_OUTPUT_PORT_TYPE
exp[24] <= E1_D1[24].DB_MAX_OUTPUT_PORT_TYPE
exp[25] <= E1_D1[25].DB_MAX_OUTPUT_PORT_TYPE
exp[26] <= E1_D1[26].DB_MAX_OUTPUT_PORT_TYPE
exp[27] <= E1_D1[27].DB_MAX_OUTPUT_PORT_TYPE
exp[28] <= E1_D1[28].DB_MAX_OUTPUT_PORT_TYPE
exp[29] <= E1_D1[29].DB_MAX_OUTPUT_PORT_TYPE
exp[30] <= E1_D1[30].DB_MAX_OUTPUT_PORT_TYPE
exp[31] <= E1_D1[31].DB_MAX_OUTPUT_PORT_TYPE
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1
clock => clock.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => Xn[0].CLK
clock => Xn[1].CLK
clock => Xn[2].CLK
clock => Xn[3].CLK
clock => Xn[4].CLK
clock => Xn[5].CLK
clock => Xn[6].CLK
clock => Xn[7].CLK
clock => Xn[8].CLK
clock => Xn[9].CLK
clock => Xn[10].CLK
clock => Xn[11].CLK
clock => Xn[12].CLK
clock => Xn[13].CLK
clock => Xn[14].CLK
clock => Xn[15].CLK
clock => Xn[16].CLK
clock => Xn[17].CLK
clock => Xn[18].CLK
clock => Xn[19].CLK
clock => Xn[20].CLK
clock => Xn[21].CLK
clock => Xn[22].CLK
clock => Xn[23].CLK
clock => Xn[24].CLK
clock => Xn[25].CLK
clock => Xn[26].CLK
clock => Xn[27].CLK
clock => Xn[28].CLK
clock => Xn[29].CLK
clock => Xn[30].CLK
clock => Xn[31].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => index[31].ENA
enable => index[30].ENA
enable => index[29].ENA
enable => index[12].ENA
enable => index[11].ENA
enable => index[10].ENA
enable => index[9].ENA
enable => index[8].ENA
enable => index[28].ENA
enable => index[27].ENA
enable => index[26].ENA
enable => index[25].ENA
enable => index[24].ENA
enable => index[23].ENA
enable => index[22].ENA
enable => index[21].ENA
enable => index[7].ENA
enable => index[6].ENA
enable => index[5].ENA
enable => index[4].ENA
enable => index[3].ENA
enable => index[2].ENA
enable => index[1].ENA
enable => index[0].ENA
enable => index[20].ENA
enable => index[19].ENA
enable => index[18].ENA
enable => index[17].ENA
enable => index[16].ENA
enable => index[15].ENA
enable => index[14].ENA
enable => index[13].ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => divider_counter[0].ENA
enable => divider_counter[1].ENA
enable => divider_counter[2].ENA
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => Add1.IN15
B[24] => Add1.IN14
B[25] => Add1.IN13
B[26] => Add1.IN12
B[27] => Add1.IN11
B[28] => Add1.IN10
B[29] => Add1.IN9
B[30] => Add1.IN8
B[31] => B[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M3
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M4
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_natural_exponential:E1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => Xn[0].CLK
clock => Xn[1].CLK
clock => Xn[2].CLK
clock => Xn[3].CLK
clock => Xn[4].CLK
clock => Xn[5].CLK
clock => Xn[6].CLK
clock => Xn[7].CLK
clock => Xn[8].CLK
clock => Xn[9].CLK
clock => Xn[10].CLK
clock => Xn[11].CLK
clock => Xn[12].CLK
clock => Xn[13].CLK
clock => Xn[14].CLK
clock => Xn[15].CLK
clock => Xn[16].CLK
clock => Xn[17].CLK
clock => Xn[18].CLK
clock => Xn[19].CLK
clock => Xn[20].CLK
clock => Xn[21].CLK
clock => Xn[22].CLK
clock => Xn[23].CLK
clock => Xn[24].CLK
clock => Xn[25].CLK
clock => Xn[26].CLK
clock => Xn[27].CLK
clock => Xn[28].CLK
clock => Xn[29].CLK
clock => Xn[30].CLK
clock => Xn[31].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
enable => ~NO_FANOUT~
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => Add1.IN15
B[24] => Add1.IN14
B[25] => Add1.IN13
B[26] => Add1.IN12
B[27] => Add1.IN11
B[28] => Add1.IN10
B[29] => Add1.IN9
B[30] => Add1.IN8
B[31] => B[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_multiplier:M3
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_divider:D1|ieee754_multiplier:M4
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2
clock => clock.IN4
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
exp_sum[0] => exp_sum[0].IN1
exp_sum[1] => exp_sum[1].IN1
exp_sum[2] => exp_sum[2].IN1
exp_sum[3] => exp_sum[3].IN1
exp_sum[4] => exp_sum[4].IN1
exp_sum[5] => exp_sum[5].IN1
exp_sum[6] => exp_sum[6].IN1
exp_sum[7] => exp_sum[7].IN1
exp_sum[8] => exp_sum[8].IN1
exp_sum[9] => exp_sum[9].IN1
exp_sum[10] => exp_sum[10].IN1
exp_sum[11] => exp_sum[11].IN1
exp_sum[12] => exp_sum[12].IN1
exp_sum[13] => exp_sum[13].IN1
exp_sum[14] => exp_sum[14].IN1
exp_sum[15] => exp_sum[15].IN1
exp_sum[16] => exp_sum[16].IN1
exp_sum[17] => exp_sum[17].IN1
exp_sum[18] => exp_sum[18].IN1
exp_sum[19] => exp_sum[19].IN1
exp_sum[20] => exp_sum[20].IN1
exp_sum[21] => exp_sum[21].IN1
exp_sum[22] => exp_sum[22].IN1
exp_sum[23] => exp_sum[23].IN1
exp_sum[24] => exp_sum[24].IN1
exp_sum[25] => exp_sum[25].IN1
exp_sum[26] => exp_sum[26].IN1
exp_sum[27] => exp_sum[27].IN1
exp_sum[28] => exp_sum[28].IN1
exp_sum[29] => exp_sum[29].IN1
exp_sum[30] => exp_sum[30].IN1
exp_sum[31] => exp_sum[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
exp[0] <= E1_D1[0].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= E1_D1[1].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= E1_D1[2].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= E1_D1[3].DB_MAX_OUTPUT_PORT_TYPE
exp[4] <= E1_D1[4].DB_MAX_OUTPUT_PORT_TYPE
exp[5] <= E1_D1[5].DB_MAX_OUTPUT_PORT_TYPE
exp[6] <= E1_D1[6].DB_MAX_OUTPUT_PORT_TYPE
exp[7] <= E1_D1[7].DB_MAX_OUTPUT_PORT_TYPE
exp[8] <= E1_D1[8].DB_MAX_OUTPUT_PORT_TYPE
exp[9] <= E1_D1[9].DB_MAX_OUTPUT_PORT_TYPE
exp[10] <= E1_D1[10].DB_MAX_OUTPUT_PORT_TYPE
exp[11] <= E1_D1[11].DB_MAX_OUTPUT_PORT_TYPE
exp[12] <= E1_D1[12].DB_MAX_OUTPUT_PORT_TYPE
exp[13] <= E1_D1[13].DB_MAX_OUTPUT_PORT_TYPE
exp[14] <= E1_D1[14].DB_MAX_OUTPUT_PORT_TYPE
exp[15] <= E1_D1[15].DB_MAX_OUTPUT_PORT_TYPE
exp[16] <= E1_D1[16].DB_MAX_OUTPUT_PORT_TYPE
exp[17] <= E1_D1[17].DB_MAX_OUTPUT_PORT_TYPE
exp[18] <= E1_D1[18].DB_MAX_OUTPUT_PORT_TYPE
exp[19] <= E1_D1[19].DB_MAX_OUTPUT_PORT_TYPE
exp[20] <= E1_D1[20].DB_MAX_OUTPUT_PORT_TYPE
exp[21] <= E1_D1[21].DB_MAX_OUTPUT_PORT_TYPE
exp[22] <= E1_D1[22].DB_MAX_OUTPUT_PORT_TYPE
exp[23] <= E1_D1[23].DB_MAX_OUTPUT_PORT_TYPE
exp[24] <= E1_D1[24].DB_MAX_OUTPUT_PORT_TYPE
exp[25] <= E1_D1[25].DB_MAX_OUTPUT_PORT_TYPE
exp[26] <= E1_D1[26].DB_MAX_OUTPUT_PORT_TYPE
exp[27] <= E1_D1[27].DB_MAX_OUTPUT_PORT_TYPE
exp[28] <= E1_D1[28].DB_MAX_OUTPUT_PORT_TYPE
exp[29] <= E1_D1[29].DB_MAX_OUTPUT_PORT_TYPE
exp[30] <= E1_D1[30].DB_MAX_OUTPUT_PORT_TYPE
exp[31] <= E1_D1[31].DB_MAX_OUTPUT_PORT_TYPE
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1
clock => clock.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => Xn[0].CLK
clock => Xn[1].CLK
clock => Xn[2].CLK
clock => Xn[3].CLK
clock => Xn[4].CLK
clock => Xn[5].CLK
clock => Xn[6].CLK
clock => Xn[7].CLK
clock => Xn[8].CLK
clock => Xn[9].CLK
clock => Xn[10].CLK
clock => Xn[11].CLK
clock => Xn[12].CLK
clock => Xn[13].CLK
clock => Xn[14].CLK
clock => Xn[15].CLK
clock => Xn[16].CLK
clock => Xn[17].CLK
clock => Xn[18].CLK
clock => Xn[19].CLK
clock => Xn[20].CLK
clock => Xn[21].CLK
clock => Xn[22].CLK
clock => Xn[23].CLK
clock => Xn[24].CLK
clock => Xn[25].CLK
clock => Xn[26].CLK
clock => Xn[27].CLK
clock => Xn[28].CLK
clock => Xn[29].CLK
clock => Xn[30].CLK
clock => Xn[31].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => index[31].ENA
enable => index[30].ENA
enable => index[29].ENA
enable => index[12].ENA
enable => index[11].ENA
enable => index[10].ENA
enable => index[9].ENA
enable => index[8].ENA
enable => index[28].ENA
enable => index[27].ENA
enable => index[26].ENA
enable => index[25].ENA
enable => index[24].ENA
enable => index[23].ENA
enable => index[22].ENA
enable => index[21].ENA
enable => index[7].ENA
enable => index[6].ENA
enable => index[5].ENA
enable => index[4].ENA
enable => index[3].ENA
enable => index[2].ENA
enable => index[1].ENA
enable => index[0].ENA
enable => index[20].ENA
enable => index[19].ENA
enable => index[18].ENA
enable => index[17].ENA
enable => index[16].ENA
enable => index[15].ENA
enable => index[14].ENA
enable => index[13].ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => divider_counter[0].ENA
enable => divider_counter[1].ENA
enable => divider_counter[2].ENA
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => Add1.IN15
B[24] => Add1.IN14
B[25] => Add1.IN13
B[26] => Add1.IN12
B[27] => Add1.IN11
B[28] => Add1.IN10
B[29] => Add1.IN9
B[30] => Add1.IN8
B[31] => B[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M3
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M4
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_natural_exponential:E1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => Xn[0].CLK
clock => Xn[1].CLK
clock => Xn[2].CLK
clock => Xn[3].CLK
clock => Xn[4].CLK
clock => Xn[5].CLK
clock => Xn[6].CLK
clock => Xn[7].CLK
clock => Xn[8].CLK
clock => Xn[9].CLK
clock => Xn[10].CLK
clock => Xn[11].CLK
clock => Xn[12].CLK
clock => Xn[13].CLK
clock => Xn[14].CLK
clock => Xn[15].CLK
clock => Xn[16].CLK
clock => Xn[17].CLK
clock => Xn[18].CLK
clock => Xn[19].CLK
clock => Xn[20].CLK
clock => Xn[21].CLK
clock => Xn[22].CLK
clock => Xn[23].CLK
clock => Xn[24].CLK
clock => Xn[25].CLK
clock => Xn[26].CLK
clock => Xn[27].CLK
clock => Xn[28].CLK
clock => Xn[29].CLK
clock => Xn[30].CLK
clock => Xn[31].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
enable => ~NO_FANOUT~
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => Add1.IN15
B[24] => Add1.IN14
B[25] => Add1.IN13
B[26] => Add1.IN12
B[27] => Add1.IN11
B[28] => Add1.IN10
B[29] => Add1.IN9
B[30] => Add1.IN8
B[31] => B[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_multiplier:M3
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_divider:D1|ieee754_multiplier:M4
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn2|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3
clock => clock.IN4
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_deltafunction_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => neuron_backpropagation_state.OUTPUTSELECT
neuron_enable => write_enable.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => data_counter.OUTPUTSELECT
neuron_enable => enable_Z.OUTPUTSELECT
neuron_enable => z_counter[17].ENA
neuron_enable => z_counter[16].ENA
neuron_enable => z_counter[15].ENA
neuron_enable => z_counter[14].ENA
neuron_enable => z_counter[13].ENA
neuron_enable => z_counter[12].ENA
neuron_enable => z_counter[11].ENA
neuron_enable => z_counter[10].ENA
neuron_enable => z_counter[9].ENA
neuron_enable => z_counter[8].ENA
neuron_enable => z_counter[7].ENA
neuron_enable => z_counter[6].ENA
neuron_enable => z_counter[5].ENA
neuron_enable => z_counter[4].ENA
neuron_enable => z_counter[3].ENA
neuron_enable => z_counter[2].ENA
neuron_enable => z_counter[1].ENA
neuron_enable => z_counter[0].ENA
neuron_enable => z_counter[18].ENA
neuron_enable => z_counter[19].ENA
neuron_enable => z_counter[20].ENA
neuron_enable => z_counter[21].ENA
neuron_enable => z_counter[22].ENA
neuron_enable => z_counter[23].ENA
neuron_enable => z_counter[24].ENA
neuron_enable => z_counter[25].ENA
neuron_enable => z_counter[26].ENA
neuron_enable => z_counter[27].ENA
neuron_enable => z_counter[28].ENA
neuron_enable => z_counter[29].ENA
neuron_enable => z_counter[30].ENA
neuron_enable => z_counter[31].ENA
neuron_enable => a[0]~reg0.ENA
neuron_enable => a[1]~reg0.ENA
neuron_enable => a[2]~reg0.ENA
neuron_enable => a[3]~reg0.ENA
neuron_enable => a[4]~reg0.ENA
neuron_enable => a[5]~reg0.ENA
neuron_enable => a[6]~reg0.ENA
neuron_enable => a[7]~reg0.ENA
neuron_enable => a[8]~reg0.ENA
neuron_enable => a[9]~reg0.ENA
neuron_enable => a[10]~reg0.ENA
neuron_enable => a[11]~reg0.ENA
neuron_enable => a[12]~reg0.ENA
neuron_enable => a[13]~reg0.ENA
neuron_enable => a[14]~reg0.ENA
neuron_enable => a[15]~reg0.ENA
neuron_enable => a[16]~reg0.ENA
neuron_enable => a[17]~reg0.ENA
neuron_enable => a[18]~reg0.ENA
neuron_enable => a[19]~reg0.ENA
neuron_enable => a[20]~reg0.ENA
neuron_enable => a[21]~reg0.ENA
neuron_enable => a[22]~reg0.ENA
neuron_enable => a[23]~reg0.ENA
neuron_enable => a[24]~reg0.ENA
neuron_enable => a[25]~reg0.ENA
neuron_enable => a[26]~reg0.ENA
neuron_enable => a[27]~reg0.ENA
neuron_enable => a[28]~reg0.ENA
neuron_enable => a[29]~reg0.ENA
neuron_enable => a[30]~reg0.ENA
neuron_enable => a[31]~reg0.ENA
neuron_enable => weight[0]~reg0.ENA
neuron_enable => weight[1]~reg0.ENA
neuron_enable => weight[2]~reg0.ENA
neuron_enable => weight[3]~reg0.ENA
neuron_enable => weight[4]~reg0.ENA
neuron_enable => weight[5]~reg0.ENA
neuron_enable => weight[6]~reg0.ENA
neuron_enable => weight[7]~reg0.ENA
neuron_enable => weight[8]~reg0.ENA
neuron_enable => weight[9]~reg0.ENA
neuron_enable => weight[10]~reg0.ENA
neuron_enable => weight[11]~reg0.ENA
neuron_enable => weight[12]~reg0.ENA
neuron_enable => weight[13]~reg0.ENA
neuron_enable => weight[14]~reg0.ENA
neuron_enable => weight[15]~reg0.ENA
neuron_enable => weight[16]~reg0.ENA
neuron_enable => weight[17]~reg0.ENA
neuron_enable => weight[18]~reg0.ENA
neuron_enable => weight[19]~reg0.ENA
neuron_enable => weight[20]~reg0.ENA
neuron_enable => weight[21]~reg0.ENA
neuron_enable => weight[22]~reg0.ENA
neuron_enable => weight[23]~reg0.ENA
neuron_enable => weight[24]~reg0.ENA
neuron_enable => weight[25]~reg0.ENA
neuron_enable => weight[26]~reg0.ENA
neuron_enable => weight[27]~reg0.ENA
neuron_enable => weight[28]~reg0.ENA
neuron_enable => weight[29]~reg0.ENA
neuron_enable => weight[30]~reg0.ENA
neuron_enable => weight[31]~reg0.ENA
neuron_enable => neuron_feedfoward_state[0].ENA
neuron_enable => neuron_feedfoward_state[1].ENA
alpha[0] => alpha[0].IN1
alpha[1] => alpha[1].IN1
alpha[2] => alpha[2].IN1
alpha[3] => alpha[3].IN1
alpha[4] => alpha[4].IN1
alpha[5] => alpha[5].IN1
alpha[6] => alpha[6].IN1
alpha[7] => alpha[7].IN1
alpha[8] => alpha[8].IN1
alpha[9] => alpha[9].IN1
alpha[10] => alpha[10].IN1
alpha[11] => alpha[11].IN1
alpha[12] => alpha[12].IN1
alpha[13] => alpha[13].IN1
alpha[14] => alpha[14].IN1
alpha[15] => alpha[15].IN1
alpha[16] => alpha[16].IN1
alpha[17] => alpha[17].IN1
alpha[18] => alpha[18].IN1
alpha[19] => alpha[19].IN1
alpha[20] => alpha[20].IN1
alpha[21] => alpha[21].IN1
alpha[22] => alpha[22].IN1
alpha[23] => alpha[23].IN1
alpha[24] => alpha[24].IN1
alpha[25] => alpha[25].IN1
alpha[26] => alpha[26].IN1
alpha[27] => alpha[27].IN1
alpha[28] => alpha[28].IN1
alpha[29] => alpha[29].IN1
alpha[30] => alpha[30].IN1
alpha[31] => alpha[31].IN1
inputdata[0] => inputdata[0].IN1
inputdata[1] => inputdata[1].IN1
inputdata[2] => inputdata[2].IN1
inputdata[3] => inputdata[3].IN1
inputdata[4] => inputdata[4].IN1
inputdata[5] => inputdata[5].IN1
inputdata[6] => inputdata[6].IN1
inputdata[7] => inputdata[7].IN1
inputdata[8] => inputdata[8].IN1
inputdata[9] => inputdata[9].IN1
inputdata[10] => inputdata[10].IN1
inputdata[11] => inputdata[11].IN1
inputdata[12] => inputdata[12].IN1
inputdata[13] => inputdata[13].IN1
inputdata[14] => inputdata[14].IN1
inputdata[15] => inputdata[15].IN1
inputdata[16] => inputdata[16].IN1
inputdata[17] => inputdata[17].IN1
inputdata[18] => inputdata[18].IN1
inputdata[19] => inputdata[19].IN1
inputdata[20] => inputdata[20].IN1
inputdata[21] => inputdata[21].IN1
inputdata[22] => inputdata[22].IN1
inputdata[23] => inputdata[23].IN1
inputdata[24] => inputdata[24].IN1
inputdata[25] => inputdata[25].IN1
inputdata[26] => inputdata[26].IN1
inputdata[27] => inputdata[27].IN1
inputdata[28] => inputdata[28].IN1
inputdata[29] => inputdata[29].IN1
inputdata[30] => inputdata[30].IN1
inputdata[31] => inputdata[31].IN1
inputdata[32] => inputdata[32].IN1
inputdata[33] => inputdata[33].IN1
inputdata[34] => inputdata[34].IN1
inputdata[35] => inputdata[35].IN1
inputdata[36] => inputdata[36].IN1
inputdata[37] => inputdata[37].IN1
inputdata[38] => inputdata[38].IN1
inputdata[39] => inputdata[39].IN1
inputdata[40] => inputdata[40].IN1
inputdata[41] => inputdata[41].IN1
inputdata[42] => inputdata[42].IN1
inputdata[43] => inputdata[43].IN1
inputdata[44] => inputdata[44].IN1
inputdata[45] => inputdata[45].IN1
inputdata[46] => inputdata[46].IN1
inputdata[47] => inputdata[47].IN1
inputdata[48] => inputdata[48].IN1
inputdata[49] => inputdata[49].IN1
inputdata[50] => inputdata[50].IN1
inputdata[51] => inputdata[51].IN1
inputdata[52] => inputdata[52].IN1
inputdata[53] => inputdata[53].IN1
inputdata[54] => inputdata[54].IN1
inputdata[55] => inputdata[55].IN1
inputdata[56] => inputdata[56].IN1
inputdata[57] => inputdata[57].IN1
inputdata[58] => inputdata[58].IN1
inputdata[59] => inputdata[59].IN1
inputdata[60] => inputdata[60].IN1
inputdata[61] => inputdata[61].IN1
inputdata[62] => inputdata[62].IN1
inputdata[63] => inputdata[63].IN1
inputdata[64] => inputdata[64].IN1
inputdata[65] => inputdata[65].IN1
inputdata[66] => inputdata[66].IN1
inputdata[67] => inputdata[67].IN1
inputdata[68] => inputdata[68].IN1
inputdata[69] => inputdata[69].IN1
inputdata[70] => inputdata[70].IN1
inputdata[71] => inputdata[71].IN1
inputdata[72] => inputdata[72].IN1
inputdata[73] => inputdata[73].IN1
inputdata[74] => inputdata[74].IN1
inputdata[75] => inputdata[75].IN1
inputdata[76] => inputdata[76].IN1
inputdata[77] => inputdata[77].IN1
inputdata[78] => inputdata[78].IN1
inputdata[79] => inputdata[79].IN1
inputdata[80] => inputdata[80].IN1
inputdata[81] => inputdata[81].IN1
inputdata[82] => inputdata[82].IN1
inputdata[83] => inputdata[83].IN1
inputdata[84] => inputdata[84].IN1
inputdata[85] => inputdata[85].IN1
inputdata[86] => inputdata[86].IN1
inputdata[87] => inputdata[87].IN1
inputdata[88] => inputdata[88].IN1
inputdata[89] => inputdata[89].IN1
inputdata[90] => inputdata[90].IN1
inputdata[91] => inputdata[91].IN1
inputdata[92] => inputdata[92].IN1
inputdata[93] => inputdata[93].IN1
inputdata[94] => inputdata[94].IN1
inputdata[95] => inputdata[95].IN1
exp_sum[0] => exp_sum[0].IN1
exp_sum[1] => exp_sum[1].IN1
exp_sum[2] => exp_sum[2].IN1
exp_sum[3] => exp_sum[3].IN1
exp_sum[4] => exp_sum[4].IN1
exp_sum[5] => exp_sum[5].IN1
exp_sum[6] => exp_sum[6].IN1
exp_sum[7] => exp_sum[7].IN1
exp_sum[8] => exp_sum[8].IN1
exp_sum[9] => exp_sum[9].IN1
exp_sum[10] => exp_sum[10].IN1
exp_sum[11] => exp_sum[11].IN1
exp_sum[12] => exp_sum[12].IN1
exp_sum[13] => exp_sum[13].IN1
exp_sum[14] => exp_sum[14].IN1
exp_sum[15] => exp_sum[15].IN1
exp_sum[16] => exp_sum[16].IN1
exp_sum[17] => exp_sum[17].IN1
exp_sum[18] => exp_sum[18].IN1
exp_sum[19] => exp_sum[19].IN1
exp_sum[20] => exp_sum[20].IN1
exp_sum[21] => exp_sum[21].IN1
exp_sum[22] => exp_sum[22].IN1
exp_sum[23] => exp_sum[23].IN1
exp_sum[24] => exp_sum[24].IN1
exp_sum[25] => exp_sum[25].IN1
exp_sum[26] => exp_sum[26].IN1
exp_sum[27] => exp_sum[27].IN1
exp_sum[28] => exp_sum[28].IN1
exp_sum[29] => exp_sum[29].IN1
exp_sum[30] => exp_sum[30].IN1
exp_sum[31] => exp_sum[31].IN1
deltafunction_value[0] => deltafunction_value[0].IN1
deltafunction_value[1] => deltafunction_value[1].IN1
deltafunction_value[2] => deltafunction_value[2].IN1
deltafunction_value[3] => deltafunction_value[3].IN1
deltafunction_value[4] => deltafunction_value[4].IN1
deltafunction_value[5] => deltafunction_value[5].IN1
deltafunction_value[6] => deltafunction_value[6].IN1
deltafunction_value[7] => deltafunction_value[7].IN1
deltafunction_value[8] => deltafunction_value[8].IN1
deltafunction_value[9] => deltafunction_value[9].IN1
deltafunction_value[10] => deltafunction_value[10].IN1
deltafunction_value[11] => deltafunction_value[11].IN1
deltafunction_value[12] => deltafunction_value[12].IN1
deltafunction_value[13] => deltafunction_value[13].IN1
deltafunction_value[14] => deltafunction_value[14].IN1
deltafunction_value[15] => deltafunction_value[15].IN1
deltafunction_value[16] => deltafunction_value[16].IN1
deltafunction_value[17] => deltafunction_value[17].IN1
deltafunction_value[18] => deltafunction_value[18].IN1
deltafunction_value[19] => deltafunction_value[19].IN1
deltafunction_value[20] => deltafunction_value[20].IN1
deltafunction_value[21] => deltafunction_value[21].IN1
deltafunction_value[22] => deltafunction_value[22].IN1
deltafunction_value[23] => deltafunction_value[23].IN1
deltafunction_value[24] => deltafunction_value[24].IN1
deltafunction_value[25] => deltafunction_value[25].IN1
deltafunction_value[26] => deltafunction_value[26].IN1
deltafunction_value[27] => deltafunction_value[27].IN1
deltafunction_value[28] => deltafunction_value[28].IN1
deltafunction_value[29] => deltafunction_value[29].IN1
deltafunction_value[30] => deltafunction_value[30].IN1
deltafunction_value[31] => deltafunction_value[31].IN1
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[0] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
weight_memory_address[1] => data_counter.DATAB
neuron_state[0] => Mux37.IN3
neuron_state[0] => Mux38.IN3
neuron_state[0] => Mux39.IN3
neuron_state[0] => Mux40.IN2
neuron_state[0] => Mux41.IN3
neuron_state[0] => Mux42.IN2
neuron_state[0] => Mux43.IN3
neuron_state[0] => Mux44.IN4
neuron_state[0] => Mux45.IN4
neuron_state[0] => Mux46.IN3
neuron_state[0] => Mux47.IN3
neuron_state[0] => Mux48.IN3
neuron_state[0] => Mux49.IN3
neuron_state[0] => Mux50.IN3
neuron_state[0] => Mux51.IN3
neuron_state[0] => Mux52.IN3
neuron_state[0] => Mux53.IN3
neuron_state[0] => Mux54.IN3
neuron_state[0] => Mux55.IN3
neuron_state[0] => Mux56.IN3
neuron_state[0] => Mux57.IN3
neuron_state[0] => Mux58.IN3
neuron_state[0] => Mux59.IN3
neuron_state[0] => Mux60.IN3
neuron_state[0] => Mux61.IN3
neuron_state[0] => Mux62.IN3
neuron_state[0] => Mux63.IN3
neuron_state[0] => Mux64.IN3
neuron_state[0] => Mux65.IN3
neuron_state[0] => Mux66.IN3
neuron_state[0] => Mux67.IN3
neuron_state[0] => Mux68.IN3
neuron_state[0] => Mux69.IN3
neuron_state[0] => Mux70.IN3
neuron_state[0] => Mux71.IN3
neuron_state[0] => Mux72.IN3
neuron_state[0] => Mux73.IN3
neuron_state[0] => Mux74.IN3
neuron_state[0] => Mux75.IN3
neuron_state[0] => Mux76.IN3
neuron_state[0] => Mux77.IN3
neuron_state[0] => Decoder1.IN1
neuron_state[1] => Mux37.IN2
neuron_state[1] => Mux38.IN2
neuron_state[1] => Mux39.IN2
neuron_state[1] => Mux40.IN1
neuron_state[1] => Mux41.IN2
neuron_state[1] => Mux42.IN1
neuron_state[1] => Mux43.IN2
neuron_state[1] => Mux44.IN3
neuron_state[1] => Mux45.IN3
neuron_state[1] => Mux46.IN2
neuron_state[1] => Mux47.IN2
neuron_state[1] => Mux48.IN2
neuron_state[1] => Mux49.IN2
neuron_state[1] => Mux50.IN2
neuron_state[1] => Mux51.IN2
neuron_state[1] => Mux52.IN2
neuron_state[1] => Mux53.IN2
neuron_state[1] => Mux54.IN2
neuron_state[1] => Mux55.IN2
neuron_state[1] => Mux56.IN2
neuron_state[1] => Mux57.IN2
neuron_state[1] => Mux58.IN2
neuron_state[1] => Mux59.IN2
neuron_state[1] => Mux60.IN2
neuron_state[1] => Mux61.IN2
neuron_state[1] => Mux62.IN2
neuron_state[1] => Mux63.IN2
neuron_state[1] => Mux64.IN2
neuron_state[1] => Mux65.IN2
neuron_state[1] => Mux66.IN2
neuron_state[1] => Mux67.IN2
neuron_state[1] => Mux68.IN2
neuron_state[1] => Mux69.IN2
neuron_state[1] => Mux70.IN2
neuron_state[1] => Mux71.IN2
neuron_state[1] => Mux72.IN2
neuron_state[1] => Mux73.IN2
neuron_state[1] => Mux74.IN2
neuron_state[1] => Mux75.IN2
neuron_state[1] => Mux76.IN2
neuron_state[1] => Mux77.IN2
neuron_state[1] => Decoder1.IN0
exp[0] <= E1_D1[0].DB_MAX_OUTPUT_PORT_TYPE
exp[1] <= E1_D1[1].DB_MAX_OUTPUT_PORT_TYPE
exp[2] <= E1_D1[2].DB_MAX_OUTPUT_PORT_TYPE
exp[3] <= E1_D1[3].DB_MAX_OUTPUT_PORT_TYPE
exp[4] <= E1_D1[4].DB_MAX_OUTPUT_PORT_TYPE
exp[5] <= E1_D1[5].DB_MAX_OUTPUT_PORT_TYPE
exp[6] <= E1_D1[6].DB_MAX_OUTPUT_PORT_TYPE
exp[7] <= E1_D1[7].DB_MAX_OUTPUT_PORT_TYPE
exp[8] <= E1_D1[8].DB_MAX_OUTPUT_PORT_TYPE
exp[9] <= E1_D1[9].DB_MAX_OUTPUT_PORT_TYPE
exp[10] <= E1_D1[10].DB_MAX_OUTPUT_PORT_TYPE
exp[11] <= E1_D1[11].DB_MAX_OUTPUT_PORT_TYPE
exp[12] <= E1_D1[12].DB_MAX_OUTPUT_PORT_TYPE
exp[13] <= E1_D1[13].DB_MAX_OUTPUT_PORT_TYPE
exp[14] <= E1_D1[14].DB_MAX_OUTPUT_PORT_TYPE
exp[15] <= E1_D1[15].DB_MAX_OUTPUT_PORT_TYPE
exp[16] <= E1_D1[16].DB_MAX_OUTPUT_PORT_TYPE
exp[17] <= E1_D1[17].DB_MAX_OUTPUT_PORT_TYPE
exp[18] <= E1_D1[18].DB_MAX_OUTPUT_PORT_TYPE
exp[19] <= E1_D1[19].DB_MAX_OUTPUT_PORT_TYPE
exp[20] <= E1_D1[20].DB_MAX_OUTPUT_PORT_TYPE
exp[21] <= E1_D1[21].DB_MAX_OUTPUT_PORT_TYPE
exp[22] <= E1_D1[22].DB_MAX_OUTPUT_PORT_TYPE
exp[23] <= E1_D1[23].DB_MAX_OUTPUT_PORT_TYPE
exp[24] <= E1_D1[24].DB_MAX_OUTPUT_PORT_TYPE
exp[25] <= E1_D1[25].DB_MAX_OUTPUT_PORT_TYPE
exp[26] <= E1_D1[26].DB_MAX_OUTPUT_PORT_TYPE
exp[27] <= E1_D1[27].DB_MAX_OUTPUT_PORT_TYPE
exp[28] <= E1_D1[28].DB_MAX_OUTPUT_PORT_TYPE
exp[29] <= E1_D1[29].DB_MAX_OUTPUT_PORT_TYPE
exp[30] <= E1_D1[30].DB_MAX_OUTPUT_PORT_TYPE
exp[31] <= E1_D1[31].DB_MAX_OUTPUT_PORT_TYPE
weight[0] <= weight[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[1] <= weight[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[2] <= weight[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[3] <= weight[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[4] <= weight[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[5] <= weight[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[6] <= weight[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[7] <= weight[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[8] <= weight[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[9] <= weight[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[10] <= weight[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[11] <= weight[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[12] <= weight[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[13] <= weight[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[14] <= weight[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[15] <= weight[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[16] <= weight[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[17] <= weight[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[18] <= weight[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[19] <= weight[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[20] <= weight[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[21] <= weight[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[22] <= weight[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[23] <= weight[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[24] <= weight[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[25] <= weight[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[26] <= weight[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[27] <= weight[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[28] <= weight[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[29] <= weight[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[30] <= weight[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
weight[31] <= weight[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[0] <= a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= a[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= a[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= a[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= a[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= a[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= a[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= a[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= a[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= a[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= a[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= a[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= a[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= a[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= a[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= a[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= a[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|multiplexer_parametrized:mux
in[0] => Mux0.IN101
in[1] => Mux1.IN101
in[2] => Mux2.IN101
in[3] => Mux3.IN101
in[4] => Mux4.IN101
in[5] => Mux5.IN101
in[6] => Mux6.IN101
in[7] => Mux7.IN101
in[8] => Mux8.IN101
in[9] => Mux9.IN101
in[10] => Mux10.IN101
in[11] => Mux11.IN101
in[12] => Mux12.IN101
in[13] => Mux13.IN101
in[14] => Mux14.IN101
in[15] => Mux15.IN101
in[16] => Mux16.IN101
in[17] => Mux17.IN101
in[18] => Mux18.IN101
in[19] => Mux19.IN101
in[20] => Mux20.IN101
in[21] => Mux21.IN101
in[22] => Mux22.IN101
in[23] => Mux23.IN101
in[24] => Mux24.IN101
in[25] => Mux25.IN101
in[26] => Mux26.IN101
in[27] => Mux27.IN101
in[28] => Mux28.IN101
in[29] => Mux29.IN101
in[30] => Mux30.IN101
in[31] => Mux31.IN101
in[32] => Mux0.IN69
in[33] => Mux1.IN69
in[34] => Mux2.IN69
in[35] => Mux3.IN69
in[36] => Mux4.IN69
in[37] => Mux5.IN69
in[38] => Mux6.IN69
in[39] => Mux7.IN69
in[40] => Mux8.IN69
in[41] => Mux9.IN69
in[42] => Mux10.IN69
in[43] => Mux11.IN69
in[44] => Mux12.IN69
in[45] => Mux13.IN69
in[46] => Mux14.IN69
in[47] => Mux15.IN69
in[48] => Mux16.IN69
in[49] => Mux17.IN69
in[50] => Mux18.IN69
in[51] => Mux19.IN69
in[52] => Mux20.IN69
in[53] => Mux21.IN69
in[54] => Mux22.IN69
in[55] => Mux23.IN69
in[56] => Mux24.IN69
in[57] => Mux25.IN69
in[58] => Mux26.IN69
in[59] => Mux27.IN69
in[60] => Mux28.IN69
in[61] => Mux29.IN69
in[62] => Mux30.IN69
in[63] => Mux31.IN69
in[64] => Mux0.IN37
in[65] => Mux1.IN37
in[66] => Mux2.IN37
in[67] => Mux3.IN37
in[68] => Mux4.IN37
in[69] => Mux5.IN37
in[70] => Mux6.IN37
in[71] => Mux7.IN37
in[72] => Mux8.IN37
in[73] => Mux9.IN37
in[74] => Mux10.IN37
in[75] => Mux11.IN37
in[76] => Mux12.IN37
in[77] => Mux13.IN37
in[78] => Mux14.IN37
in[79] => Mux15.IN37
in[80] => Mux16.IN37
in[81] => Mux17.IN37
in[82] => Mux18.IN37
in[83] => Mux19.IN37
in[84] => Mux20.IN37
in[85] => Mux21.IN37
in[86] => Mux22.IN37
in[87] => Mux23.IN37
in[88] => Mux24.IN37
in[89] => Mux25.IN37
in[90] => Mux26.IN37
in[91] => Mux27.IN37
in[92] => Mux28.IN37
in[93] => Mux29.IN37
in[94] => Mux30.IN37
in[95] => Mux31.IN37
sel[0] => Mux0.IN134
sel[0] => Mux1.IN134
sel[0] => Mux2.IN134
sel[0] => Mux3.IN134
sel[0] => Mux4.IN134
sel[0] => Mux5.IN134
sel[0] => Mux6.IN134
sel[0] => Mux7.IN134
sel[0] => Mux8.IN134
sel[0] => Mux9.IN134
sel[0] => Mux10.IN134
sel[0] => Mux11.IN134
sel[0] => Mux12.IN134
sel[0] => Mux13.IN134
sel[0] => Mux14.IN134
sel[0] => Mux15.IN134
sel[0] => Mux16.IN134
sel[0] => Mux17.IN134
sel[0] => Mux18.IN134
sel[0] => Mux19.IN134
sel[0] => Mux20.IN134
sel[0] => Mux21.IN134
sel[0] => Mux22.IN134
sel[0] => Mux23.IN134
sel[0] => Mux24.IN134
sel[0] => Mux25.IN134
sel[0] => Mux26.IN134
sel[0] => Mux27.IN134
sel[0] => Mux28.IN134
sel[0] => Mux29.IN134
sel[0] => Mux30.IN134
sel[0] => Mux31.IN134
sel[1] => Mux0.IN133
sel[1] => Mux1.IN133
sel[1] => Mux2.IN133
sel[1] => Mux3.IN133
sel[1] => Mux4.IN133
sel[1] => Mux5.IN133
sel[1] => Mux6.IN133
sel[1] => Mux7.IN133
sel[1] => Mux8.IN133
sel[1] => Mux9.IN133
sel[1] => Mux10.IN133
sel[1] => Mux11.IN133
sel[1] => Mux12.IN133
sel[1] => Mux13.IN133
sel[1] => Mux14.IN133
sel[1] => Mux15.IN133
sel[1] => Mux16.IN133
sel[1] => Mux17.IN133
sel[1] => Mux18.IN133
sel[1] => Mux19.IN133
sel[1] => Mux20.IN133
sel[1] => Mux21.IN133
sel[1] => Mux22.IN133
sel[1] => Mux23.IN133
sel[1] => Mux24.IN133
sel[1] => Mux25.IN133
sel[1] => Mux26.IN133
sel[1] => Mux27.IN133
sel[1] => Mux28.IN133
sel[1] => Mux29.IN133
sel[1] => Mux30.IN133
sel[1] => Mux31.IN133
out[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|memory_parametrized:mem
clock => mem[2][0].CLK
clock => mem[2][1].CLK
clock => mem[2][2].CLK
clock => mem[2][3].CLK
clock => mem[2][4].CLK
clock => mem[2][5].CLK
clock => mem[2][6].CLK
clock => mem[2][7].CLK
clock => mem[2][8].CLK
clock => mem[2][9].CLK
clock => mem[2][10].CLK
clock => mem[2][11].CLK
clock => mem[2][12].CLK
clock => mem[2][13].CLK
clock => mem[2][14].CLK
clock => mem[2][15].CLK
clock => mem[2][16].CLK
clock => mem[2][17].CLK
clock => mem[2][18].CLK
clock => mem[2][19].CLK
clock => mem[2][20].CLK
clock => mem[2][21].CLK
clock => mem[2][22].CLK
clock => mem[2][23].CLK
clock => mem[2][24].CLK
clock => mem[2][25].CLK
clock => mem[2][26].CLK
clock => mem[2][27].CLK
clock => mem[2][28].CLK
clock => mem[2][29].CLK
clock => mem[2][30].CLK
clock => mem[2][31].CLK
clock => mem[1][0].CLK
clock => mem[1][1].CLK
clock => mem[1][2].CLK
clock => mem[1][3].CLK
clock => mem[1][4].CLK
clock => mem[1][5].CLK
clock => mem[1][6].CLK
clock => mem[1][7].CLK
clock => mem[1][8].CLK
clock => mem[1][9].CLK
clock => mem[1][10].CLK
clock => mem[1][11].CLK
clock => mem[1][12].CLK
clock => mem[1][13].CLK
clock => mem[1][14].CLK
clock => mem[1][15].CLK
clock => mem[1][16].CLK
clock => mem[1][17].CLK
clock => mem[1][18].CLK
clock => mem[1][19].CLK
clock => mem[1][20].CLK
clock => mem[1][21].CLK
clock => mem[1][22].CLK
clock => mem[1][23].CLK
clock => mem[1][24].CLK
clock => mem[1][25].CLK
clock => mem[1][26].CLK
clock => mem[1][27].CLK
clock => mem[1][28].CLK
clock => mem[1][29].CLK
clock => mem[1][30].CLK
clock => mem[1][31].CLK
clock => mem[0][0].CLK
clock => mem[0][1].CLK
clock => mem[0][2].CLK
clock => mem[0][3].CLK
clock => mem[0][4].CLK
clock => mem[0][5].CLK
clock => mem[0][6].CLK
clock => mem[0][7].CLK
clock => mem[0][8].CLK
clock => mem[0][9].CLK
clock => mem[0][10].CLK
clock => mem[0][11].CLK
clock => mem[0][12].CLK
clock => mem[0][13].CLK
clock => mem[0][14].CLK
clock => mem[0][15].CLK
clock => mem[0][16].CLK
clock => mem[0][17].CLK
clock => mem[0][18].CLK
clock => mem[0][19].CLK
clock => mem[0][20].CLK
clock => mem[0][21].CLK
clock => mem[0][22].CLK
clock => mem[0][23].CLK
clock => mem[0][24].CLK
clock => mem[0][25].CLK
clock => mem[0][26].CLK
clock => mem[0][27].CLK
clock => mem[0][28].CLK
clock => mem[0][29].CLK
clock => mem[0][30].CLK
clock => mem[0][31].CLK
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
reset => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => mem.OUTPUTSELECT
write_enable => read_data[30]$latch.LATCH_ENABLE
write_enable => read_data[29]$latch.LATCH_ENABLE
write_enable => read_data[28]$latch.LATCH_ENABLE
write_enable => read_data[27]$latch.LATCH_ENABLE
write_enable => read_data[26]$latch.LATCH_ENABLE
write_enable => read_data[25]$latch.LATCH_ENABLE
write_enable => read_data[24]$latch.LATCH_ENABLE
write_enable => read_data[23]$latch.LATCH_ENABLE
write_enable => read_data[22]$latch.LATCH_ENABLE
write_enable => read_data[21]$latch.LATCH_ENABLE
write_enable => read_data[20]$latch.LATCH_ENABLE
write_enable => read_data[19]$latch.LATCH_ENABLE
write_enable => read_data[18]$latch.LATCH_ENABLE
write_enable => read_data[17]$latch.LATCH_ENABLE
write_enable => read_data[16]$latch.LATCH_ENABLE
write_enable => read_data[15]$latch.LATCH_ENABLE
write_enable => read_data[14]$latch.LATCH_ENABLE
write_enable => read_data[13]$latch.LATCH_ENABLE
write_enable => read_data[12]$latch.LATCH_ENABLE
write_enable => read_data[11]$latch.LATCH_ENABLE
write_enable => read_data[10]$latch.LATCH_ENABLE
write_enable => read_data[9]$latch.LATCH_ENABLE
write_enable => read_data[8]$latch.LATCH_ENABLE
write_enable => read_data[7]$latch.LATCH_ENABLE
write_enable => read_data[6]$latch.LATCH_ENABLE
write_enable => read_data[5]$latch.LATCH_ENABLE
write_enable => read_data[4]$latch.LATCH_ENABLE
write_enable => read_data[3]$latch.LATCH_ENABLE
write_enable => read_data[2]$latch.LATCH_ENABLE
write_enable => read_data[1]$latch.LATCH_ENABLE
write_enable => read_data[0]$latch.LATCH_ENABLE
write_enable => read_data[31]$latch.LATCH_ENABLE
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[0] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[1] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[2] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[3] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[4] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[5] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[6] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[7] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[8] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[9] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[10] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[11] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[12] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[13] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[14] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[15] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[16] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[17] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[18] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[19] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[20] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[21] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[22] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[23] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[24] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[25] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[26] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[27] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[28] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[29] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[30] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
write_data[31] => mem.DATAB
address[0] => Decoder0.IN1
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[1] => Decoder0.IN0
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|Z:Z
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => Z[0].CLK
clock => Z[1].CLK
clock => Z[2].CLK
clock => Z[3].CLK
clock => Z[4].CLK
clock => Z[5].CLK
clock => Z[6].CLK
clock => Z[7].CLK
clock => Z[8].CLK
clock => Z[9].CLK
clock => Z[10].CLK
clock => Z[11].CLK
clock => Z[12].CLK
clock => Z[13].CLK
clock => Z[14].CLK
clock => Z[15].CLK
clock => Z[16].CLK
clock => Z[17].CLK
clock => Z[18].CLK
clock => Z[19].CLK
clock => Z[20].CLK
clock => Z[21].CLK
clock => Z[22].CLK
clock => Z[23].CLK
clock => Z[24].CLK
clock => Z[25].CLK
clock => Z[26].CLK
clock => Z[27].CLK
clock => Z[28].CLK
clock => Z[29].CLK
clock => Z[30].CLK
clock => Z[31].CLK
reset => ~NO_FANOUT~
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => Z.OUTPUTSELECT
enable => result[13]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[8]~reg0.ENA
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => index[0].ENA
enable => index[1].ENA
enable => index[2].ENA
enable => index[3].ENA
enable => index[4].ENA
enable => index[5].ENA
enable => index[6].ENA
enable => index[7].ENA
enable => index[8].ENA
enable => index[9].ENA
enable => index[10].ENA
enable => index[11].ENA
enable => index[12].ENA
enable => index[13].ENA
enable => index[14].ENA
enable => index[15].ENA
enable => index[16].ENA
enable => index[17].ENA
enable => index[18].ENA
enable => index[19].ENA
enable => index[20].ENA
enable => index[21].ENA
enable => index[22].ENA
enable => index[23].ENA
enable => index[24].ENA
enable => index[25].ENA
enable => index[26].ENA
enable => index[27].ENA
enable => index[28].ENA
enable => index[29].ENA
enable => index[30].ENA
enable => index[31].ENA
neuron_input[0] => neuron_input[0].IN1
neuron_input[1] => neuron_input[1].IN1
neuron_input[2] => neuron_input[2].IN1
neuron_input[3] => neuron_input[3].IN1
neuron_input[4] => neuron_input[4].IN1
neuron_input[5] => neuron_input[5].IN1
neuron_input[6] => neuron_input[6].IN1
neuron_input[7] => neuron_input[7].IN1
neuron_input[8] => neuron_input[8].IN1
neuron_input[9] => neuron_input[9].IN1
neuron_input[10] => neuron_input[10].IN1
neuron_input[11] => neuron_input[11].IN1
neuron_input[12] => neuron_input[12].IN1
neuron_input[13] => neuron_input[13].IN1
neuron_input[14] => neuron_input[14].IN1
neuron_input[15] => neuron_input[15].IN1
neuron_input[16] => neuron_input[16].IN1
neuron_input[17] => neuron_input[17].IN1
neuron_input[18] => neuron_input[18].IN1
neuron_input[19] => neuron_input[19].IN1
neuron_input[20] => neuron_input[20].IN1
neuron_input[21] => neuron_input[21].IN1
neuron_input[22] => neuron_input[22].IN1
neuron_input[23] => neuron_input[23].IN1
neuron_input[24] => neuron_input[24].IN1
neuron_input[25] => neuron_input[25].IN1
neuron_input[26] => neuron_input[26].IN1
neuron_input[27] => neuron_input[27].IN1
neuron_input[28] => neuron_input[28].IN1
neuron_input[29] => neuron_input[29].IN1
neuron_input[30] => neuron_input[30].IN1
neuron_input[31] => neuron_input[31].IN1
weight[0] => weight[0].IN1
weight[1] => weight[1].IN1
weight[2] => weight[2].IN1
weight[3] => weight[3].IN1
weight[4] => weight[4].IN1
weight[5] => weight[5].IN1
weight[6] => weight[6].IN1
weight[7] => weight[7].IN1
weight[8] => weight[8].IN1
weight[9] => weight[9].IN1
weight[10] => weight[10].IN1
weight[11] => weight[11].IN1
weight[12] => weight[12].IN1
weight[13] => weight[13].IN1
weight[14] => weight[14].IN1
weight[15] => weight[15].IN1
weight[16] => weight[16].IN1
weight[17] => weight[17].IN1
weight[18] => weight[18].IN1
weight[19] => weight[19].IN1
weight[20] => weight[20].IN1
weight[21] => weight[21].IN1
weight[22] => weight[22].IN1
weight[23] => weight[23].IN1
weight[24] => weight[24].IN1
weight[25] => weight[25].IN1
weight[26] => weight[26].IN1
weight[27] => weight[27].IN1
weight[28] => weight[28].IN1
weight[29] => weight[29].IN1
weight[30] => weight[30].IN1
weight[31] => weight[31].IN1
bias[0] => bias[0].IN1
bias[1] => bias[1].IN1
bias[2] => bias[2].IN1
bias[3] => bias[3].IN1
bias[4] => bias[4].IN1
bias[5] => bias[5].IN1
bias[6] => bias[6].IN1
bias[7] => bias[7].IN1
bias[8] => bias[8].IN1
bias[9] => bias[9].IN1
bias[10] => bias[10].IN1
bias[11] => bias[11].IN1
bias[12] => bias[12].IN1
bias[13] => bias[13].IN1
bias[14] => bias[14].IN1
bias[15] => bias[15].IN1
bias[16] => bias[16].IN1
bias[17] => bias[17].IN1
bias[18] => bias[18].IN1
bias[19] => bias[19].IN1
bias[20] => bias[20].IN1
bias[21] => bias[21].IN1
bias[22] => bias[22].IN1
bias[23] => bias[23].IN1
bias[24] => bias[24].IN1
bias[25] => bias[25].IN1
bias[26] => bias[26].IN1
bias[27] => bias[27].IN1
bias[28] => bias[28].IN1
bias[29] => bias[29].IN1
bias[30] => bias[30].IN1
bias[31] => bias[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|Z:Z|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|Z:Z|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|Z:Z|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|Z:Z|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|Z:Z|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1
clock => clock.IN1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => Xn[0].CLK
clock => Xn[1].CLK
clock => Xn[2].CLK
clock => Xn[3].CLK
clock => Xn[4].CLK
clock => Xn[5].CLK
clock => Xn[6].CLK
clock => Xn[7].CLK
clock => Xn[8].CLK
clock => Xn[9].CLK
clock => Xn[10].CLK
clock => Xn[11].CLK
clock => Xn[12].CLK
clock => Xn[13].CLK
clock => Xn[14].CLK
clock => Xn[15].CLK
clock => Xn[16].CLK
clock => Xn[17].CLK
clock => Xn[18].CLK
clock => Xn[19].CLK
clock => Xn[20].CLK
clock => Xn[21].CLK
clock => Xn[22].CLK
clock => Xn[23].CLK
clock => Xn[24].CLK
clock => Xn[25].CLK
clock => Xn[26].CLK
clock => Xn[27].CLK
clock => Xn[28].CLK
clock => Xn[29].CLK
clock => Xn[30].CLK
clock => Xn[31].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => Xn.OUTPUTSELECT
enable => result[7]~reg0.ENA
enable => result[6]~reg0.ENA
enable => result[5]~reg0.ENA
enable => result[4]~reg0.ENA
enable => result[3]~reg0.ENA
enable => result[2]~reg0.ENA
enable => result[1]~reg0.ENA
enable => result[0]~reg0.ENA
enable => index[31].ENA
enable => index[30].ENA
enable => index[29].ENA
enable => index[12].ENA
enable => index[11].ENA
enable => index[10].ENA
enable => index[9].ENA
enable => index[8].ENA
enable => index[28].ENA
enable => index[27].ENA
enable => index[26].ENA
enable => index[25].ENA
enable => index[24].ENA
enable => index[23].ENA
enable => index[22].ENA
enable => index[21].ENA
enable => index[7].ENA
enable => index[6].ENA
enable => index[5].ENA
enable => index[4].ENA
enable => index[3].ENA
enable => index[2].ENA
enable => index[1].ENA
enable => index[0].ENA
enable => index[20].ENA
enable => index[19].ENA
enable => index[18].ENA
enable => index[17].ENA
enable => index[16].ENA
enable => index[15].ENA
enable => index[14].ENA
enable => index[13].ENA
enable => result[8]~reg0.ENA
enable => result[9]~reg0.ENA
enable => result[10]~reg0.ENA
enable => result[11]~reg0.ENA
enable => result[12]~reg0.ENA
enable => result[13]~reg0.ENA
enable => result[14]~reg0.ENA
enable => result[15]~reg0.ENA
enable => result[16]~reg0.ENA
enable => result[17]~reg0.ENA
enable => result[18]~reg0.ENA
enable => result[19]~reg0.ENA
enable => result[20]~reg0.ENA
enable => result[21]~reg0.ENA
enable => result[22]~reg0.ENA
enable => result[23]~reg0.ENA
enable => result[24]~reg0.ENA
enable => result[25]~reg0.ENA
enable => result[26]~reg0.ENA
enable => result[27]~reg0.ENA
enable => result[28]~reg0.ENA
enable => result[29]~reg0.ENA
enable => result[30]~reg0.ENA
enable => result[31]~reg0.ENA
enable => divider_counter[0].ENA
enable => divider_counter[1].ENA
enable => divider_counter[2].ENA
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => Add1.IN15
B[24] => Add1.IN14
B[25] => Add1.IN13
B[26] => Add1.IN12
B[27] => Add1.IN11
B[28] => Add1.IN10
B[29] => Add1.IN9
B[30] => Add1.IN8
B[31] => B[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M3
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_divider:D1|ieee754_multiplier:M4
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_natural_exponential:E1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1
clock => index[0].CLK
clock => index[1].CLK
clock => index[2].CLK
clock => index[3].CLK
clock => index[4].CLK
clock => index[5].CLK
clock => index[6].CLK
clock => index[7].CLK
clock => index[8].CLK
clock => index[9].CLK
clock => index[10].CLK
clock => index[11].CLK
clock => index[12].CLK
clock => index[13].CLK
clock => index[14].CLK
clock => index[15].CLK
clock => index[16].CLK
clock => index[17].CLK
clock => index[18].CLK
clock => index[19].CLK
clock => index[20].CLK
clock => index[21].CLK
clock => index[22].CLK
clock => index[23].CLK
clock => index[24].CLK
clock => index[25].CLK
clock => index[26].CLK
clock => index[27].CLK
clock => index[28].CLK
clock => index[29].CLK
clock => index[30].CLK
clock => index[31].CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => Xn[0].CLK
clock => Xn[1].CLK
clock => Xn[2].CLK
clock => Xn[3].CLK
clock => Xn[4].CLK
clock => Xn[5].CLK
clock => Xn[6].CLK
clock => Xn[7].CLK
clock => Xn[8].CLK
clock => Xn[9].CLK
clock => Xn[10].CLK
clock => Xn[11].CLK
clock => Xn[12].CLK
clock => Xn[13].CLK
clock => Xn[14].CLK
clock => Xn[15].CLK
clock => Xn[16].CLK
clock => Xn[17].CLK
clock => Xn[18].CLK
clock => Xn[19].CLK
clock => Xn[20].CLK
clock => Xn[21].CLK
clock => Xn[22].CLK
clock => Xn[23].CLK
clock => Xn[24].CLK
clock => Xn[25].CLK
clock => Xn[26].CLK
clock => Xn[27].CLK
clock => Xn[28].CLK
clock => Xn[29].CLK
clock => Xn[30].CLK
clock => Xn[31].CLK
clock => divider_counter[0].CLK
clock => divider_counter[1].CLK
clock => divider_counter[2].CLK
enable => ~NO_FANOUT~
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A[31].IN1
B[0] => B[0].IN2
B[1] => B[1].IN2
B[2] => B[2].IN2
B[3] => B[3].IN2
B[4] => B[4].IN2
B[5] => B[5].IN2
B[6] => B[6].IN2
B[7] => B[7].IN2
B[8] => B[8].IN2
B[9] => B[9].IN2
B[10] => B[10].IN2
B[11] => B[11].IN2
B[12] => B[12].IN2
B[13] => B[13].IN2
B[14] => B[14].IN2
B[15] => B[15].IN2
B[16] => B[16].IN2
B[17] => B[17].IN2
B[18] => B[18].IN2
B[19] => B[19].IN2
B[20] => B[20].IN2
B[21] => B[21].IN2
B[22] => B[22].IN2
B[23] => Add1.IN15
B[24] => Add1.IN14
B[25] => Add1.IN13
B[26] => Add1.IN12
B[27] => Add1.IN11
B[28] => Add1.IN10
B[29] => Add1.IN9
B[30] => Add1.IN8
B[31] => B[31].IN1
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_adder:A2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_adder:A2|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_multiplier:M3
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_divider:D1|ieee754_multiplier:M4
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_multiplier:M1
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_multiplier:M2
A[0] => Mult0.IN24
A[1] => Mult0.IN23
A[2] => Mult0.IN22
A[3] => Mult0.IN21
A[4] => Mult0.IN20
A[5] => Mult0.IN19
A[6] => Mult0.IN18
A[7] => Mult0.IN17
A[8] => Mult0.IN16
A[9] => Mult0.IN15
A[10] => Mult0.IN14
A[11] => Mult0.IN13
A[12] => Mult0.IN12
A[13] => Mult0.IN11
A[14] => Mult0.IN10
A[15] => Mult0.IN9
A[16] => Mult0.IN8
A[17] => Mult0.IN7
A[18] => Mult0.IN6
A[19] => Mult0.IN5
A[20] => Mult0.IN4
A[21] => Mult0.IN3
A[22] => Mult0.IN2
A[23] => Add0.IN8
A[24] => Add0.IN7
A[25] => Add0.IN6
A[26] => Add0.IN5
A[27] => Add0.IN4
A[28] => Add0.IN3
A[29] => Add0.IN2
A[30] => Add0.IN1
A[31] => Sign.IN0
B[0] => Mult0.IN47
B[1] => Mult0.IN46
B[2] => Mult0.IN45
B[3] => Mult0.IN44
B[4] => Mult0.IN43
B[5] => Mult0.IN42
B[6] => Mult0.IN41
B[7] => Mult0.IN40
B[8] => Mult0.IN39
B[9] => Mult0.IN38
B[10] => Mult0.IN37
B[11] => Mult0.IN36
B[12] => Mult0.IN35
B[13] => Mult0.IN34
B[14] => Mult0.IN33
B[15] => Mult0.IN32
B[16] => Mult0.IN31
B[17] => Mult0.IN30
B[18] => Mult0.IN29
B[19] => Mult0.IN28
B[20] => Mult0.IN27
B[21] => Mult0.IN26
B[22] => Mult0.IN25
B[23] => Add0.IN16
B[24] => Add0.IN15
B[25] => Add0.IN14
B[26] => Add0.IN13
B[27] => Add0.IN12
B[28] => Add0.IN11
B[29] => Add0.IN10
B[30] => Add0.IN9
B[31] => Sign.IN1
result[0] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Sign.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_adder:A1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
A[16] => A[16].IN1
A[17] => A[17].IN1
A[18] => A[18].IN1
A[19] => A[19].IN1
A[20] => A[20].IN1
A[21] => A[21].IN1
A[22] => A[22].IN1
A[23] => A[23].IN1
A[24] => A[24].IN1
A[25] => A[25].IN1
A[26] => A[26].IN1
A[27] => A[27].IN1
A[28] => A[28].IN1
A[29] => A[29].IN1
A[30] => A[30].IN1
A[31] => A_swap.DATAB
A[31] => B_swap[31].DATAA
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
B[16] => B[16].IN1
B[17] => B[17].IN1
B[18] => B[18].IN1
B[19] => B[19].IN1
B[20] => B[20].IN1
B[21] => B[21].IN1
B[22] => B[22].IN1
B[23] => B[23].IN1
B[24] => B[24].IN1
B[25] => B[25].IN1
B[26] => B[26].IN1
B[27] => B[27].IN1
B[28] => B[28].IN1
B[29] => B[29].IN1
B[30] => B[30].IN1
B[31] => A_swap.DATAA
B[31] => B_swap[31].DATAB
result[0] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Temp_Mantissa.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Exponent.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= A_swap.DB_MAX_OUTPUT_PORT_TYPE


|NeuralNetworkFPGA|output_softmax_layer:sl|softmax_neuron:sn3|ieee754_adder:A1|ieee754_compare:comp_abs
A[0] => LessThan1.IN23
A[1] => LessThan1.IN22
A[2] => LessThan1.IN21
A[3] => LessThan1.IN20
A[4] => LessThan1.IN19
A[5] => LessThan1.IN18
A[6] => LessThan1.IN17
A[7] => LessThan1.IN16
A[8] => LessThan1.IN15
A[9] => LessThan1.IN14
A[10] => LessThan1.IN13
A[11] => LessThan1.IN12
A[12] => LessThan1.IN11
A[13] => LessThan1.IN10
A[14] => LessThan1.IN9
A[15] => LessThan1.IN8
A[16] => LessThan1.IN7
A[17] => LessThan1.IN6
A[18] => LessThan1.IN5
A[19] => LessThan1.IN4
A[20] => LessThan1.IN3
A[21] => LessThan1.IN2
A[22] => LessThan1.IN1
A[23] => Equal0.IN7
A[23] => LessThan0.IN8
A[24] => Equal0.IN6
A[24] => LessThan0.IN7
A[25] => Equal0.IN5
A[25] => LessThan0.IN6
A[26] => Equal0.IN4
A[26] => LessThan0.IN5
A[27] => Equal0.IN3
A[27] => LessThan0.IN4
A[28] => Equal0.IN2
A[28] => LessThan0.IN3
A[29] => Equal0.IN1
A[29] => LessThan0.IN2
A[30] => Equal0.IN0
A[30] => LessThan0.IN1
A[31] => always0.IN0
A[31] => result.OUTPUTSELECT
A[31] => result.OUTPUTSELECT
A[31] => result.DATAB
B[0] => LessThan1.IN46
B[1] => LessThan1.IN45
B[2] => LessThan1.IN44
B[3] => LessThan1.IN43
B[4] => LessThan1.IN42
B[5] => LessThan1.IN41
B[6] => LessThan1.IN40
B[7] => LessThan1.IN39
B[8] => LessThan1.IN38
B[9] => LessThan1.IN37
B[10] => LessThan1.IN36
B[11] => LessThan1.IN35
B[12] => LessThan1.IN34
B[13] => LessThan1.IN33
B[14] => LessThan1.IN32
B[15] => LessThan1.IN31
B[16] => LessThan1.IN30
B[17] => LessThan1.IN29
B[18] => LessThan1.IN28
B[19] => LessThan1.IN27
B[20] => LessThan1.IN26
B[21] => LessThan1.IN25
B[22] => LessThan1.IN24
B[23] => Equal0.IN15
B[23] => LessThan0.IN16
B[24] => Equal0.IN14
B[24] => LessThan0.IN15
B[25] => Equal0.IN13
B[25] => LessThan0.IN14
B[26] => Equal0.IN12
B[26] => LessThan0.IN13
B[27] => Equal0.IN11
B[27] => LessThan0.IN12
B[28] => Equal0.IN10
B[28] => LessThan0.IN11
B[29] => Equal0.IN9
B[29] => LessThan0.IN10
B[30] => Equal0.IN8
B[30] => LessThan0.IN9
B[31] => always0.IN1
result <= result.DB_MAX_OUTPUT_PORT_TYPE


