
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000571                       # Number of seconds simulated
sim_ticks                                   571185000                       # Number of ticks simulated
final_tick                                  571185000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  17287                       # Simulator instruction rate (inst/s)
host_op_rate                                    17287                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                9873860                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679252                       # Number of bytes of host memory used
host_seconds                                    57.85                       # Real time elapsed on the host
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           66816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           81792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             148608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        66816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        13248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                207                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          116977862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          143197038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             260174900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     116977862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        116977862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23193886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23193886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23193886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         116977862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         143197038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            283368786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        207                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2322                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      207                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 147904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   12032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  148608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                9                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     496324000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  207                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.161850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.312750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.030975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          141     27.17%     27.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     32.56%     59.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68     13.10%     72.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      7.32%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      3.08%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      1.93%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           13      2.50%     87.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.35%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57     10.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          519                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     207.454545                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     77.888199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    370.758780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              7     63.64%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2     18.18%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.090909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.042406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.375103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     54.55%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     36.36%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     22055250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                65386500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9543.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28293.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       258.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    260.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1839                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     196253.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE      282137250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF        18980000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT       267539000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    283368786                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                1393                       # Transaction distribution
system.membus.trans_dist::ReadResp               1393                       # Transaction distribution
system.membus.trans_dist::Writeback               207                       # Transaction distribution
system.membus.trans_dist::ReadExReq               929                       # Transaction distribution
system.membus.trans_dist::ReadExResp              929                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4851                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        66816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        95040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              161856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 161856                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             4825500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9825499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy           11989000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.1                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                  336008                       # Number of BP lookups
system.cpu.branchPred.condPredicted            312842                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             94357                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               149959                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   95354                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.586714                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    7595                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       143763                       # DTB read hits
system.cpu.dtb.read_misses                         28                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                   143791                       # DTB read accesses
system.cpu.dtb.write_hits                       32280                       # DTB write hits
system.cpu.dtb.write_misses                        29                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   32309                       # DTB write accesses
system.cpu.dtb.data_hits                       176043                       # DTB hits
system.cpu.dtb.data_misses                         57                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   176100                       # DTB accesses
system.cpu.itb.fetch_hits                       70656                       # ITB hits
system.cpu.itb.fetch_misses                        82                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   70738                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.numCycles                          1142371                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken       112233                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken       223775                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads       748191                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites       711270                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses      1459461                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads         2848                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites         5672                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses         8520                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards         460804                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                     178921                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect        84412                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect         9792                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted          94204                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted            135851                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     40.948469                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions           800820                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies               243                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                       1041465                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                            2120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          160299                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                           982072                       # Number of cycles cpu stages are processed.
system.cpu.activity                         85.967869                       # Percentage of cycles cpu is active
system.cpu.comLoads                            143759                       # Number of Load instructions committed
system.cpu.comStores                            31809                       # Number of Store instructions committed
system.cpu.comBranches                         230042                       # Number of Branches instructions committed
system.cpu.comNops                              26584                       # Number of Nop instructions committed
system.cpu.comNonSpec                              14                       # Number of Non-Speculative instructions committed
system.cpu.comInts                             563037                       # Number of Integer instructions committed
system.cpu.comFloats                             3404                       # Number of Floating Point instructions committed
system.cpu.committedInsts                     1000000                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                       1000000                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total               1000000                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.142371                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.142371                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.875372                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.875372                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles                   391996                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                    750375                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               65.685754                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles                   558390                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                    583981                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               51.120083                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles                   549480                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                    592891                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               51.900039                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles                   987144                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                    155227                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               13.588143                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles                   504390                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                    637981                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               55.847093                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               550                       # number of replacements
system.cpu.icache.tags.tagsinuse           463.072088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               69316                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1044                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             66.394636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   463.072088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.904438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.904438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            142356                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           142356                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        69316                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           69316                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         69316                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            69316                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        69316                       # number of overall hits
system.cpu.icache.overall_hits::total           69316                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1340                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1340                       # number of overall misses
system.cpu.icache.overall_misses::total          1340                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67716749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67716749                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67716749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67716749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67716749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67716749                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        70656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        70656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        70656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        70656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        70656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        70656                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.018965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018965                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.018965                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018965                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.018965                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018965                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50534.887313                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50534.887313                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50534.887313                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50534.887313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50534.887313                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50534.887313                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1044                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     51332501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51332501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     51332501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51332501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     51332501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51332501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014776                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49169.062261                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49169.062261                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49169.062261                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49169.062261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49169.062261                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49169.062261                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements               350                       # number of replacements
system.cpu.dcache.tags.tagsinuse           831.362897                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              168843                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            132.115023                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   831.362897                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.811878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.811878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          928                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          927                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            352414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           352414                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       143242                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          143242                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        25318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25318                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          141                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          141                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          142                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        168560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           168560                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       168560                       # number of overall hits
system.cpu.dcache.overall_hits::total          168560                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          375                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           375                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         6349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6349                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         6724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6724                       # number of overall misses
system.cpu.dcache.overall_misses::total          6724                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19771000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    317058250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    317058250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        70750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    336829250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    336829250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    336829250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    336829250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       143617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       143617                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        31667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        31667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       175284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       175284                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       175284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       175284                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002611                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.200493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.200493                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.007042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.007042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038361                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038361                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038361                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52722.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52722.666667                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49938.297370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49938.297370                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        70750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50093.582689                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50093.582689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50093.582689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50093.582689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10695                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               478                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.374477                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          207                       # number of writebacks
system.cpu.dcache.writebacks::total               207                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           27                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         5420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5420                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5447                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5447                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5447                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          929                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     17233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17233000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     48511250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     48511250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        67250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        67250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     65744250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65744250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     65744250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65744250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002423                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.029337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.007042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007285                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007285                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49520.114943                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49520.114943                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52218.783638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52218.783638                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        67250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51483.359436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51483.359436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51483.359436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51483.359436                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
