14
1 WORK 0 top_pipe
2 WORK 0 top
3 WORK 0 IF_stage
4 WORK 0 PC
5 WORK 0 IF_ID
6 WORK 0 ID_stage
7 WORK 0 regfile
8 WORK 0 controller
9 WORK 0 ID_EXE
10 WORK 0 EXE_stage
11 WORK 0 alu
12 WORK 0 EX_MEM
13 WORK 0 MEM_WB_stage
14 WORK 0 WB_stage
17
/usr/cadtool/cad/synopsys/spyglass/2018.09-sp2/SPYGLASS_HOME/auxi/policy_data/auto-verify/verif.sgdc 1 -1 3 1 47 3423392 0 0 0 0 0 0 1 0 N.A.
top_pipe.v 2 113 1 1 49 20969115 0 0 0 0 1 0 1 1 N.A.
top.v 3 517 1 1 49 3494138 0 0 0 0 1 0 1 1 N.A.
CPU_define.v 4 43 2 1 49 16999784 0 0 0 0 1 0 1 1 N.A.
alu.v 5 323 1 1 49 3494135 0 0 0 0 1 0 1 1 N.A.
controller.v 6 253 1 1 49 3494136 0 0 0 0 1 0 1 1 N.A.
PC.v 7 59 1 1 49 16999793 0 0 0 0 1 0 0 1 N.A.
regfile.v 8 334 1 1 49 3494137 0 0 0 0 1 0 1 1 N.A.
IF_stage.v 9 41 1 1 49 16999790 0 0 0 0 1 0 1 1 N.A.
IF_ID.v 10 28 1 1 49 16999789 0 0 0 0 1 0 1 1 N.A.
ID_stage.v 11 279 1 1 49 3494140 0 0 0 0 1 0 1 1 N.A.
ID_EXE.v 12 143 1 1 49 16999787 0 0 0 0 1 0 1 1 N.A.
EXE_stage.v 13 167 1 1 49 3494139 0 0 0 0 1 0 1 1 N.A.
EX_MEM.v 14 95 1 1 49 16999786 0 0 0 0 1 0 1 1 N.A.
MEM_WB_stage.v 15 68 1 1 49 16999791 0 0 0 0 1 0 1 1 N.A.
WB_stage.v 16 12 1 1 49 20969109 0 0 0 0 1 0 0 1 N.A.
./spyglass-1/lint/lint_turbo_rtl/spyglass_spysch/constraint/spg_autogenerated_waivers.sgdc 17 -1 7 1 49 28492378 0 0 0 0 0 0 0 0 N.A.
2 1 113 1
3 1 517 2
4 1 43 11
5 1 321 11
6 1 232 8
7 1 59 4
8 1 333 7
9 1 41 3
10 1 28 5
11 1 279 6
12 1 143 9
13 1 167 10
14 1 96 12
15 1 69 13
16 1 13 14
