#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jul 28 11:02:48 2018
# Process ID: 1972
# Log file: C:/Users/Tung/Desktop/vivado_training/axi_dma_sg/axi_dma_sg/vivado.log
# Journal file: C:/Users/Tung/Desktop/vivado_training/axi_dma_sg/axi_dma_sg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Tung/Desktop/vivado_training/axi_dma_sg/axi_dma_sg/axi_dma_sg.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Tung/Desktop/axi_dma_sg' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/Tung/users/tunglt/desktop/sample_generator_1.0', nor could it be found using path 'C:/users/tunglt/desktop/sample_generator_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Tung/users/tunglt/desktop/sample_generator_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Tung/Desktop/vivado_training/axi_dma_sg/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 791.113 ; gain = 211.191
open_bd_design {C:/Users/Tung/Desktop/vivado_training/axi_dma_sg/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:sample_generator:1.0 - sample_generator_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Tung/Desktop/vivado_training/axi_dma_sg/axi_dma_sg/axi_dma_sg.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 28 11:03:28 2018...
