\hypertarget{struct_s_p_d_i_f_r_x___type_def}{}\doxysection{SPDIFRX\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_p_d_i_f_r_x___type_def}\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}


SPDIF-\/\+RX Interface.  




{\ttfamily \#include $<$stm32h743xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}{DIR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPDIF-\/\+RX Interface. 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01389}{1389}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_s_p_d_i_f_r_x___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!CR@{CR}}
\index{CR@{CR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01391}{1391}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}\label{struct_s_p_d_i_f_r_x___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

Channel Status register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01396}{1396}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}\label{struct_s_p_d_i_f_r_x___type_def_a7bad11e3dbbfcc3c1317dc68669d3f51}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!DIR@{DIR}}
\index{DIR@{DIR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIR}{DIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_i_r}{DIR}}}

Debug Information register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01397}{1397}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_s_p_d_i_f_r_x___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!DR@{DR}}
\index{DR@{DR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

Data input register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01395}{1395}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}\label{struct_s_p_d_i_f_r_x___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFCR}

Interrupt Flag Clear register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01394}{1394}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_ae845b86e973b4bf8a33c447c261633f6}\label{struct_s_p_d_i_f_r_x___type_def_ae845b86e973b4bf8a33c447c261633f6}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR}

Interrupt mask register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01392}{1392}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_s_p_d_i_f_r_x___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved, 0x1A ~\newline
 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01398}{1398}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_s_p_d_i_f_r_x___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}!SR@{SR}}
\index{SR@{SR}!SPDIFRX\_TypeDef@{SPDIFRX\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

Status register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l01393}{1393}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h743xx_8h}{stm32h743xx.\+h}}\end{DoxyCompactItemize}
