[
    
    {
        "Partition": "sag_xetlb",
        "Label": "WW22p7_finalrun_bestreceipe",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0063",
        "TNS": "-0.02",
        "Viols": "10",
        "MaxTrans Viols": "29",
        "MaxCap Viols": "23",
        "Net Length": "13934262",
        "Net Count": "1165990",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.65%",
        "Horz %": "0.32%",
        "Vert %": "0.97%",
        "Cell Area": "158145.2",
        "Die Area Utilization %": "58.20%",
        "Design Utilization %": "59.84%",
        "Gatecount": "3413978",
        "All": "158145.2",
        "Stdcell": "104553.07",
        "Seq": "67744.36",
        "Buf/Inv": "6508.09",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-1.70%",
        "Clk Buf/Inv": "11.32",
        "Clk Gates": "1106.36",
        "Combinational": "30300.61",
        "Pfet": "0",
        "Macro": "53592.13",
        "Mbit flop %": "97.62%",
        "Octa flop %": "88.13%",
        "Non-RP Octa flop %": "88.13%",
        "Datapath fubs count": "0",
        "Inputs": "12758",
        "Outputs": "10907",
        "Feedthrus": "96",
        "Total Z": "525679.78",
        "Norm Z": "234612.36",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "141535.44",
        "lvtll": "337825.8",
        "lvt": "24476.77",
        "ulvtll": "21837.55",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "4.20%",
        "lvt %": "4.70%",
        "svt %": "26.90%",
        "lvtll %": "64.30%",
        "Clk": "",
        "Internal": "183.75",
        "Switching": "207.61",
        "Leakage": "4.3",
        "Total": "395.65",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "28.2",
        "Cumulative TPT (hrs)": "30.2",
        "Memory (MB)": "77467"
    },
    
    {
        "Partition": "sag_xetlb",
        "Label": "WW22p7_finalrun_bestreceipe",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.021",
        "TNS": "-0.09",
        "Viols": "34",
        "MaxTrans Viols": "2207",
        "MaxCap Viols": "3",
        "Net Length": "15862187",
        "Net Count": "1203713",
        "Short": "39",
        "NullShort": "0",
        "Real Short": "39",
        "Total DRCs": "502",
        "Both %": "33.55%",
        "Horz %": "22.08%",
        "Vert %": "45.03%",
        "Cell Area": "165787.59",
        "Die Area Utilization %": "62.46%",
        "Design Utilization %": "64.22%",
        "Gatecount": "3663525",
        "All": "165787.59",
        "Stdcell": "112195.45",
        "Seq": "67744.08",
        "Buf/Inv": "12677.24",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "5.48%",
        "Clk Buf/Inv": "11.32",
        "Clk Gates": "1106.36",
        "Combinational": "31774.13",
        "Pfet": "0",
        "Macro": "53592.13",
        "Mbit flop %": "97.62%",
        "Octa flop %": "88.13%",
        "Non-RP Octa flop %": "88.13%",
        "Datapath fubs count": "",
        "Inputs": "12758",
        "Outputs": "10907",
        "Feedthrus": "96",
        "Total Z": "567654",
        "Norm Z": "304739.21",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "150043.8",
        "lvtll": "339038.85",
        "lvt": "36313.29",
        "ulvtll": "42253.84",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "7.40%",
        "lvt %": "6.40%",
        "svt %": "26.40%",
        "lvtll %": "59.70%",
        "Clk": "",
        "Internal": "192.02",
        "Switching": "221.58",
        "Leakage": "5.49",
        "Total": "419.09",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "70.6",
        "Cumulative TPT (hrs)": "100.8",
        "Memory (MB)": "68488"
    },
    {
        "Partition": "scmi_xetlb",
        "Label": "WW22p2_bestrun_withallinterfixes",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0026",
        "TNS": "-0.01",
        "Viols": "8",
        "MaxTrans Viols": "37",
        "MaxCap Viols": "19",
        "Net Length": "1529710",
        "Net Count": "1741937",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.13%",
        "Horz %": "0.05%",
        "Vert %": "0.21%",
        "Cell Area": "198169.36",
        "Die Area Utilization %": "65.52%",
        "Design Utilization %": "67.24%",
        "Gatecount": "4400774",
        "All": "198169.36",
        "Stdcell": "134773.7",
        "Seq": "81454.88",
        "Buf/Inv": "7298.39",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "2",
        "Stdcell Growth %": "0.75%",
        "Clk Buf/Inv": "82.61",
        "Clk Gates": "1674.25",
        "Combinational": "46020.42",
        "Pfet": "0",
        "Macro": "63395.66",
        "Mbit flop %": "96.77%",
        "Octa flop %": "69.00%",
        "Non-RP Octa flop %": "84.54%",
        "Datapath fubs count": "0",
        "Inputs": "3665",
        "Outputs": "3598",
        "Feedthrus": "761",
        "Total Z": "672112.85",
        "Norm Z": "350042.16",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "99764.57",
        "lvtll": "452292.85",
        "lvt": "98230.39",
        "ulvtll": "21184.75",
        "ulvt": "640.29",
        "ulvt %": "0.10%",
        "ulvtll %": "3.20%",
        "lvt %": "14.60%",
        "svt %": "14.80%",
        "lvtll %": "67.30%",
        "Clk": "7696.84",
        "Internal": "211.14",
        "Switching": "214.49",
        "Leakage": "5.8",
        "Total": "431.43",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "26",
        "Cumulative TPT (hrs)": "29.9",
        "Memory (MB)": "75317"
    },
    {
        "Partition": "scmi_xetlb",
        "Label": "WW22p2_bestrun_withallinterfixes",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0089",
        "TNS": "-0.06",
        "Viols": "46",
        "MaxTrans Viols": "715",
        "MaxCap Viols": "14",
        "Net Length": "14111047",
        "Net Count": "1746610",
        "Short": "7",
        "NullShort": "0",
        "Real Short": "7",
        "Total DRCs": "50",
        "Both %": "2.97%",
        "Horz %": "2.82%",
        "Vert %": "3.12%",
        "Cell Area": "199165.09",
        "Die Area Utilization %": "66.01%",
        "Design Utilization %": "67.73%",
        "Gatecount": "4433287",
        "All": "199165.09",
        "Stdcell": "135769.43",
        "Seq": "81454.71",
        "Buf/Inv": "7806.81",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "2",
        "Stdcell Growth %": "1.49%",
        "Clk Buf/Inv": "82.61",
        "Clk Gates": "1674.25",
        "Combinational": "46507.91",
        "Pfet": "0",
        "Macro": "63395.66",
        "Mbit flop %": "96.77%",
        "Octa flop %": "69.00%",
        "Non-RP Octa flop %": "84.54%",
        "Datapath fubs count": "",
        "Inputs": "3665",
        "Outputs": "3598",
        "Feedthrus": "761",
        "Total Z": "677657.4",
        "Norm Z": "346989.24",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "107039.55",
        "lvtll": "454996.84",
        "lvt": "94212.5",
        "ulvtll": "20768.22",
        "ulvt": "640.29",
        "ulvt %": "0.10%",
        "ulvtll %": "3.10%",
        "lvt %": "13.90%",
        "svt %": "15.80%",
        "lvtll %": "67.10%",
        "Clk": "7696.84",
        "Internal": "209.77",
        "Switching": "219.21",
        "Leakage": "5.88",
        "Total": "434.86",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "33.1",
        "Cumulative TPT (hrs)": "62.9",
        "Memory (MB)": "75633"
    },
    {
        "Partition": "smavpar1",
        "Label": "branch_tro_133_rg",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0164",
        "TNS": "-0.78",
        "Viols": "446",
        "MaxTrans Viols": "1227",
        "MaxCap Viols": "4",
        "Net Length": "12800032",
        "Net Count": "1346696",
        "Short": "50",
        "NullShort": "0",
        "Real Short": "50",
        "Total DRCs": "509",
        "Both %": "11.86%",
        "Horz %": "9.67%",
        "Vert %": "14.04%",
        "Cell Area": "128244.23",
        "Die Area Utilization %": "59.93%",
        "Design Utilization %": "61.04%",
        "Gatecount": "3404557",
        "All": "128244.23",
        "Stdcell": "104264.57",
        "Seq": "35205.78",
        "Buf/Inv": "8318.07",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.52%",
        "Clk Buf/Inv": "2.85",
        "Clk Gates": "1593.67",
        "Combinational": "60740.72",
        "Pfet": "0",
        "Macro": "23979.66",
        "Mbit flop %": "99.01%",
        "Octa flop %": "91.62%",
        "Non-RP Octa flop %": "91.62%",
        "Datapath fubs count": "",
        "Inputs": "4926",
        "Outputs": "4533",
        "Feedthrus": "172",
        "Total Z": "532025.13",
        "Norm Z": "328203.16",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.1",
        "svt": "189901.08",
        "lvtll": "185016.34",
        "lvt": "116274.76",
        "ulvtll": "40828.73",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "7.70%",
        "lvt %": "21.90%",
        "svt %": "35.70%",
        "lvtll %": "34.80%",
        "Clk": "",
        "Internal": "140.07",
        "Switching": "214.2",
        "Leakage": "5.05",
        "Total": "359.31",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "35.7",
        "Cumulative TPT (hrs)": "61",
        "Memory (MB)": "68115"
    },
    {
        "Partition": "smavpar1",
        "Label": "tcon_kp0.2",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0093",
        "TNS": "-0.16",
        "Viols": "111",
        "MaxTrans Viols": "25",
        "MaxCap Viols": "12",
        "Net Length": "73230",
        "Net Count": "1337466",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.76%",
        "Horz %": "0.45%",
        "Vert %": "1.07%",
        "Cell Area": "126160.04",
        "Die Area Utilization %": "58.73%",
        "Design Utilization %": "59.82%",
        "Gatecount": "3336502",
        "All": "126160.04",
        "Stdcell": "102180.38",
        "Seq": "35204.31",
        "Buf/Inv": "7176.62",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.51%",
        "Clk Buf/Inv": "2.85",
        "Clk Gates": "1593.67",
        "Combinational": "59799.46",
        "Pfet": "0",
        "Macro": "23979.66",
        "Mbit flop %": "99.01%",
        "Octa flop %": "91.62%",
        "Non-RP Octa flop %": "91.62%",
        "Datapath fubs count": "0",
        "Inputs": "4926",
        "Outputs": "4533",
        "Feedthrus": "172",
        "Total Z": "524309.82",
        "Norm Z": "328137.72",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.1",
        "svt": "177701.14",
        "lvtll": "178754.52",
        "lvt": "130751.39",
        "ulvtll": "37098.56",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "7.10%",
        "lvt %": "24.90%",
        "svt %": "33.90%",
        "lvtll %": "34.10%",
        "Clk": "",
        "Internal": "141.28",
        "Switching": "204.87",
        "Leakage": "4.9",
        "Total": "351.06",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "23.5",
        "Cumulative TPT (hrs)": "25.3",
        "Memory (MB)": "57768"
    },
    {
        "Partition": "smavpar2",
        "Label": "ww19def_interfixespar1_par4",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0279",
        "TNS": "-10.32",
        "Viols": "1290",
        "MaxTrans Viols": "31",
        "MaxCap Viols": "20",
        "Net Length": "408977",
        "Net Count": "1353433",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.22%",
        "Horz %": "0.12%",
        "Vert %": "0.33%",
        "Cell Area": "188837.11",
        "Die Area Utilization %": "64.57%",
        "Design Utilization %": "67.29%",
        "Gatecount": "3069916",
        "All": "188837.11",
        "Stdcell": "94016.18",
        "Seq": "38646.49",
        "Buf/Inv": "5986.02",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.06%",
        "Clk Buf/Inv": "3.97",
        "Clk Gates": "909.86",
        "Combinational": "49383.67",
        "Pfet": "0",
        "Macro": "94820.93",
        "Mbit flop %": "97.84%",
        "Octa flop %": "73.96%",
        "Non-RP Octa flop %": "87.73%",
        "Datapath fubs count": "0",
        "Inputs": "3120",
        "Outputs": "3771",
        "Feedthrus": "0",
        "Total Z": "473232.09",
        "Norm Z": "271157.79",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.09",
        "svt": "151760.02",
        "lvtll": "202485.2",
        "lvt": "89355.43",
        "ulvtll": "29629.33",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "6.30%",
        "lvt %": "18.90%",
        "svt %": "32.10%",
        "lvtll %": "42.80%",
        "Clk": "",
        "Internal": "142.49",
        "Switching": "193.6",
        "Leakage": "5.24",
        "Total": "341.33",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "30.4",
        "Cumulative TPT (hrs)": "33",
        "Memory (MB)": "63577"
    },
    {
        "Partition": "smavpar2",
        "Label": "ww19def_interfixespar1_par4",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.2918",
        "TNS": "-47.24",
        "Viols": "2502",
        "MaxTrans Viols": "923",
        "MaxCap Viols": "5",
        "Net Length": "12161176",
        "Net Count": "1360524",
        "Short": "32",
        "NullShort": "2",
        "Real Short": "30",
        "Total DRCs": "466",
        "Both %": "12.04%",
        "Horz %": "13.52%",
        "Vert %": "10.55%",
        "Cell Area": "190364.94",
        "Die Area Utilization %": "65.62%",
        "Design Utilization %": "68.39%",
        "Gatecount": "3119804",
        "All": "190364.94",
        "Stdcell": "95544.01",
        "Seq": "38648.02",
        "Buf/Inv": "6822.38",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.56%",
        "Clk Buf/Inv": "3.97",
        "Clk Gates": "909.86",
        "Combinational": "50073.61",
        "Pfet": "0",
        "Macro": "94820.93",
        "Mbit flop %": "97.84%",
        "Octa flop %": "73.96%",
        "Non-RP Octa flop %": "87.73%",
        "Datapath fubs count": "",
        "Inputs": "3120",
        "Outputs": "3771",
        "Feedthrus": "0",
        "Total Z": "481179.08",
        "Norm Z": "261844.07",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "168629.56",
        "lvtll": "207075.74",
        "lvt": "75884.97",
        "ulvtll": "29586.7",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "6.20%",
        "lvt %": "15.80%",
        "svt %": "35.00%",
        "lvtll %": "43.00%",
        "Clk": "",
        "Internal": "142.01",
        "Switching": "200.89",
        "Leakage": "5.22",
        "Total": "348.13",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "41.5",
        "Cumulative TPT (hrs)": "74.5",
        "Memory (MB)": "65102"
    },
    {
        "Partition": "smavpar3",
        "Label": "boundandinter",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0036",
        "TNS": "-0.03",
        "Viols": "39",
        "MaxTrans Viols": "6",
        "MaxCap Viols": "38",
        "Net Length": "1352255",
        "Net Count": "1222685",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.16%",
        "Horz %": "0.02%",
        "Vert %": "0.29%",
        "Cell Area": "190398.6",
        "Die Area Utilization %": "66.41%",
        "Design Utilization %": "69.73%",
        "Gatecount": "2931428",
        "All": "190398.6",
        "Stdcell": "89774.99",
        "Seq": "41030.05",
        "Buf/Inv": "6072.9",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.31%",
        "Clk Buf/Inv": "1.72",
        "Clk Gates": "911.38",
        "Combinational": "42672.04",
        "Pfet": "0",
        "Macro": "100623.61",
        "Mbit flop %": "98.17%",
        "Octa flop %": "64.28%",
        "Non-RP Octa flop %": "78.66%",
        "Datapath fubs count": "0",
        "Inputs": "4080",
        "Outputs": "3807",
        "Feedthrus": "1483",
        "Total Z": "453463.3",
        "Norm Z": "226891.41",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "127476.23",
        "lvtll": "225587.45",
        "lvt": "88178.01",
        "ulvtll": "12219.5",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "2.70%",
        "lvt %": "19.50%",
        "svt %": "28.10%",
        "lvtll %": "49.70%",
        "Clk": "",
        "Internal": "142.33",
        "Switching": "174.74",
        "Leakage": "4.69",
        "Total": "321.75",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "32.6",
        "Cumulative TPT (hrs)": "34.7",
        "Memory (MB)": "59237"
    },
    {
        "Partition": "smavpar3",
        "Label": "boundandinter",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.007",
        "TNS": "-0.34",
        "Viols": "268",
        "MaxTrans Viols": "799",
        "MaxCap Viols": "13",
        "Net Length": "11277465",
        "Net Count": "1229893",
        "Short": "19",
        "NullShort": "0",
        "Real Short": "19",
        "Total DRCs": "333",
        "Both %": "7.77%",
        "Horz %": "4.80%",
        "Vert %": "10.73%",
        "Cell Area": "191796.71",
        "Die Area Utilization %": "67.44%",
        "Design Utilization %": "70.81%",
        "Gatecount": "2977081",
        "All": "191796.71",
        "Stdcell": "91173.09",
        "Seq": "41030.26",
        "Buf/Inv": "6809.77",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "2.89%",
        "Clk Buf/Inv": "1.72",
        "Clk Gates": "911.38",
        "Combinational": "43333.07",
        "Pfet": "0",
        "Macro": "100623.61",
        "Mbit flop %": "98.17%",
        "Octa flop %": "64.28%",
        "Non-RP Octa flop %": "78.66%",
        "Datapath fubs count": "",
        "Inputs": "4080",
        "Outputs": "3807",
        "Feedthrus": "1483",
        "Total Z": "460105.37",
        "Norm Z": "217116.8",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "144049.13",
        "lvtll": "228754.24",
        "lvt": "75287.36",
        "ulvtll": "12012.54",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "2.60%",
        "lvt %": "16.40%",
        "svt %": "31.30%",
        "lvtll %": "49.70%",
        "Clk": "",
        "Internal": "141.75",
        "Switching": "182.18",
        "Leakage": "4.66",
        "Total": "328.6",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "27",
        "Cumulative TPT (hrs)": "61.7",
        "Memory (MB)": "61246"
    },
    {
        "Partition": "smavpar3",
        "Label": "boundandinter",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.03",
        "TNS": "-5",
        "Viols": "1089",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smavpar3",
        "Label": "boundandinter",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smavpar4",
        "Label": "sd1p0_ww19_inter_fix",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0344",
        "TNS": "-0.75",
        "Viols": "216",
        "MaxTrans Viols": "14",
        "MaxCap Viols": "29",
        "Net Length": "389341",
        "Net Count": "1521682",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.24%",
        "Horz %": "0.04%",
        "Vert %": "0.44%",
        "Cell Area": "104133.76",
        "Die Area Utilization %": "60.62%",
        "Design Utilization %": "61.12%",
        "Gatecount": "3400286",
        "All": "104133.76",
        "Stdcell": "104133.76",
        "Seq": "33130.66",
        "Buf/Inv": "5442.78",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.44%",
        "Clk Buf/Inv": "1.42",
        "Clk Gates": "646.91",
        "Combinational": "65560.32",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "98.44%",
        "Octa flop %": "70.31%",
        "Non-RP Octa flop %": "84.41%",
        "Datapath fubs count": "0",
        "Inputs": "1085",
        "Outputs": "1802",
        "Feedthrus": "0",
        "Total Z": "526682.2",
        "Norm Z": "270633.74",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "188736.58",
        "lvtll": "199241.09",
        "lvt": "122946.21",
        "ulvtll": "15756.21",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.00%",
        "lvt %": "23.30%",
        "svt %": "35.80%",
        "lvtll %": "37.80%",
        "Clk": "",
        "Internal": "121.56",
        "Switching": "206.53",
        "Leakage": "3.66",
        "Total": "331.75",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "33.4",
        "Cumulative TPT (hrs)": "36.3",
        "Memory (MB)": "59727"
    },
    {
        "Partition": "smavpar4",
        "Label": "sd1p0_ww19_inter_fix",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0133",
        "TNS": "-0.53",
        "Viols": "415",
        "MaxTrans Viols": "392",
        "MaxCap Viols": "5",
        "Net Length": "11697314",
        "Net Count": "1528195",
        "Short": "8",
        "NullShort": "0",
        "Real Short": "8",
        "Total DRCs": "66",
        "Both %": "8.55%",
        "Horz %": "6.79%",
        "Vert %": "10.31%",
        "Cell Area": "105602.44",
        "Die Area Utilization %": "61.48%",
        "Design Utilization %": "61.99%",
        "Gatecount": "3448243",
        "All": "105602.44",
        "Stdcell": "105602.44",
        "Seq": "33130.09",
        "Buf/Inv": "6151.51",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.96%",
        "Clk Buf/Inv": "1.42",
        "Clk Gates": "646.91",
        "Combinational": "66320.84",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "98.44%",
        "Octa flop %": "70.31%",
        "Non-RP Octa flop %": "84.41%",
        "Datapath fubs count": "",
        "Inputs": "1085",
        "Outputs": "1802",
        "Feedthrus": "0",
        "Total Z": "533098.31",
        "Norm Z": "244840.35",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "216594.14",
        "lvtll": "206152.95",
        "lvt": "96991.32",
        "ulvtll": "13357.78",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "2.50%",
        "lvt %": "18.20%",
        "svt %": "40.60%",
        "lvtll %": "38.70%",
        "Clk": "",
        "Internal": "119.55",
        "Switching": "212.65",
        "Leakage": "3.48",
        "Total": "335.68",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "41.7",
        "Cumulative TPT (hrs)": "78.1",
        "Memory (MB)": "79165"
    },
    {
        "Partition": "smavpar4",
        "Label": "sd1p0_ww19_inter_fix",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.02",
        "TNS": "-10",
        "Viols": "2372",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smavpar4",
        "Label": "sd1p0_ww19_inter_fix",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smavpar5",
        "Label": "tcons",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0051",
        "TNS": "-0.06",
        "Viols": "76",
        "MaxTrans Viols": "10",
        "MaxCap Viols": "7",
        "Net Length": "284759",
        "Net Count": "992460",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.19%",
        "Horz %": "0.01%",
        "Vert %": "0.37%",
        "Cell Area": "118452.39",
        "Die Area Utilization %": "70.00%",
        "Design Utilization %": "73.09%",
        "Gatecount": "2400377",
        "All": "118452.39",
        "Stdcell": "73511.53",
        "Seq": "28302.44",
        "Buf/Inv": "3306.78",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.06%",
        "Clk Buf/Inv": "3.9",
        "Clk Gates": "393.59",
        "Combinational": "41902.32",
        "Pfet": "0",
        "Macro": "44940.86",
        "Mbit flop %": "99.14%",
        "Octa flop %": "87.37%",
        "Non-RP Octa flop %": "93.99%",
        "Datapath fubs count": "0",
        "Inputs": "3295",
        "Outputs": "2788",
        "Feedthrus": "541",
        "Total Z": "373928.36",
        "Norm Z": "170723.72",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "142177.63",
        "lvtll": "157090.95",
        "lvt": "66169.47",
        "ulvtll": "8488.2",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "2.30%",
        "lvt %": "17.70%",
        "svt %": "38.00%",
        "lvtll %": "42.00%",
        "Clk": "",
        "Internal": "107.53",
        "Switching": "119.68",
        "Leakage": "3.05",
        "Total": "230.26",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "18.2",
        "Cumulative TPT (hrs)": "19.4",
        "Memory (MB)": "51369"
    },
    {
        "Partition": "smavpar5",
        "Label": "tcons",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0114",
        "TNS": "-0.26",
        "Viols": "223",
        "MaxTrans Viols": "732",
        "MaxCap Viols": "3",
        "Net Length": "6962143",
        "Net Count": "995646",
        "Short": "19",
        "NullShort": "0",
        "Real Short": "19",
        "Total DRCs": "176",
        "Both %": "4.75%",
        "Horz %": "2.44%",
        "Vert %": "7.07%",
        "Cell Area": "119506.74",
        "Die Area Utilization %": "71.01%",
        "Design Utilization %": "74.13%",
        "Gatecount": "2434804",
        "All": "119506.74",
        "Stdcell": "74565.88",
        "Seq": "28302.09",
        "Buf/Inv": "3802.03",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.37%",
        "Clk Buf/Inv": "3.9",
        "Clk Gates": "393.59",
        "Combinational": "42461.77",
        "Pfet": "0",
        "Macro": "44940.86",
        "Mbit flop %": "99.14%",
        "Octa flop %": "87.37%",
        "Non-RP Octa flop %": "93.99%",
        "Datapath fubs count": "",
        "Inputs": "3295",
        "Outputs": "2788",
        "Feedthrus": "541",
        "Total Z": "377222.52",
        "Norm Z": "163572.92",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "148219.26",
        "lvtll": "162149.77",
        "lvt": "59590.92",
        "ulvtll": "7260.46",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "1.90%",
        "lvt %": "15.80%",
        "svt %": "39.30%",
        "lvtll %": "43.00%",
        "Clk": "",
        "Internal": "105.95",
        "Switching": "122.1",
        "Leakage": "3.01",
        "Total": "231.06",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "14.2",
        "Cumulative TPT (hrs)": "33.6",
        "Memory (MB)": "54970"
    },
    {
        "Partition": "smavpar5",
        "Label": "tcons",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.09",
        "TNS": "-10",
        "Viols": "1155",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smavpar5",
        "Label": "tcons",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smdecip",
        "Label": "sd1p0_ww19p4_def_Golden_57shorts_Newpathgrouptrail1_70iteration_tcon_bound_ww23p1",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0231",
        "TNS": "-0.03",
        "Viols": "11",
        "MaxTrans Viols": "29",
        "MaxCap Viols": "15",
        "Net Length": "592082",
        "Net Count": "753349",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.15%",
        "Horz %": "0.02%",
        "Vert %": "0.28%",
        "Cell Area": "173942.53",
        "Die Area Utilization %": "69.76%",
        "Design Utilization %": "75.95%",
        "Gatecount": "2116035",
        "All": "173942.53",
        "Stdcell": "64803.58",
        "Seq": "33386.34",
        "Buf/Inv": "3209.85",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.64%",
        "Clk Buf/Inv": "6.82",
        "Clk Gates": "340.04",
        "Combinational": "28207.39",
        "Pfet": "0",
        "Macro": "109138.95",
        "Mbit flop %": "98.69%",
        "Octa flop %": "92.73%",
        "Non-RP Octa flop %": "92.73%",
        "Datapath fubs count": "0",
        "Inputs": "4006",
        "Outputs": "4578",
        "Feedthrus": "1144",
        "Total Z": "327041.17",
        "Norm Z": "129286.01",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "114293.35",
        "lvtll": "180964.59",
        "lvt": "25318.03",
        "ulvtll": "6444.12",
        "ulvt": "21.08",
        "ulvt %": "0.00%",
        "ulvtll %": "2.00%",
        "lvt %": "7.70%",
        "svt %": "35.00%",
        "lvtll %": "55.30%",
        "Clk": "",
        "Internal": "121.67",
        "Switching": "120.72",
        "Leakage": "3.44",
        "Total": "245.83",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "15.5",
        "Cumulative TPT (hrs)": "16.8",
        "Memory (MB)": "52451"
    },
    {
        "Partition": "smdecip",
        "Label": "sd1p0_ww19p4_def_Golden_57shorts_Newpathgrouptrail1_70iteration_tcon_bound_ww23p1",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0627",
        "TNS": "-0.27",
        "Viols": "35",
        "MaxTrans Viols": "575",
        "MaxCap Viols": "10",
        "Net Length": "8581198",
        "Net Count": "757039",
        "Short": "22",
        "NullShort": "0",
        "Real Short": "22",
        "Total DRCs": "232",
        "Both %": "8.17%",
        "Horz %": "9.23%",
        "Vert %": "7.10%",
        "Cell Area": "174811.76",
        "Die Area Utilization %": "70.70%",
        "Design Utilization %": "76.97%",
        "Gatecount": "2144418",
        "All": "174811.76",
        "Stdcell": "65672.81",
        "Seq": "33386.96",
        "Buf/Inv": "3526.02",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.99%",
        "Clk Buf/Inv": "6.82",
        "Clk Gates": "340.04",
        "Combinational": "28759.83",
        "Pfet": "0",
        "Macro": "109138.95",
        "Mbit flop %": "98.69%",
        "Octa flop %": "92.73%",
        "Non-RP Octa flop %": "92.73%",
        "Datapath fubs count": "",
        "Inputs": "4006",
        "Outputs": "4578",
        "Feedthrus": "1144",
        "Total Z": "331386.27",
        "Norm Z": "128929.45",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "124834.06",
        "lvtll": "175700.64",
        "lvt": "23824.62",
        "ulvtll": "7005.87",
        "ulvt": "21.08",
        "ulvt %": "0.00%",
        "ulvtll %": "2.10%",
        "lvt %": "7.20%",
        "svt %": "37.70%",
        "lvtll %": "53.00%",
        "Clk": "",
        "Internal": "121.28",
        "Switching": "126.95",
        "Leakage": "3.45",
        "Total": "251.68",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "26.4",
        "Cumulative TPT (hrs)": "43.2",
        "Memory (MB)": "52580"
    },
    {
        "Partition": "smgsc",
        "Label": "sd1p0_ww14p6_ortl_ebb_blkgs_inter_fix_hfs_prt_clk_ww20p5_ww21p2",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0061",
        "TNS": "-0.01",
        "Viols": "3",
        "MaxTrans Viols": "16",
        "MaxCap Viols": "38",
        "Net Length": "187795",
        "Net Count": "1146322",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.08%",
        "Horz %": "0.00%",
        "Vert %": "0.16%",
        "Cell Area": "403366.09",
        "Die Area Utilization %": "63.69%",
        "Design Utilization %": "73.01%",
        "Gatecount": "2923596",
        "All": "403366.09",
        "Stdcell": "89535.14",
        "Seq": "39511.25",
        "Buf/Inv": "3879.74",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "6",
        "Stdcell Growth %": "0.03%",
        "Clk Buf/Inv": "15.83",
        "Clk Gates": "1270.92",
        "Combinational": "46144.15",
        "Pfet": "0",
        "Macro": "313830.95",
        "Mbit flop %": "94.84%",
        "Octa flop %": "78.81%",
        "Non-RP Octa flop %": "82.35%",
        "Datapath fubs count": "0",
        "Inputs": "5325",
        "Outputs": "930",
        "Feedthrus": "0",
        "Total Z": "449509.41",
        "Norm Z": "174712.33",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "191109.1",
        "lvtll": "222603.1",
        "lvt": "28867.63",
        "ulvtll": "5032.37",
        "ulvt": "1897.2",
        "ulvt %": "0.40%",
        "ulvtll %": "1.10%",
        "lvt %": "6.40%",
        "svt %": "42.50%",
        "lvtll %": "49.50%",
        "Clk": "5922.76",
        "Internal": "126.46",
        "Switching": "62.87",
        "Leakage": "7.09",
        "Total": "196.42",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "17.2",
        "Cumulative TPT (hrs)": "19.2",
        "Memory (MB)": "64193"
    },
    {
        "Partition": "smgsc",
        "Label": "sd1p0_ww14p6_ortl_ebb_blkgs_inter_fix_hfs_prt_clk_ww20p5_ww21p2",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0325",
        "TNS": "-0.31",
        "Viols": "45",
        "MaxTrans Viols": "447",
        "MaxCap Viols": "27",
        "Net Length": "10148448",
        "Net Count": "1151646",
        "Short": "10",
        "NullShort": "0",
        "Real Short": "10",
        "Total DRCs": "160",
        "Both %": "4.59%",
        "Horz %": "3.80%",
        "Vert %": "5.37%",
        "Cell Area": "404003.67",
        "Die Area Utilization %": "64.15%",
        "Design Utilization %": "73.53%",
        "Gatecount": "2944415",
        "All": "404003.67",
        "Stdcell": "90172.72",
        "Seq": "39512.74",
        "Buf/Inv": "4292.72",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "6",
        "Stdcell Growth %": "0.74%",
        "Clk Buf/Inv": "15.83",
        "Clk Gates": "1270.92",
        "Combinational": "46367.26",
        "Pfet": "0",
        "Macro": "313830.95",
        "Mbit flop %": "94.84%",
        "Octa flop %": "78.81%",
        "Non-RP Octa flop %": "82.35%",
        "Datapath fubs count": "",
        "Inputs": "5325",
        "Outputs": "930",
        "Feedthrus": "0",
        "Total Z": "451458.9",
        "Norm Z": "170064.87",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "204011.08",
        "lvtll": "214746.89",
        "lvt": "26054.47",
        "ulvtll": "4749.26",
        "ulvt": "1897.2",
        "ulvt %": "0.40%",
        "ulvtll %": "1.10%",
        "lvt %": "5.80%",
        "svt %": "45.20%",
        "lvtll %": "47.60%",
        "Clk": "5922.76",
        "Internal": "126.44",
        "Switching": "65.95",
        "Leakage": "7.09",
        "Total": "199.48",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "30.4",
        "Cumulative TPT (hrs)": "49.7",
        "Memory (MB)": "77808"
    },
    {
        "Partition": "smgsc",
        "Label": "sd1p0_ww14p6_ortl_ebb_blkgs_inter_fix_hfs_prt_clk_ww20p5_ww21p2",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.25",
        "TNS": "-72",
        "Viols": "621",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smgsc",
        "Label": "sd1p0_ww14p6_ortl_ebb_blkgs_inter_fix_hfs_prt_clk_ww20p5_ww21p2",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "33",
        "5_16": "0",
        "5_20": "0",
        "7_2": "72",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smhcppar1",
        "Label": "KO_ww20p5",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0108",
        "TNS": "-0.1",
        "Viols": "70",
        "MaxTrans Viols": "14",
        "MaxCap Viols": "20",
        "Net Length": "59358",
        "Net Count": "976042",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.18%",
        "Horz %": "0.02%",
        "Vert %": "0.35%",
        "Cell Area": "177795.94",
        "Die Area Utilization %": "65.69%",
        "Design Utilization %": "68.99%",
        "Gatecount": "2637541",
        "All": "177795.94",
        "Stdcell": "80774.7",
        "Seq": "40037.61",
        "Buf/Inv": "3681.78",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-1.08%",
        "Clk Buf/Inv": "5.1",
        "Clk Gates": "853.09",
        "Combinational": "37055.31",
        "Pfet": "0",
        "Macro": "97021.23",
        "Mbit flop %": "98.48%",
        "Octa flop %": "87.41%",
        "Non-RP Octa flop %": "87.41%",
        "Datapath fubs count": "0",
        "Inputs": "2777",
        "Outputs": "3204",
        "Feedthrus": "46",
        "Total Z": "402862.67",
        "Norm Z": "184546.02",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "137459.14",
        "lvtll": "206855.8",
        "lvt": "43429.46",
        "ulvtll": "15116.16",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.70%",
        "lvt %": "10.80%",
        "svt %": "34.10%",
        "lvtll %": "51.40%",
        "Clk": "",
        "Internal": "132.12",
        "Switching": "156.33",
        "Leakage": "3.94",
        "Total": "292.4",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "15",
        "Cumulative TPT (hrs)": "15.9",
        "Memory (MB)": "59147"
    },
    {
        "Partition": "smhcppar1",
        "Label": "KO_ww20p5_script_TRO",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.022",
        "TNS": "-0.85",
        "Viols": "419",
        "MaxTrans Viols": "650",
        "MaxCap Viols": "7",
        "Net Length": "10315813",
        "Net Count": "984302",
        "Short": "52",
        "NullShort": "0",
        "Real Short": "52",
        "Total DRCs": "503",
        "Both %": "9.15%",
        "Horz %": "6.11%",
        "Vert %": "12.19%",
        "Cell Area": "179678.37",
        "Die Area Utilization %": "67.22%",
        "Design Utilization %": "70.59%",
        "Gatecount": "2699008",
        "All": "179678.37",
        "Stdcell": "82657.13",
        "Seq": "40038.76",
        "Buf/Inv": "4955.72",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.22%",
        "Clk Buf/Inv": "5.1",
        "Clk Gates": "853.09",
        "Combinational": "37662.66",
        "Pfet": "0",
        "Macro": "97021.23",
        "Mbit flop %": "98.48%",
        "Octa flop %": "87.41%",
        "Non-RP Octa flop %": "87.41%",
        "Datapath fubs count": "",
        "Inputs": "2777",
        "Outputs": "3204",
        "Feedthrus": "46",
        "Total Z": "412793.59",
        "Norm Z": "191677.83",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "149561.82",
        "lvtll": "207609.27",
        "lvt": "36009.71",
        "ulvtll": "19610.69",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "4.80%",
        "lvt %": "8.70%",
        "svt %": "36.20%",
        "lvtll %": "50.30%",
        "Clk": "",
        "Internal": "133.04",
        "Switching": "163.12",
        "Leakage": "4.16",
        "Total": "300.32",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "42.6",
        "Cumulative TPT (hrs)": "58.6",
        "Memory (MB)": "62401"
    },
    {
        "Partition": "smhcppar1",
        "Label": "KO_ww20p5_script_TRO",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.07",
        "TNS": "-8",
        "Viols": "1825",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smhcppar2",
        "Label": "golden_run",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0041",
        "TNS": "-0.06",
        "Viols": "51",
        "MaxTrans Viols": "7",
        "MaxCap Viols": "10",
        "Net Length": "469906",
        "Net Count": "1198685",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.26%",
        "Horz %": "0.06%",
        "Vert %": "0.45%",
        "Cell Area": "134190.04",
        "Die Area Utilization %": "69.40%",
        "Design Utilization %": "72.06%",
        "Gatecount": "2868757",
        "All": "134190.04",
        "Stdcell": "87855.69",
        "Seq": "40554.87",
        "Buf/Inv": "5455.55",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.03%",
        "Clk Buf/Inv": "7.27",
        "Clk Gates": "1200.78",
        "Combinational": "41845.28",
        "Pfet": "0",
        "Macro": "46334.34",
        "Mbit flop %": "97.41%",
        "Octa flop %": "69.86%",
        "Non-RP Octa flop %": "81.27%",
        "Datapath fubs count": "0",
        "Inputs": "3970",
        "Outputs": "4891",
        "Feedthrus": "5",
        "Total Z": "440572.88",
        "Norm Z": "221535.69",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "129473.6",
        "lvtll": "223505.73",
        "lvt": "70893.47",
        "ulvtll": "16695.87",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "3.80%",
        "lvt %": "16.10%",
        "svt %": "29.40%",
        "lvtll %": "50.70%",
        "Clk": "",
        "Internal": "128.62",
        "Switching": "170.5",
        "Leakage": "3.77",
        "Total": "302.89",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "26.8",
        "Cumulative TPT (hrs)": "29.1",
        "Memory (MB)": "58288"
    },
    {
        "Partition": "smhcppar2",
        "Label": "golden_run_short_fix",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0352",
        "TNS": "-0.76",
        "Viols": "338",
        "MaxTrans Viols": "1786",
        "MaxCap Viols": "42",
        "Net Length": "10754801",
        "Net Count": "1205090",
        "Short": "37",
        "NullShort": "0",
        "Real Short": "37",
        "Total DRCs": "344",
        "Both %": "11.86%",
        "Horz %": "7.52%",
        "Vert %": "16.20%",
        "Cell Area": "135840.25",
        "Die Area Utilization %": "70.71%",
        "Design Utilization %": "73.41%",
        "Gatecount": "2922642",
        "All": "135840.25",
        "Stdcell": "89505.9",
        "Seq": "40551.78",
        "Buf/Inv": "6146.96",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.85%",
        "Clk Buf/Inv": "7.27",
        "Clk Gates": "1200.78",
        "Combinational": "42807.16",
        "Pfet": "0",
        "Macro": "46334.34",
        "Mbit flop %": "97.41%",
        "Octa flop %": "69.86%",
        "Non-RP Octa flop %": "81.27%",
        "Datapath fubs count": "",
        "Inputs": "3970",
        "Outputs": "4891",
        "Feedthrus": "5",
        "Total Z": "449292.05",
        "Norm Z": "218588.27",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "142940.9",
        "lvtll": "224379.06",
        "lvt": "65090.04",
        "ulvtll": "16877.84",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "3.80%",
        "lvt %": "14.50%",
        "svt %": "31.80%",
        "lvtll %": "49.90%",
        "Clk": "",
        "Internal": "127.96",
        "Switching": "179.05",
        "Leakage": "3.79",
        "Total": "310.81",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "40.1",
        "Cumulative TPT (hrs)": "69.3",
        "Memory (MB)": "65347"
    },
    {
        "Partition": "smhcppar2",
        "Label": "golden_run_short_fix",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.04",
        "TNS": "-5",
        "Viols": "1003",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smhcppar2",
        "Label": "golden_run_short_fix",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smhcppar3",
        "Label": "sd1p0_ww19_k0_0.4_app",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0068",
        "TNS": "-0.4",
        "Viols": "295",
        "MaxTrans Viols": "10",
        "MaxCap Viols": "7",
        "Net Length": "492530",
        "Net Count": "1388366",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.32%",
        "Horz %": "0.14%",
        "Vert %": "0.49%",
        "Cell Area": "110409.45",
        "Die Area Utilization %": "72.27%",
        "Design Utilization %": "73.37%",
        "Gatecount": "3126610",
        "All": "110409.45",
        "Stdcell": "95752.43",
        "Seq": "30533.03",
        "Buf/Inv": "4583.71",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.73%",
        "Clk Buf/Inv": "2.1",
        "Clk Gates": "878.11",
        "Combinational": "60635.69",
        "Pfet": "0",
        "Macro": "14657.01",
        "Mbit flop %": "98.51%",
        "Octa flop %": "77.12%",
        "Non-RP Octa flop %": "87.75%",
        "Datapath fubs count": "0",
        "Inputs": "2833",
        "Outputs": "2555",
        "Feedthrus": "0",
        "Total Z": "475722.32",
        "Norm Z": "261000.62",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "154051.72",
        "lvtll": "187429.79",
        "lvt": "115927.9",
        "ulvtll": "18310.8",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.80%",
        "lvt %": "24.40%",
        "svt %": "32.40%",
        "lvtll %": "39.40%",
        "Clk": "",
        "Internal": "114.66",
        "Switching": "177.73",
        "Leakage": "3.61",
        "Total": "296.01",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "25.4",
        "Cumulative TPT (hrs)": "27.5",
        "Memory (MB)": "57404"
    },
    {
        "Partition": "smhcppar3",
        "Label": "sd1p0_ww19_ko_4_rd",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.023",
        "TNS": "-15.08",
        "Viols": "3257",
        "MaxTrans Viols": "398",
        "MaxCap Viols": "2",
        "Net Length": "9668439",
        "Net Count": "1398861",
        "Short": "53",
        "NullShort": "0",
        "Real Short": "53",
        "Total DRCs": "497",
        "Both %": "12.87%",
        "Horz %": "8.99%",
        "Vert %": "16.75%",
        "Cell Area": "112854.84",
        "Die Area Utilization %": "74.12%",
        "Design Utilization %": "75.24%",
        "Gatecount": "3206460",
        "All": "112854.84",
        "Stdcell": "98197.83",
        "Seq": "30533.02",
        "Buf/Inv": "5931.32",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.80%",
        "Clk Buf/Inv": "2.1",
        "Clk Gates": "878.11",
        "Combinational": "61733.49",
        "Pfet": "0",
        "Macro": "14657.01",
        "Mbit flop %": "98.51%",
        "Octa flop %": "77.12%",
        "Non-RP Octa flop %": "87.75%",
        "Datapath fubs count": "",
        "Inputs": "2833",
        "Outputs": "2555",
        "Feedthrus": "0",
        "Total Z": "487751.79",
        "Norm Z": "254939.3",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.08",
        "svt": "174578.24",
        "lvtll": "194044.53",
        "lvt": "98862.51",
        "ulvtll": "20264.41",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "4.20%",
        "lvt %": "20.30%",
        "svt %": "35.80%",
        "lvtll %": "39.80%",
        "Clk": "",
        "Internal": "114.94",
        "Switching": "184.35",
        "Leakage": "3.65",
        "Total": "302.94",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "49.9",
        "Cumulative TPT (hrs)": "77.4",
        "Memory (MB)": "69113"
    },
    {
        "Partition": "smhcppar3",
        "Label": "sd1p0_ww19_ko_4_rd",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.03",
        "TNS": "-19",
        "Viols": "3333",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smhcppar3",
        "Label": "sd1p0_ww19_ko_4_rd",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smhcppar4",
        "Label": "keepoutrun",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0447",
        "TNS": "-1.53",
        "Viols": "516",
        "MaxTrans Viols": "25",
        "MaxCap Viols": "19",
        "Net Length": "645566",
        "Net Count": "1648760",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.15%",
        "Horz %": "0.03%",
        "Vert %": "0.27%",
        "Cell Area": "306152.87",
        "Die Area Utilization %": "67.21%",
        "Design Utilization %": "71.78%",
        "Gatecount": "4242037",
        "All": "306152.87",
        "Stdcell": "129912.37",
        "Seq": "72695.04",
        "Buf/Inv": "7833.58",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.27%",
        "Clk Buf/Inv": "5.02",
        "Clk Gates": "1012.42",
        "Combinational": "49383.76",
        "Pfet": "0",
        "Macro": "176240.49",
        "Mbit flop %": "98.32%",
        "Octa flop %": "76.08%",
        "Non-RP Octa flop %": "87.40%",
        "Datapath fubs count": "0",
        "Inputs": "7661",
        "Outputs": "6428",
        "Feedthrus": "75",
        "Total Z": "660335.52",
        "Norm Z": "345280.04",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "142979.04",
        "lvtll": "383145.9",
        "lvt": "109344.88",
        "ulvtll": "24863.59",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.80%",
        "lvt %": "16.60%",
        "svt %": "21.60%",
        "lvtll %": "58.00%",
        "Clk": "",
        "Internal": "234.69",
        "Switching": "246.35",
        "Leakage": "7.47",
        "Total": "488.51",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "33.1",
        "Cumulative TPT (hrs)": "35.2",
        "Memory (MB)": "68731"
    },
    {
        "Partition": "smhcppar4",
        "Label": "scripthigh",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0514",
        "TNS": "-1.23",
        "Viols": "469",
        "MaxTrans Viols": "3261",
        "MaxCap Viols": "28",
        "Net Length": "17050867",
        "Net Count": "1655589",
        "Short": "69",
        "NullShort": "0",
        "Real Short": "69",
        "Total DRCs": "705",
        "Both %": "7.69%",
        "Horz %": "6.55%",
        "Vert %": "8.82%",
        "Cell Area": "308401.58",
        "Die Area Utilization %": "68.38%",
        "Design Utilization %": "73.02%",
        "Gatecount": "4315464",
        "All": "308401.58",
        "Stdcell": "132161.09",
        "Seq": "72694.49",
        "Buf/Inv": "8560.88",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.46%",
        "Clk Buf/Inv": "5.02",
        "Clk Gates": "1012.42",
        "Combinational": "50905.72",
        "Pfet": "0",
        "Macro": "176240.49",
        "Mbit flop %": "98.32%",
        "Octa flop %": "76.08%",
        "Non-RP Octa flop %": "87.40%",
        "Datapath fubs count": "",
        "Inputs": "7661",
        "Outputs": "6428",
        "Feedthrus": "75",
        "Total Z": "672632",
        "Norm Z": "342879.89",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "158788.36",
        "lvtll": "385653.91",
        "lvt": "103156.65",
        "ulvtll": "25030.97",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.70%",
        "lvt %": "15.30%",
        "svt %": "23.60%",
        "lvtll %": "57.30%",
        "Clk": "",
        "Internal": "233.87",
        "Switching": "256.81",
        "Leakage": "7.51",
        "Total": "498.2",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "47.9",
        "Cumulative TPT (hrs)": "83.1",
        "Memory (MB)": "75980"
    },
    {
        "Partition": "smibank0",
        "Label": "ww18p5_inter_allfixes_spv1p0_koupdtww19p1_ww20p1_congrestruct_bank02bank0_ww22p2_regbound",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0038",
        "TNS": "-0.04",
        "Viols": "31",
        "MaxTrans Viols": "46",
        "MaxCap Viols": "47",
        "Net Length": "786477",
        "Net Count": "1455733",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.50%",
        "Horz %": "0.27%",
        "Vert %": "0.73%",
        "Cell Area": "182062.01",
        "Die Area Utilization %": "63.00%",
        "Design Utilization %": "65.95%",
        "Gatecount": "3636366",
        "All": "182062.01",
        "Stdcell": "111363.72",
        "Seq": "62420.6",
        "Buf/Inv": "7142.3",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.33%",
        "Clk Buf/Inv": "6.67",
        "Clk Gates": "1433.68",
        "Combinational": "41800.82",
        "Pfet": "0",
        "Macro": "70698.3",
        "Mbit flop %": "96.09%",
        "Octa flop %": "64.52%",
        "Non-RP Octa flop %": "70.22%",
        "Datapath fubs count": "0",
        "Inputs": "10341",
        "Outputs": "10072",
        "Feedthrus": "3457",
        "Total Z": "564780.94",
        "Norm Z": "268580.26",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "125329.37",
        "lvtll": "355934.61",
        "lvt": "66014.71",
        "ulvtll": "17498.03",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "3.10%",
        "lvt %": "11.70%",
        "svt %": "22.20%",
        "lvtll %": "63.00%",
        "Clk": "",
        "Internal": "183.28",
        "Switching": "238.85",
        "Leakage": "4.92",
        "Total": "427.04",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "54.6",
        "Cumulative TPT (hrs)": "58.2",
        "Memory (MB)": "67221"
    },
    {
        "Partition": "smibank0",
        "Label": "ww18p5_inter_allfixes_spv1p0_koupdtww19p1_ww20p1_congrestruct_bank02bank0_ww22p2_regbound",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0463",
        "TNS": "-1.28",
        "Viols": "134",
        "MaxTrans Viols": "3010",
        "MaxCap Viols": "17",
        "Net Length": "17032669",
        "Net Count": "1476413",
        "Short": "42",
        "NullShort": "0",
        "Real Short": "42",
        "Total DRCs": "787",
        "Both %": "15.43%",
        "Horz %": "10.12%",
        "Vert %": "20.74%",
        "Cell Area": "186085.16",
        "Die Area Utilization %": "65.27%",
        "Design Utilization %": "68.34%",
        "Gatecount": "3767734",
        "All": "186085.16",
        "Stdcell": "115386.86",
        "Seq": "62421.04",
        "Buf/Inv": "9619.69",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "3.27%",
        "Clk Buf/Inv": "6.67",
        "Clk Gates": "1433.68",
        "Combinational": "43346.13",
        "Pfet": "0",
        "Macro": "70698.3",
        "Mbit flop %": "96.09%",
        "Octa flop %": "64.52%",
        "Non-RP Octa flop %": "70.22%",
        "Datapath fubs count": "",
        "Inputs": "10341",
        "Outputs": "10072",
        "Feedthrus": "3457",
        "Total Z": "586849.79",
        "Norm Z": "291718.51",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "139805.93",
        "lvtll": "354086.1",
        "lvt": "68546.82",
        "ulvtll": "24406.73",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "4.20%",
        "lvt %": "11.70%",
        "svt %": "23.80%",
        "lvtll %": "60.30%",
        "Clk": "",
        "Internal": "186.03",
        "Switching": "248.99",
        "Leakage": "5.32",
        "Total": "440.35",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "60.7",
        "Cumulative TPT (hrs)": "118.9",
        "Memory (MB)": "70447"
    },
    {
        "Partition": "smibank0",
        "Label": "ww18p5_inter_allfixes_spv1p0_koupdtww19p1_ww20p1_congrestruct_bank02bank0_ww22p2_regbound",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.06",
        "TNS": "-1",
        "Viols": "89",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smicxlpar1",
        "Label": "ww21p5_icxl_cc_rpd_tcons_abc_ftcon",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0016",
        "TNS": "0",
        "Viols": "7",
        "MaxTrans Viols": "120",
        "MaxCap Viols": "11",
        "Net Length": "635601",
        "Net Count": "1128076",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.73%",
        "Horz %": "0.85%",
        "Vert %": "0.62%",
        "Cell Area": "88965.79",
        "Die Area Utilization %": "68.91%",
        "Design Utilization %": "69.56%",
        "Gatecount": "2905005",
        "All": "88965.79",
        "Stdcell": "88965.79",
        "Seq": "45623.1",
        "Buf/Inv": "4991.56",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "2",
        "Stdcell Growth %": "0.17%",
        "Clk Buf/Inv": "92.57",
        "Clk Gates": "1073.21",
        "Combinational": "38351.13",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "97.64%",
        "Octa flop %": "76.17%",
        "Non-RP Octa flop %": "82.34%",
        "Datapath fubs count": "0",
        "Inputs": "9409",
        "Outputs": "9741",
        "Feedthrus": "491",
        "Total Z": "441579.73",
        "Norm Z": "209747.66",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "117527.66",
        "lvtll": "260316.48",
        "lvt": "50249.31",
        "ulvtll": "12694.21",
        "ulvt": "792.06",
        "ulvt %": "0.20%",
        "ulvtll %": "2.90%",
        "lvt %": "11.40%",
        "svt %": "26.60%",
        "lvtll %": "59.00%",
        "Clk": "5255.61",
        "Internal": "119.4",
        "Switching": "160.64",
        "Leakage": "2.94",
        "Total": "282.98",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "18.5",
        "Cumulative TPT (hrs)": "20.7",
        "Memory (MB)": "58246"
    },
    {
        "Partition": "smicxlpar1",
        "Label": "ww21p5_icxl_cc_rpd_tcons_abc_ftcon",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0025",
        "TNS": "0",
        "Viols": "5",
        "MaxTrans Viols": "2427",
        "MaxCap Viols": "29",
        "Net Length": "10440970",
        "Net Count": "1133785",
        "Short": "2",
        "NullShort": "2",
        "Real Short": "0",
        "Total DRCs": "12684",
        "Both %": "6.73%",
        "Horz %": "6.60%",
        "Vert %": "6.86%",
        "Cell Area": "90707.97",
        "Die Area Utilization %": "70.26%",
        "Design Utilization %": "70.92%",
        "Gatecount": "2961893",
        "All": "90707.97",
        "Stdcell": "90707.97",
        "Seq": "45622.73",
        "Buf/Inv": "5571.19",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "2",
        "Stdcell Growth %": "2.13%",
        "Clk Buf/Inv": "92.57",
        "Clk Gates": "1073.21",
        "Combinational": "39514.05",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "97.64%",
        "Octa flop %": "76.17%",
        "Non-RP Octa flop %": "82.34%",
        "Datapath fubs count": "",
        "Inputs": "9409",
        "Outputs": "9741",
        "Feedthrus": "491",
        "Total Z": "451239.47",
        "Norm Z": "212824.27",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.07",
        "svt": "123095.64",
        "lvtll": "263052.15",
        "lvt": "51692.55",
        "ulvtll": "12607.06",
        "ulvt": "792.06",
        "ulvt %": "0.20%",
        "ulvtll %": "2.80%",
        "lvt %": "11.50%",
        "svt %": "27.30%",
        "lvtll %": "58.30%",
        "Clk": "5255.61",
        "Internal": "118.98",
        "Switching": "163.56",
        "Leakage": "3",
        "Total": "285.54",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "24.6",
        "Cumulative TPT (hrs)": "45.3",
        "Memory (MB)": "61500"
    },
    {
        "Partition": "smicxlpar1",
        "Label": "ww21p5_icxl_cc_rpd_tcons_abc_ftcon",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "0",
        "TNS": "0",
        "Viols": "0",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smicxlpar1",
        "Label": "ww21p5_icxl_cc_rpd_tcons_abc_ftcon",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smimfpar1",
        "Label": "final",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0013",
        "TNS": "-0.01",
        "Viols": "9",
        "MaxTrans Viols": "32",
        "MaxCap Viols": "31",
        "Net Length": "1119753",
        "Net Count": "1285899",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.91%",
        "Horz %": "1.04%",
        "Vert %": "0.78%",
        "Cell Area": "136525.22",
        "Die Area Utilization %": "65.04%",
        "Design Utilization %": "67.06%",
        "Gatecount": "3085085",
        "All": "136525.22",
        "Stdcell": "94480.72",
        "Seq": "52564.85",
        "Buf/Inv": "7268.65",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.20%",
        "Clk Buf/Inv": "6.16",
        "Clk Gates": "1359.08",
        "Combinational": "34647.21",
        "Pfet": "0",
        "Macro": "42044.51",
        "Mbit flop %": "96.17%",
        "Octa flop %": "61.03%",
        "Non-RP Octa flop %": "68.07%",
        "Datapath fubs count": "0",
        "Inputs": "10523",
        "Outputs": "10671",
        "Feedthrus": "1308",
        "Total Z": "478860.56",
        "Norm Z": "251039.81",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "94268.09",
        "lvtll": "296846.72",
        "lvt": "67468.48",
        "ulvtll": "20211.91",
        "ulvt": "65.35",
        "ulvt %": "0.00%",
        "ulvtll %": "4.20%",
        "lvt %": "14.10%",
        "svt %": "19.70%",
        "lvtll %": "62.00%",
        "Clk": "5871.76",
        "Internal": "142.93",
        "Switching": "192.29",
        "Leakage": "4.3",
        "Total": "339.51",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "37.6",
        "Cumulative TPT (hrs)": "40.1",
        "Memory (MB)": "59829"
    },
    {
        "Partition": "smimfpar1",
        "Label": "final",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0047",
        "TNS": "-0.02",
        "Viols": "21",
        "MaxTrans Viols": "1914",
        "MaxCap Viols": "5",
        "Net Length": "13341633",
        "Net Count": "1304259",
        "Short": "25",
        "NullShort": "0",
        "Real Short": "25",
        "Total DRCs": "893",
        "Both %": "14.84%",
        "Horz %": "12.43%",
        "Vert %": "17.25%",
        "Cell Area": "139859",
        "Die Area Utilization %": "67.34%",
        "Design Utilization %": "69.43%",
        "Gatecount": "3193943",
        "All": "139859",
        "Stdcell": "97814.49",
        "Seq": "52564.71",
        "Buf/Inv": "9587.14",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "4.77%",
        "Clk Buf/Inv": "6.16",
        "Clk Gates": "1359.08",
        "Combinational": "35662.64",
        "Pfet": "0",
        "Macro": "42044.51",
        "Mbit flop %": "96.17%",
        "Octa flop %": "61.03%",
        "Non-RP Octa flop %": "68.07%",
        "Datapath fubs count": "",
        "Inputs": "10523",
        "Outputs": "10671",
        "Feedthrus": "1308",
        "Total Z": "497216.58",
        "Norm Z": "273480.29",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.09",
        "svt": "104004.23",
        "lvtll": "296398.13",
        "lvt": "69710.95",
        "ulvtll": "27037.92",
        "ulvt": "65.35",
        "ulvt %": "0.00%",
        "ulvtll %": "5.40%",
        "lvt %": "14.00%",
        "svt %": "20.90%",
        "lvtll %": "59.60%",
        "Clk": "5871.76",
        "Internal": "146.52",
        "Switching": "201.45",
        "Leakage": "4.7",
        "Total": "352.67",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "52.9",
        "Cumulative TPT (hrs)": "93",
        "Memory (MB)": "67594"
    },
    {
        "Partition": "smimfpar1",
        "Label": "final",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smimfpar1",
        "Label": "final",
        "Step": "30_cts",
        "Dst": "030_postcts_opt_fc",
        "WNS": "-1.5735",
        "TNS": "-8856.4",
        "Viols": "88704",
        "MaxTrans Viols": "650",
        "MaxCap Viols": "126",
        "Net Length": "1123407",
        "Net Count": "1323088",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.44%",
        "Horz %": "0.39%",
        "Vert %": "0.49%",
        "Cell Area": "140051.51",
        "Die Area Utilization %": "67.47%",
        "Design Utilization %": "69.57%",
        "Gatecount": "3200229",
        "All": "140051.51",
        "Stdcell": "98007.01",
        "Seq": "52564.85",
        "Buf/Inv": "8888.05",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "4.97%",
        "Clk Buf/Inv": "16.4",
        "Clk Gates": "1359.08",
        "Combinational": "36554.11",
        "Pfet": "0",
        "Macro": "42044.51",
        "Mbit flop %": "96.17%",
        "Octa flop %": "61.03%",
        "Non-RP Octa flop %": "68.07%",
        "Datapath fubs count": "",
        "Inputs": "10523",
        "Outputs": "10671",
        "Feedthrus": "1308",
        "Total Z": "498881.42",
        "Norm Z": "328678.92",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.1",
        "svt": "86281.87",
        "lvtll": "294739.17",
        "lvt": "69603.88",
        "ulvtll": "48191.16",
        "ulvt": "65.35",
        "ulvt %": "0.00%",
        "ulvtll %": "9.70%",
        "lvt %": "13.90%",
        "svt %": "17.30%",
        "lvtll %": "59.10%",
        "Clk": "5889.13",
        "Internal": "155.93",
        "Switching": "203.06",
        "Leakage": "5.4",
        "Total": "364.39",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "7.9",
        "Cumulative TPT (hrs)": "63.7",
        "Memory (MB)": "50731"
    },
    {
        "Partition": "sminf",
        "Label": "fullfix",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "0",
        "TNS": "0",
        "Viols": "0",
        "MaxTrans Viols": "8",
        "MaxCap Viols": "29",
        "Net Length": "177368",
        "Net Count": "966835",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.29%",
        "Horz %": "0.03%",
        "Vert %": "0.56%",
        "Cell Area": "88661.5",
        "Die Area Utilization %": "74.92%",
        "Design Utilization %": "75.74%",
        "Gatecount": "2895070",
        "All": "88661.5",
        "Stdcell": "88661.5",
        "Seq": "52088.79",
        "Buf/Inv": "4039.37",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "4",
        "Stdcell Growth %": "0.79%",
        "Clk Buf/Inv": "17.82",
        "Clk Gates": "678.71",
        "Combinational": "32533.34",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "96.55%",
        "Octa flop %": "76.37%",
        "Non-RP Octa flop %": "79.85%",
        "Datapath fubs count": "0",
        "Inputs": "3341",
        "Outputs": "6143",
        "Feedthrus": "139",
        "Total Z": "457187.56",
        "Norm Z": "195328.08",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "144643.41",
        "lvtll": "281820.29",
        "lvt": "22000.45",
        "ulvtll": "5837.36",
        "ulvt": "2886.06",
        "ulvt %": "0.60%",
        "ulvtll %": "1.30%",
        "lvt %": "4.80%",
        "svt %": "31.60%",
        "lvtll %": "61.60%",
        "Clk": "2754.54",
        "Internal": "71.5",
        "Switching": "61.28",
        "Leakage": "2.87",
        "Total": "135.64",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "17.8",
        "Cumulative TPT (hrs)": "20.5",
        "Memory (MB)": "59701"
    },
    {
        "Partition": "sminf",
        "Label": "fullfix",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0044",
        "TNS": "-0.01",
        "Viols": "3",
        "MaxTrans Viols": "409",
        "MaxCap Viols": "34",
        "Net Length": "7389047",
        "Net Count": "969082",
        "Short": "53",
        "NullShort": "0",
        "Real Short": "53",
        "Total DRCs": "313",
        "Both %": "7.43%",
        "Horz %": "3.15%",
        "Vert %": "11.71%",
        "Cell Area": "89274.83",
        "Die Area Utilization %": "75.44%",
        "Design Utilization %": "76.26%",
        "Gatecount": "2915097",
        "All": "89274.83",
        "Stdcell": "89274.83",
        "Seq": "52088.91",
        "Buf/Inv": "4288.54",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "4",
        "Stdcell Growth %": "1.48%",
        "Clk Buf/Inv": "17.82",
        "Clk Gates": "678.71",
        "Combinational": "32897.38",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "96.55%",
        "Octa flop %": "76.37%",
        "Non-RP Octa flop %": "79.85%",
        "Datapath fubs count": "",
        "Inputs": "3341",
        "Outputs": "6143",
        "Feedthrus": "139",
        "Total Z": "460615.58",
        "Norm Z": "194551.65",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "152177.68",
        "lvtll": "277894.07",
        "lvt": "21952.95",
        "ulvtll": "5704.83",
        "ulvt": "2886.06",
        "ulvt %": "0.60%",
        "ulvtll %": "1.20%",
        "lvt %": "4.80%",
        "svt %": "33.00%",
        "lvtll %": "60.30%",
        "Clk": "2754.54",
        "Internal": "71.18",
        "Switching": "64.3",
        "Leakage": "2.9",
        "Total": "138.38",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "16.2",
        "Cumulative TPT (hrs)": "36.7",
        "Memory (MB)": "61233"
    },
    {
        "Partition": "smmfx",
        "Label": "sd1p0_ww18p6_def_Golden_receipe_SNRLOOP_ww19p3",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0049",
        "TNS": "-0.07",
        "Viols": "74",
        "MaxTrans Viols": "12",
        "MaxCap Viols": "12",
        "Net Length": "370860",
        "Net Count": "1384063",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.20%",
        "Horz %": "0.01%",
        "Vert %": "0.40%",
        "Cell Area": "155445.3",
        "Die Area Utilization %": "72.52%",
        "Design Utilization %": "74.79%",
        "Gatecount": "3428565",
        "All": "155445.3",
        "Stdcell": "104999.79",
        "Seq": "51854.66",
        "Buf/Inv": "5323.48",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.05%",
        "Clk Buf/Inv": "14.24",
        "Clk Gates": "1028.52",
        "Combinational": "47821.65",
        "Pfet": "0",
        "Macro": "50445.51",
        "Mbit flop %": "94.94%",
        "Octa flop %": "69.70%",
        "Non-RP Octa flop %": "79.10%",
        "Datapath fubs count": "0",
        "Inputs": "2329",
        "Outputs": "1844",
        "Feedthrus": "4",
        "Total Z": "532904.58",
        "Norm Z": "270677.51",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "161462.7",
        "lvtll": "267679.86",
        "lvt": "80627.57",
        "ulvtll": "23130.23",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "4.30%",
        "lvt %": "15.10%",
        "svt %": "30.30%",
        "lvtll %": "50.20%",
        "Clk": "",
        "Internal": "157.63",
        "Switching": "168.45",
        "Leakage": "4.54",
        "Total": "330.62",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "19.9",
        "Cumulative TPT (hrs)": "22.1",
        "Memory (MB)": "60861"
    },
    {
        "Partition": "smmfx",
        "Label": "sd1p0_ww18p6_def_Golden_receipe_SNRLOOP_ww19p3",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0069",
        "TNS": "-0.28",
        "Viols": "237",
        "MaxTrans Viols": "594",
        "MaxCap Viols": "2",
        "Net Length": "10030940",
        "Net Count": "1388547",
        "Short": "57",
        "NullShort": "0",
        "Real Short": "57",
        "Total DRCs": "437",
        "Both %": "6.69%",
        "Horz %": "4.20%",
        "Vert %": "9.19%",
        "Cell Area": "156470.14",
        "Die Area Utilization %": "73.23%",
        "Design Utilization %": "75.52%",
        "Gatecount": "3462029",
        "All": "156470.14",
        "Stdcell": "106024.63",
        "Seq": "51854.53",
        "Buf/Inv": "5751.84",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.02%",
        "Clk Buf/Inv": "14.24",
        "Clk Gates": "1028.52",
        "Combinational": "48418.26",
        "Pfet": "0",
        "Macro": "50445.51",
        "Mbit flop %": "94.94%",
        "Octa flop %": "69.70%",
        "Non-RP Octa flop %": "79.10%",
        "Datapath fubs count": "",
        "Inputs": "2329",
        "Outputs": "1844",
        "Feedthrus": "4",
        "Total Z": "537480.23",
        "Norm Z": "255688.35",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "173474.66",
        "lvtll": "273041.93",
        "lvt": "71236.05",
        "ulvtll": "19723.37",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "3.70%",
        "lvt %": "13.30%",
        "svt %": "32.30%",
        "lvtll %": "50.80%",
        "Clk": "",
        "Internal": "156.37",
        "Switching": "175.12",
        "Leakage": "4.41",
        "Total": "335.9",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "30.3",
        "Cumulative TPT (hrs)": "52.4",
        "Memory (MB)": "66133"
    },
    {
        "Partition": "smsfc",
        "Label": "sd1p0_ww19p4def_ebbreg_grppath_rgm1m2_ww23p4",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0275",
        "TNS": "-1.78",
        "Viols": "478",
        "MaxTrans Viols": "1355",
        "MaxCap Viols": "37",
        "Net Length": "11560233",
        "Net Count": "769537",
        "Short": "38",
        "NullShort": "0",
        "Real Short": "38",
        "Total DRCs": "491",
        "Both %": "9.56%",
        "Horz %": "13.05%",
        "Vert %": "6.06%",
        "Cell Area": "405673",
        "Die Area Utilization %": "60.12%",
        "Design Utilization %": "71.26%",
        "Gatecount": "1908198",
        "All": "405673",
        "Stdcell": "58438.57",
        "Seq": "24066.07",
        "Buf/Inv": "3812.81",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.48%",
        "Clk Buf/Inv": "4.8",
        "Clk Gates": "719.99",
        "Combinational": "30559.69",
        "Pfet": "0",
        "Macro": "347234.43",
        "Mbit flop %": "98.77%",
        "Octa flop %": "80.27%",
        "Non-RP Octa flop %": "88.88%",
        "Datapath fubs count": "",
        "Inputs": "1456",
        "Outputs": "587",
        "Feedthrus": "0",
        "Total Z": "298582.56",
        "Norm Z": "148381.91",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "105766.89",
        "lvtll": "132298.79",
        "lvt": "48258.85",
        "ulvtll": "12253.8",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "4.10%",
        "lvt %": "16.20%",
        "svt %": "35.40%",
        "lvtll %": "44.30%",
        "Clk": "",
        "Internal": "163.93",
        "Switching": "150.04",
        "Leakage": "7.19",
        "Total": "321.16",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "37.8",
        "Cumulative TPT (hrs)": "51.8",
        "Memory (MB)": "58327"
    },
    {
        "Partition": "smsfc",
        "Label": "sd1p0_ww19p4def_ebbreg_script70_grppath_inter_ww23p1",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0119",
        "TNS": "-0.31",
        "Viols": "137",
        "MaxTrans Viols": "24",
        "MaxCap Viols": "22",
        "Net Length": "109134",
        "Net Count": "761871",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.07%",
        "Horz %": "0.02%",
        "Vert %": "0.12%",
        "Cell Area": "404561.28",
        "Die Area Utilization %": "58.97%",
        "Design Utilization %": "69.90%",
        "Gatecount": "1871897",
        "All": "404561.28",
        "Stdcell": "57326.85",
        "Seq": "24066.4",
        "Buf/Inv": "3112.9",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.45%",
        "Clk Buf/Inv": "4.8",
        "Clk Gates": "719.99",
        "Combinational": "30147.55",
        "Pfet": "0",
        "Macro": "347234.43",
        "Mbit flop %": "98.77%",
        "Octa flop %": "80.27%",
        "Non-RP Octa flop %": "88.88%",
        "Datapath fubs count": "0",
        "Inputs": "1456",
        "Outputs": "587",
        "Feedthrus": "0",
        "Total Z": "293012.14",
        "Norm Z": "155607.02",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "89930.07",
        "lvtll": "131818.41",
        "lvt": "59550.05",
        "ulvtll": "11709.4",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "4.00%",
        "lvt %": "20.30%",
        "svt %": "30.70%",
        "lvtll %": "45.00%",
        "Clk": "",
        "Internal": "166.48",
        "Switching": "144.77",
        "Leakage": "7.23",
        "Total": "318.48",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "12.8",
        "Cumulative TPT (hrs)": "14",
        "Memory (MB)": "56542"
    },
    {
        "Partition": "smsystem",
        "Label": "1p0_golden_run_gp_new_hsd",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0017",
        "TNS": "-0.01",
        "Viols": "16",
        "MaxTrans Viols": "32",
        "MaxCap Viols": "34",
        "Net Length": "420154",
        "Net Count": "1090224",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.14%",
        "Horz %": "0.04%",
        "Vert %": "0.25%",
        "Cell Area": "308043.1",
        "Die Area Utilization %": "65.98%",
        "Design Utilization %": "72.57%",
        "Gatecount": "2693178",
        "All": "308043.1",
        "Stdcell": "82478.58",
        "Seq": "42162.23",
        "Buf/Inv": "4887.38",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.10%",
        "Clk Buf/Inv": "9.3",
        "Clk Gates": "1092.12",
        "Combinational": "35428.97",
        "Pfet": "0",
        "Macro": "225564.53",
        "Mbit flop %": "97.12%",
        "Octa flop %": "79.55%",
        "Non-RP Octa flop %": "87.62%",
        "Datapath fubs count": "0",
        "Inputs": "5267",
        "Outputs": "8018",
        "Feedthrus": "3369",
        "Total Z": "421494.29",
        "Norm Z": "197992.97",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "122459.94",
        "lvtll": "236582.64",
        "lvt": "47548.93",
        "ulvtll": "14776.3",
        "ulvt": "126.48",
        "ulvt %": "0.00%",
        "ulvtll %": "3.50%",
        "lvt %": "11.30%",
        "svt %": "29.00%",
        "lvtll %": "56.10%",
        "Clk": "",
        "Internal": "183.06",
        "Switching": "167.66",
        "Leakage": "5.88",
        "Total": "356.6",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "25.1",
        "Cumulative TPT (hrs)": "27.3",
        "Memory (MB)": "62241"
    },
    {
        "Partition": "smsystem",
        "Label": "1p0_golden_run_gp_new_hsd",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0101",
        "TNS": "-0.07",
        "Viols": "34",
        "MaxTrans Viols": "2622",
        "MaxCap Viols": "45",
        "Net Length": "12008548",
        "Net Count": "1096755",
        "Short": "6",
        "NullShort": "0",
        "Real Short": "6",
        "Total DRCs": "146",
        "Both %": "4.83%",
        "Horz %": "4.28%",
        "Vert %": "5.38%",
        "Cell Area": "309731.45",
        "Die Area Utilization %": "67.33%",
        "Design Utilization %": "74.06%",
        "Gatecount": "2748308",
        "All": "309731.45",
        "Stdcell": "84166.92",
        "Seq": "42162.83",
        "Buf/Inv": "5456.01",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.94%",
        "Clk Buf/Inv": "9.3",
        "Clk Gates": "1092.12",
        "Combinational": "36548.09",
        "Pfet": "0",
        "Macro": "225564.53",
        "Mbit flop %": "97.12%",
        "Octa flop %": "79.55%",
        "Non-RP Octa flop %": "87.62%",
        "Datapath fubs count": "",
        "Inputs": "5267",
        "Outputs": "8018",
        "Feedthrus": "3369",
        "Total Z": "430797.58",
        "Norm Z": "197771.67",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "131886.75",
        "lvtll": "237536.72",
        "lvt": "46991.26",
        "ulvtll": "14256.37",
        "ulvt": "126.48",
        "ulvt %": "0.00%",
        "ulvtll %": "3.30%",
        "lvt %": "10.90%",
        "svt %": "30.60%",
        "lvtll %": "55.10%",
        "Clk": "",
        "Internal": "182.72",
        "Switching": "173.93",
        "Leakage": "5.89",
        "Total": "362.54",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "28.8",
        "Cumulative TPT (hrs)": "56.1",
        "Memory (MB)": "63026"
    },
    {
        "Partition": "smsystem",
        "Label": "1p0_golden_run_gp_new_hsd",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.02",
        "TNS": "0",
        "Viols": "62",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smsystem",
        "Label": "1p0_golden_run_gp_new_hsd",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdboxtop",
        "Label": "inter",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0026",
        "TNS": "-0.02",
        "Viols": "21",
        "MaxTrans Viols": "30",
        "MaxCap Viols": "8",
        "Net Length": "43588",
        "Net Count": "520001",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.10%",
        "Horz %": "0.02%",
        "Vert %": "0.19%",
        "Cell Area": "228261.34",
        "Die Area Utilization %": "57.27%",
        "Design Utilization %": "63.58%",
        "Gatecount": "1491890",
        "All": "228261.34",
        "Stdcell": "45689.14",
        "Seq": "28126.69",
        "Buf/Inv": "3106.82",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-1.05%",
        "Clk Buf/Inv": "7.43",
        "Clk Gates": "386.18",
        "Combinational": "14455.63",
        "Pfet": "0",
        "Macro": "182572.2",
        "Mbit flop %": "97.33%",
        "Octa flop %": "84.61%",
        "Non-RP Octa flop %": "84.61%",
        "Datapath fubs count": "0",
        "Inputs": "5436",
        "Outputs": "5761",
        "Feedthrus": "98",
        "Total Z": "235601.5",
        "Norm Z": "117998.05",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "62436.31",
        "lvtll": "143275.63",
        "lvt": "16228.98",
        "ulvtll": "13643.72",
        "ulvt": "16.86",
        "ulvt %": "0.00%",
        "ulvtll %": "5.80%",
        "lvt %": "6.90%",
        "svt %": "26.50%",
        "lvtll %": "60.80%",
        "Clk": "",
        "Internal": "118.58",
        "Switching": "111.31",
        "Leakage": "4.26",
        "Total": "234.15",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "14.9",
        "Cumulative TPT (hrs)": "15.9",
        "Memory (MB)": "50921"
    },
    {
        "Partition": "smvdboxtop",
        "Label": "inter",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0085",
        "TNS": "-0.03",
        "Viols": "27",
        "MaxTrans Viols": "1311",
        "MaxCap Viols": "0",
        "Net Length": "9141202",
        "Net Count": "526310",
        "Short": "",
        "NullShort": "",
        "Real Short": "#VALUE!",
        "Total DRCs": "258",
        "Both %": "12.13%",
        "Horz %": "18.41%",
        "Vert %": "5.84%",
        "Cell Area": "229869.97",
        "Die Area Utilization %": "59.29%",
        "Design Utilization %": "65.82%",
        "Gatecount": "1544417",
        "All": "229869.97",
        "Stdcell": "47297.77",
        "Seq": "28125.97",
        "Buf/Inv": "3906.35",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "2.43%",
        "Clk Buf/Inv": "7.43",
        "Clk Gates": "386.18",
        "Combinational": "15265.44",
        "Pfet": "0",
        "Macro": "182572.2",
        "Mbit flop %": "97.33%",
        "Octa flop %": "84.61%",
        "Non-RP Octa flop %": "84.61%",
        "Datapath fubs count": "",
        "Inputs": "5436",
        "Outputs": "5761",
        "Feedthrus": "98",
        "Total Z": "244491.62",
        "Norm Z": "124614.41",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "67601.35",
        "lvtll": "145015.13",
        "lvt": "16409.45",
        "ulvtll": "15448.82",
        "ulvt": "16.86",
        "ulvt %": "0.00%",
        "ulvtll %": "6.30%",
        "lvt %": "6.70%",
        "svt %": "27.60%",
        "lvtll %": "59.30%",
        "Clk": "",
        "Internal": "119.07",
        "Switching": "114.19",
        "Leakage": "4.38",
        "Total": "237.64",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "17.6",
        "Cumulative TPT (hrs)": "33.5",
        "Memory (MB)": "50729"
    },
    {
        "Partition": "smvdboxtop",
        "Label": "inter",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.03",
        "TNS": "-1",
        "Viols": "116",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdboxtop",
        "Label": "inter",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar1",
        "Label": "branchsnr80",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0178",
        "TNS": "-0.87",
        "Viols": "447",
        "MaxTrans Viols": "1477",
        "MaxCap Viols": "8",
        "Net Length": "15401399",
        "Net Count": "2019090",
        "Short": "4",
        "NullShort": "0",
        "Real Short": "4",
        "Total DRCs": "215",
        "Both %": "8.50%",
        "Horz %": "4.94%",
        "Vert %": "12.07%",
        "Cell Area": "149310.03",
        "Die Area Utilization %": "72.70%",
        "Design Utilization %": "73.40%",
        "Gatecount": "4747677",
        "All": "149310.03",
        "Stdcell": "145397.6",
        "Seq": "63343.43",
        "Buf/Inv": "10547.42",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.94%",
        "Clk Buf/Inv": "4.5",
        "Clk Gates": "1374.76",
        "Combinational": "71506.75",
        "Pfet": "0",
        "Macro": "3912.43",
        "Mbit flop %": "96.70%",
        "Octa flop %": "70.35%",
        "Non-RP Octa flop %": "88.24%",
        "Datapath fubs count": "",
        "Inputs": "7511",
        "Outputs": "5939",
        "Feedthrus": "1",
        "Total Z": "736296.86",
        "Norm Z": "378475.64",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "209893.93",
        "lvtll": "369261.52",
        "lvt": "129174.74",
        "ulvtll": "27962.45",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "3.80%",
        "lvt %": "17.50%",
        "svt %": "28.50%",
        "lvtll %": "50.10%",
        "Clk": "",
        "Internal": "182.85",
        "Switching": "263.57",
        "Leakage": "5.35",
        "Total": "451.76",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "56.6",
        "Cumulative TPT (hrs)": "87.2",
        "Memory (MB)": "72294"
    },
    {
        "Partition": "smvdencpar1",
        "Label": "branchsnr80",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar1",
        "Label": "ww18p6_SD1p0_SD1p0ENV_golden",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0049",
        "TNS": "-0.09",
        "Viols": "98",
        "MaxTrans Viols": "20",
        "MaxCap Viols": "20",
        "Net Length": "993936",
        "Net Count": "2001888",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.39%",
        "Horz %": "0.18%",
        "Vert %": "0.60%",
        "Cell Area": "145818.78",
        "Die Area Utilization %": "70.95%",
        "Design Utilization %": "71.64%",
        "Gatecount": "4633677",
        "All": "145818.78",
        "Stdcell": "141906.34",
        "Seq": "63342.77",
        "Buf/Inv": "8204.73",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.51%",
        "Clk Buf/Inv": "4.5",
        "Clk Gates": "1374.76",
        "Combinational": "70358.84",
        "Pfet": "0",
        "Macro": "3912.43",
        "Mbit flop %": "96.70%",
        "Octa flop %": "70.35%",
        "Non-RP Octa flop %": "88.24%",
        "Datapath fubs count": "0",
        "Inputs": "7511",
        "Outputs": "5939",
        "Feedthrus": "1",
        "Total Z": "719854.09",
        "Norm Z": "374118.51",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "189686.82",
        "lvtll": "361523.09",
        "lvt": "146264.09",
        "ulvtll": "22375.88",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "3.10%",
        "lvt %": "20.30%",
        "svt %": "26.40%",
        "lvtll %": "50.20%",
        "Clk": "",
        "Internal": "182.23",
        "Switching": "256.13",
        "Leakage": "5.11",
        "Total": "443.47",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "28.5",
        "Cumulative TPT (hrs)": "30.6",
        "Memory (MB)": "68309"
    },
    {
        "Partition": "smvdencpar2",
        "Label": "isolationboundandchecker",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0064",
        "TNS": "-0.36",
        "Viols": "201",
        "MaxTrans Viols": "177",
        "MaxCap Viols": "32",
        "Net Length": "655669",
        "Net Count": "1599401",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.19%",
        "Horz %": "0.04%",
        "Vert %": "0.33%",
        "Cell Area": "269278.93",
        "Die Area Utilization %": "64.64%",
        "Design Utilization %": "67.51%",
        "Gatecount": "3967168",
        "All": "269278.93",
        "Stdcell": "121494.53",
        "Seq": "54937.27",
        "Buf/Inv": "8706.06",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.83%",
        "Clk Buf/Inv": "4.27",
        "Clk Gates": "1308.4",
        "Combinational": "57851.2",
        "Pfet": "0",
        "Macro": "147784.4",
        "Mbit flop %": "98.28%",
        "Octa flop %": "68.32%",
        "Non-RP Octa flop %": "77.91%",
        "Datapath fubs count": "0",
        "Inputs": "6829",
        "Outputs": "10540",
        "Feedthrus": "30",
        "Total Z": "603666.87",
        "Norm Z": "368928.28",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.09",
        "svt": "158830.97",
        "lvtll": "281235.42",
        "lvt": "121442.97",
        "ulvtll": "42155.41",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "7.00%",
        "lvt %": "20.10%",
        "svt %": "26.30%",
        "lvtll %": "46.60%",
        "Clk": "",
        "Internal": "199.97",
        "Switching": "259.57",
        "Leakage": "7.36",
        "Total": "466.9",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "35",
        "Cumulative TPT (hrs)": "39.4",
        "Memory (MB)": "69920"
    },
    {
        "Partition": "smvdencpar2",
        "Label": "isolationboundandchecker",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0105",
        "TNS": "-0.86",
        "Viols": "452",
        "MaxTrans Viols": "3219",
        "MaxCap Viols": "18",
        "Net Length": "17716747",
        "Net Count": "1621805",
        "Short": "27",
        "NullShort": "0",
        "Real Short": "27",
        "Total DRCs": "227",
        "Both %": "10.38%",
        "Horz %": "6.84%",
        "Vert %": "13.91%",
        "Cell Area": "273377.16",
        "Die Area Utilization %": "66.83%",
        "Design Utilization %": "69.78%",
        "Gatecount": "4100988",
        "All": "273377.16",
        "Stdcell": "125592.76",
        "Seq": "54938.72",
        "Buf/Inv": "11624.7",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "2.52%",
        "Clk Buf/Inv": "4.27",
        "Clk Gates": "1308.4",
        "Combinational": "59029.34",
        "Pfet": "0",
        "Macro": "147784.4",
        "Mbit flop %": "98.28%",
        "Octa flop %": "68.32%",
        "Non-RP Octa flop %": "77.91%",
        "Datapath fubs count": "",
        "Inputs": "6829",
        "Outputs": "10540",
        "Feedthrus": "30",
        "Total Z": "623419.34",
        "Norm Z": "372156.76",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.09",
        "svt": "176240.22",
        "lvtll": "286326.51",
        "lvt": "117886.98",
        "ulvtll": "42963.52",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "6.90%",
        "lvt %": "18.90%",
        "svt %": "28.30%",
        "lvtll %": "45.90%",
        "Clk": "",
        "Internal": "200.71",
        "Switching": "265.88",
        "Leakage": "7.56",
        "Total": "474.15",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "47.1",
        "Cumulative TPT (hrs)": "86.6",
        "Memory (MB)": "74348"
    },
    {
        "Partition": "smvdencpar3",
        "Label": "WW19p5_run_27shorts",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0069",
        "TNS": "-0.17",
        "Viols": "160",
        "MaxTrans Viols": "14",
        "MaxCap Viols": "20",
        "Net Length": "751263",
        "Net Count": "1343154",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.32%",
        "Horz %": "0.08%",
        "Vert %": "0.56%",
        "Cell Area": "98135.75",
        "Die Area Utilization %": "73.84%",
        "Design Utilization %": "74.52%",
        "Gatecount": "3204433",
        "All": "98135.75",
        "Stdcell": "98135.75",
        "Seq": "37006.96",
        "Buf/Inv": "6460.22",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.32%",
        "Clk Buf/Inv": "2.17",
        "Clk Gates": "675.91",
        "Combinational": "54668.57",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "98.58%",
        "Octa flop %": "86.03%",
        "Non-RP Octa flop %": "87.88%",
        "Datapath fubs count": "0",
        "Inputs": "2945",
        "Outputs": "3032",
        "Feedthrus": "1812",
        "Total Z": "500552.9",
        "Norm Z": "257430.59",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "177739.11",
        "lvtll": "203121.34",
        "lvt": "100553.3",
        "ulvtll": "19137.04",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.80%",
        "lvt %": "20.10%",
        "svt %": "35.50%",
        "lvtll %": "40.60%",
        "Clk": "",
        "Internal": "122.41",
        "Switching": "185.43",
        "Leakage": "3.33",
        "Total": "311.17",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "24.2",
        "Cumulative TPT (hrs)": "25.7",
        "Memory (MB)": "56542"
    },
    {
        "Partition": "smvdencpar3",
        "Label": "WW19p5_run_exp2_short_app",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0127",
        "TNS": "-1.23",
        "Viols": "658",
        "MaxTrans Viols": "517",
        "MaxCap Viols": "4",
        "Net Length": "10358527",
        "Net Count": "1349542",
        "Short": "53",
        "NullShort": "0",
        "Real Short": "53",
        "Total DRCs": "412",
        "Both %": "16.91%",
        "Horz %": "11.63%",
        "Vert %": "22.18%",
        "Cell Area": "99346.71",
        "Die Area Utilization %": "74.75%",
        "Design Utilization %": "75.44%",
        "Gatecount": "3243974",
        "All": "99346.71",
        "Stdcell": "99346.71",
        "Seq": "37006.65",
        "Buf/Inv": "7138.64",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.56%",
        "Clk Buf/Inv": "2.17",
        "Clk Gates": "675.91",
        "Combinational": "55201.42",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "98.58%",
        "Octa flop %": "86.03%",
        "Non-RP Octa flop %": "87.88%",
        "Datapath fubs count": "",
        "Inputs": "2945",
        "Outputs": "3032",
        "Feedthrus": "1812",
        "Total Z": "504924",
        "Norm Z": "239561.64",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "194551.71",
        "lvtll": "208855.81",
        "lvt": "84859.82",
        "ulvtll": "16654.56",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.30%",
        "lvt %": "16.80%",
        "svt %": "38.50%",
        "lvtll %": "41.40%",
        "Clk": "",
        "Internal": "121.21",
        "Switching": "195.05",
        "Leakage": "3.21",
        "Total": "319.47",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "46.2",
        "Cumulative TPT (hrs)": "72",
        "Memory (MB)": "66626"
    },
    {
        "Partition": "smvdencpar3",
        "Label": "WW19p5_run_exp2_short_app",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.1",
        "TNS": "-8",
        "Viols": "1726",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar3",
        "Label": "WW19p5_run_exp2_short_app",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar4",
        "Label": "KO_ww19p1",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0092",
        "TNS": "-0.35",
        "Viols": "190",
        "MaxTrans Viols": "1",
        "MaxCap Viols": "11",
        "Net Length": "520535",
        "Net Count": "1521195",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.22%",
        "Horz %": "0.03%",
        "Vert %": "0.42%",
        "Cell Area": "104621.46",
        "Die Area Utilization %": "75.52%",
        "Design Utilization %": "76.21%",
        "Gatecount": "3416211",
        "All": "104621.46",
        "Stdcell": "104621.46",
        "Seq": "33996.4",
        "Buf/Inv": "3519.6",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.27%",
        "Clk Buf/Inv": "1.65",
        "Clk Gates": "623.26",
        "Combinational": "67105.46",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "98.68%",
        "Octa flop %": "80.93%",
        "Non-RP Octa flop %": "92.23%",
        "Datapath fubs count": "0",
        "Inputs": "1048",
        "Outputs": "1432",
        "Feedthrus": "2",
        "Total Z": "535055.42",
        "Norm Z": "262257.38",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "197115.82",
        "lvtll": "204413.75",
        "lvt": "121394.76",
        "ulvtll": "12128.99",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "2.30%",
        "lvt %": "22.70%",
        "svt %": "36.80%",
        "lvtll %": "38.20%",
        "Clk": "",
        "Internal": "120.04",
        "Switching": "155.28",
        "Leakage": "3.5",
        "Total": "278.81",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "18.9",
        "Cumulative TPT (hrs)": "20.1",
        "Memory (MB)": "56009"
    },
    {
        "Partition": "smvdencpar4",
        "Label": "KO_ww19p1",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.01",
        "TNS": "-0.68",
        "Viols": "585",
        "MaxTrans Viols": "222",
        "MaxCap Viols": "3",
        "Net Length": "7181447",
        "Net Count": "1522647",
        "Short": "55",
        "NullShort": "0",
        "Real Short": "55",
        "Total DRCs": "259",
        "Both %": "3.50%",
        "Horz %": "1.01%",
        "Vert %": "5.99%",
        "Cell Area": "105315.31",
        "Die Area Utilization %": "76.02%",
        "Design Utilization %": "76.71%",
        "Gatecount": "3438867",
        "All": "105315.31",
        "Stdcell": "105315.31",
        "Seq": "33996.56",
        "Buf/Inv": "3713.42",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.39%",
        "Clk Buf/Inv": "1.65",
        "Clk Gates": "623.26",
        "Combinational": "67605.32",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "98.68%",
        "Octa flop %": "80.93%",
        "Non-RP Octa flop %": "92.23%",
        "Datapath fubs count": "",
        "Inputs": "1048",
        "Outputs": "1432",
        "Feedthrus": "2",
        "Total Z": "536062.77",
        "Norm Z": "238500.91",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "213344.83",
        "lvtll": "213505.14",
        "lvt": "100094.4",
        "ulvtll": "9116.28",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "1.70%",
        "lvt %": "18.70%",
        "svt %": "39.80%",
        "lvtll %": "39.80%",
        "Clk": "",
        "Internal": "117.34",
        "Switching": "157.3",
        "Leakage": "3.25",
        "Total": "277.89",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "15.6",
        "Cumulative TPT (hrs)": "35.7",
        "Memory (MB)": "61758"
    },
    {
        "Partition": "smvdencpar4",
        "Label": "KO_ww19p1",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.07",
        "TNS": "-20",
        "Viols": "2838",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar4",
        "Label": "KO_ww19p1",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar5",
        "Label": "final_relay_fix",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0049",
        "TNS": "-0.15",
        "Viols": "161",
        "MaxTrans Viols": "45",
        "MaxCap Viols": "16",
        "Net Length": "193088",
        "Net Count": "1616465",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.21%",
        "Horz %": "0.05%",
        "Vert %": "0.37%",
        "Cell Area": "216942.73",
        "Die Area Utilization %": "63.67%",
        "Design Utilization %": "65.76%",
        "Gatecount": "4152137",
        "All": "216942.73",
        "Stdcell": "127159.2",
        "Seq": "54298.66",
        "Buf/Inv": "7010.67",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.38%",
        "Clk Buf/Inv": "5.47",
        "Clk Gates": "1021.41",
        "Combinational": "65849.87",
        "Pfet": "0",
        "Macro": "89783.54",
        "Mbit flop %": "98.78%",
        "Octa flop %": "83.15%",
        "Non-RP Octa flop %": "87.16%",
        "Datapath fubs count": "0",
        "Inputs": "6158",
        "Outputs": "2998",
        "Feedthrus": "17",
        "Total Z": "647822.3",
        "Norm Z": "321614.98",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "229765.34",
        "lvtll": "287461.64",
        "lvt": "103869.59",
        "ulvtll": "26723.63",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "4.10%",
        "lvt %": "16.00%",
        "svt %": "35.50%",
        "lvtll %": "44.40%",
        "Clk": "",
        "Internal": "199.47",
        "Switching": "227.55",
        "Leakage": "5.92",
        "Total": "432.94",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "30.4",
        "Cumulative TPT (hrs)": "32.6",
        "Memory (MB)": "65368"
    },
    {
        "Partition": "smvdencpar5",
        "Label": "final_relay_fix",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.06",
        "TNS": "-19",
        "Viols": "3472",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvdencpar5",
        "Label": "final_relay_fix",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smveboxpar1",
        "Label": "ww23p5_runwithrpdmovementwithallfixes_halfcycledelay",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0165",
        "TNS": "-2.81",
        "Viols": "1014",
        "MaxTrans Viols": "24",
        "MaxCap Viols": "21",
        "Net Length": "123858",
        "Net Count": "1155420",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.22%",
        "Horz %": "0.06%",
        "Vert %": "0.38%",
        "Cell Area": "122391.67",
        "Die Area Utilization %": "69.10%",
        "Design Utilization %": "70.84%",
        "Gatecount": "2881758",
        "All": "122391.67",
        "Stdcell": "88253.84",
        "Seq": "37100.93",
        "Buf/Inv": "4640.88",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.44%",
        "Clk Buf/Inv": "13.56",
        "Clk Gates": "495.83",
        "Combinational": "46512.03",
        "Pfet": "0",
        "Macro": "34137.84",
        "Mbit flop %": "97.98%",
        "Octa flop %": "84.13%",
        "Non-RP Octa flop %": "91.43%",
        "Datapath fubs count": "0",
        "Inputs": "1808",
        "Outputs": "3543",
        "Feedthrus": "10",
        "Total Z": "452482.44",
        "Norm Z": "244486.77",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "144049.64",
        "lvtll": "205211.18",
        "lvt": "84036.71",
        "ulvtll": "18091.4",
        "ulvt": "1093.51",
        "ulvt %": "0.20%",
        "ulvtll %": "4.00%",
        "lvt %": "18.60%",
        "svt %": "31.80%",
        "lvtll %": "45.40%",
        "Clk": "2113.84",
        "Internal": "117.85",
        "Switching": "152.26",
        "Leakage": "3.94",
        "Total": "274.05",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "28.1",
        "Cumulative TPT (hrs)": "29.9",
        "Memory (MB)": "56300"
    },
    {
        "Partition": "smveboxpar1",
        "Label": "ww23p5_runwithrpdmovementwithallfixes_halfcycledelay",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0437",
        "TNS": "-4.24",
        "Viols": "700",
        "MaxTrans Viols": "637",
        "MaxCap Viols": "16",
        "Net Length": "9339048",
        "Net Count": "1162285",
        "Short": "42",
        "NullShort": "1",
        "Real Short": "41",
        "Total DRCs": "1349",
        "Both %": "10.36%",
        "Horz %": "5.96%",
        "Vert %": "14.75%",
        "Cell Area": "123741.78",
        "Die Area Utilization %": "70.16%",
        "Design Utilization %": "71.92%",
        "Gatecount": "2925843",
        "All": "123741.78",
        "Stdcell": "89603.94",
        "Seq": "37100.56",
        "Buf/Inv": "5344.66",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.09%",
        "Clk Buf/Inv": "13.56",
        "Clk Gates": "495.83",
        "Combinational": "47158.71",
        "Pfet": "0",
        "Macro": "34137.84",
        "Mbit flop %": "97.98%",
        "Octa flop %": "84.13%",
        "Non-RP Octa flop %": "91.43%",
        "Datapath fubs count": "",
        "Inputs": "1808",
        "Outputs": "3543",
        "Feedthrus": "10",
        "Total Z": "458626.92",
        "Norm Z": "248944.25",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.09",
        "svt": "156338.9",
        "lvtll": "204736.47",
        "lvt": "73584.4",
        "ulvtll": "22873.64",
        "ulvt": "1093.51",
        "ulvt %": "0.20%",
        "ulvtll %": "5.00%",
        "lvt %": "16.00%",
        "svt %": "34.10%",
        "lvtll %": "44.60%",
        "Clk": "2113.84",
        "Internal": "117.62",
        "Switching": "160",
        "Leakage": "4.04",
        "Total": "281.66",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "47.3",
        "Cumulative TPT (hrs)": "77.2",
        "Memory (MB)": "65165"
    },
    {
        "Partition": "smveboxpar2",
        "Label": "ww19def_exp4",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.053",
        "TNS": "-6.02",
        "Viols": "852",
        "MaxTrans Viols": "37",
        "MaxCap Viols": "25",
        "Net Length": "493048",
        "Net Count": "1161827",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.12%",
        "Horz %": "0.03%",
        "Vert %": "0.20%",
        "Cell Area": "280140.55",
        "Die Area Utilization %": "67.97%",
        "Design Utilization %": "74.51%",
        "Gatecount": "2925181",
        "All": "280140.55",
        "Stdcell": "89583.66",
        "Seq": "36140.26",
        "Buf/Inv": "5355.92",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.14%",
        "Clk Buf/Inv": "2.4",
        "Clk Gates": "748.99",
        "Combinational": "48087.47",
        "Pfet": "0",
        "Macro": "190556.9",
        "Mbit flop %": "98.01%",
        "Octa flop %": "81.65%",
        "Non-RP Octa flop %": "85.56%",
        "Datapath fubs count": "0",
        "Inputs": "4321",
        "Outputs": "3764",
        "Feedthrus": "372",
        "Total Z": "462325.51",
        "Norm Z": "261442.85",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.09",
        "svt": "162499.12",
        "lvtll": "190588.73",
        "lvt": "77951.29",
        "ulvtll": "31282.14",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "6.80%",
        "lvt %": "16.90%",
        "svt %": "35.10%",
        "lvtll %": "41.20%",
        "Clk": "",
        "Internal": "166.45",
        "Switching": "175.19",
        "Leakage": "6.37",
        "Total": "348.01",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "18.5",
        "Cumulative TPT (hrs)": "20",
        "Memory (MB)": "60469"
    },
    {
        "Partition": "smveboxpar2",
        "Label": "ww19def_exp12",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.066",
        "TNS": "-16.47",
        "Viols": "1245",
        "MaxTrans Viols": "1028",
        "MaxCap Viols": "15",
        "Net Length": "11585734",
        "Net Count": "1165237",
        "Short": "39",
        "NullShort": "0",
        "Real Short": "39",
        "Total DRCs": "355",
        "Both %": "5.27%",
        "Horz %": "4.31%",
        "Vert %": "6.23%",
        "Cell Area": "281256.46",
        "Die Area Utilization %": "68.81%",
        "Design Utilization %": "75.44%",
        "Gatecount": "2961618",
        "All": "281256.46",
        "Stdcell": "90699.56",
        "Seq": "36142.18",
        "Buf/Inv": "5659.55",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "2.40%",
        "Clk Buf/Inv": "2.4",
        "Clk Gates": "748.99",
        "Combinational": "48897.83",
        "Pfet": "0",
        "Macro": "190556.9",
        "Mbit flop %": "98.01%",
        "Octa flop %": "81.65%",
        "Non-RP Octa flop %": "85.56%",
        "Datapath fubs count": "",
        "Inputs": "4321",
        "Outputs": "3764",
        "Feedthrus": "372",
        "Total Z": "465989.07",
        "Norm Z": "256390.33",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.09",
        "svt": "172954.87",
        "lvtll": "190737.69",
        "lvt": "70861.2",
        "ulvtll": "31431.1",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "6.80%",
        "lvt %": "15.20%",
        "svt %": "37.10%",
        "lvtll %": "40.90%",
        "Clk": "",
        "Internal": "163.84",
        "Switching": "181.75",
        "Leakage": "6.32",
        "Total": "351.91",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "28.5",
        "Cumulative TPT (hrs)": "48.5",
        "Memory (MB)": "61768"
    },
    {
        "Partition": "smvvcpar1",
        "Label": "inter_345_tcon",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0027",
        "TNS": "-0.06",
        "Viols": "84",
        "MaxTrans Viols": "7",
        "MaxCap Viols": "7",
        "Net Length": "303576",
        "Net Count": "1435276",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.23%",
        "Horz %": "0.03%",
        "Vert %": "0.43%",
        "Cell Area": "111319.81",
        "Die Area Utilization %": "67.10%",
        "Design Utilization %": "67.98%",
        "Gatecount": "3337397",
        "All": "111319.81",
        "Stdcell": "102207.77",
        "Seq": "42100.89",
        "Buf/Inv": "4348.91",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.07%",
        "Clk Buf/Inv": "3.6",
        "Clk Gates": "704.61",
        "Combinational": "55757.96",
        "Pfet": "0",
        "Macro": "9112.05",
        "Mbit flop %": "98.90%",
        "Octa flop %": "80.00%",
        "Non-RP Octa flop %": "88.66%",
        "Datapath fubs count": "0",
        "Inputs": "3227",
        "Outputs": "3526",
        "Feedthrus": "5",
        "Total Z": "520499.88",
        "Norm Z": "238151.12",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "192470.19",
        "lvtll": "230069.74",
        "lvt": "84477.25",
        "ulvtll": "13478.48",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "2.60%",
        "lvt %": "16.20%",
        "svt %": "37.00%",
        "lvtll %": "44.20%",
        "Clk": "",
        "Internal": "135.28",
        "Switching": "168.61",
        "Leakage": "3.49",
        "Total": "307.38",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "16.7",
        "Cumulative TPT (hrs)": "18.7",
        "Memory (MB)": "63332"
    },
    {
        "Partition": "smvvcpar1",
        "Label": "inter_345_tcon",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0124",
        "TNS": "-0.84",
        "Viols": "598",
        "MaxTrans Viols": "643",
        "MaxCap Viols": "1",
        "Net Length": "9387430",
        "Net Count": "1440618",
        "Short": "7",
        "NullShort": "0",
        "Real Short": "7",
        "Total DRCs": "68",
        "Both %": "8.13%",
        "Horz %": "5.05%",
        "Vert %": "11.21%",
        "Cell Area": "112793.73",
        "Die Area Utilization %": "68.07%",
        "Design Utilization %": "68.96%",
        "Gatecount": "3385525",
        "All": "112793.73",
        "Stdcell": "103681.69",
        "Seq": "42099.75",
        "Buf/Inv": "5045.42",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.37%",
        "Clk Buf/Inv": "3.6",
        "Clk Gates": "704.61",
        "Combinational": "56536.53",
        "Pfet": "0",
        "Macro": "9112.05",
        "Mbit flop %": "98.90%",
        "Octa flop %": "80.00%",
        "Non-RP Octa flop %": "88.66%",
        "Datapath fubs count": "",
        "Inputs": "3227",
        "Outputs": "3526",
        "Feedthrus": "5",
        "Total Z": "527008.53",
        "Norm Z": "223694.69",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.07",
        "svt": "212205.73",
        "lvtll": "234804.88",
        "lvt": "67223.75",
        "ulvtll": "12769.96",
        "ulvt": "4.22",
        "ulvt %": "0.00%",
        "ulvtll %": "2.40%",
        "lvt %": "12.80%",
        "svt %": "40.30%",
        "lvtll %": "44.50%",
        "Clk": "",
        "Internal": "133.72",
        "Switching": "172.6",
        "Leakage": "3.39",
        "Total": "309.71",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "32.5",
        "Cumulative TPT (hrs)": "51.3",
        "Memory (MB)": "63242"
    },
    {
        "Partition": "smvvcpar1",
        "Label": "inter_345_tcon",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.08",
        "TNS": "-13",
        "Viols": "2683",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvvcpar1",
        "Label": "inter_345_tcon",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvvcpar2",
        "Label": "WW18p6_OFRTL_Recipes",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0455",
        "TNS": "-3.13",
        "Viols": "1299",
        "MaxTrans Viols": "27",
        "MaxCap Viols": "13",
        "Net Length": "525494",
        "Net Count": "1367665",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.19%",
        "Horz %": "0.05%",
        "Vert %": "0.33%",
        "Cell Area": "184829.79",
        "Die Area Utilization %": "64.73%",
        "Design Utilization %": "66.95%",
        "Gatecount": "3412129",
        "All": "184829.79",
        "Stdcell": "104496.44",
        "Seq": "45836.17",
        "Buf/Inv": "5850.99",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.36%",
        "Clk Buf/Inv": "1.95",
        "Clk Gates": "618.57",
        "Combinational": "52809.29",
        "Pfet": "0",
        "Macro": "80333.35",
        "Mbit flop %": "98.99%",
        "Octa flop %": "88.07%",
        "Non-RP Octa flop %": "93.32%",
        "Datapath fubs count": "0",
        "Inputs": "2205",
        "Outputs": "2580",
        "Feedthrus": "37",
        "Total Z": "530493.23",
        "Norm Z": "267273.13",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "155640.3",
        "lvtll": "264929.05",
        "lvt": "91101.67",
        "ulvtll": "18820.09",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "3.50%",
        "lvt %": "17.20%",
        "svt %": "29.30%",
        "lvtll %": "49.90%",
        "Clk": "",
        "Internal": "157.15",
        "Switching": "196.24",
        "Leakage": "4.67",
        "Total": "358.05",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "41.3",
        "Cumulative TPT (hrs)": "43.2",
        "Memory (MB)": "59384"
    },
    {
        "Partition": "smvvcpar2",
        "Label": "WW21p1_branch_shorts",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0482",
        "TNS": "-7.71",
        "Viols": "1871",
        "MaxTrans Viols": "595",
        "MaxCap Viols": "19",
        "Net Length": "12039118",
        "Net Count": "1378857",
        "Short": "41",
        "NullShort": "0",
        "Real Short": "41",
        "Total DRCs": "271",
        "Both %": "9.83%",
        "Horz %": "7.67%",
        "Vert %": "11.98%",
        "Cell Area": "186957.44",
        "Die Area Utilization %": "66.05%",
        "Design Utilization %": "68.31%",
        "Gatecount": "3481603",
        "All": "186957.44",
        "Stdcell": "106624.09",
        "Seq": "45836.82",
        "Buf/Inv": "7196.61",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "1.66%",
        "Clk Buf/Inv": "1.95",
        "Clk Gates": "618.57",
        "Combinational": "53590.67",
        "Pfet": "0",
        "Macro": "80333.35",
        "Mbit flop %": "98.99%",
        "Octa flop %": "88.07%",
        "Non-RP Octa flop %": "93.32%",
        "Datapath fubs count": "",
        "Inputs": "2205",
        "Outputs": "2580",
        "Feedthrus": "37",
        "Total Z": "540762.21",
        "Norm Z": "273943.36",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.08",
        "svt": "170643.45",
        "lvtll": "268418.81",
        "lvt": "76483.65",
        "ulvtll": "25214.2",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "4.70%",
        "lvt %": "14.10%",
        "svt %": "31.60%",
        "lvtll %": "49.60%",
        "Clk": "",
        "Internal": "157.31",
        "Switching": "204.37",
        "Leakage": "4.88",
        "Total": "366.56",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "66.2",
        "Cumulative TPT (hrs)": "109.4",
        "Memory (MB)": "86286"
    },
    {
        "Partition": "smvvcpar3",
        "Label": "sd1p0_ww14p6_ortl_dupf_no_rp_blkgs_ovr_ebb_ww19p2_hier_km_ww19p5_inter_fix_ptgp",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0079",
        "TNS": "-0.22",
        "Viols": "125",
        "MaxTrans Viols": "8",
        "MaxCap Viols": "9",
        "Net Length": "4530",
        "Net Count": "1097520",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.22%",
        "Horz %": "0.01%",
        "Vert %": "0.44%",
        "Cell Area": "127173.17",
        "Die Area Utilization %": "71.66%",
        "Design Utilization %": "73.74%",
        "Gatecount": "2940339",
        "All": "127173.17",
        "Stdcell": "90047.88",
        "Seq": "47668.31",
        "Buf/Inv": "2966.97",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-1.60%",
        "Clk Buf/Inv": "1.65",
        "Clk Gates": "890.28",
        "Combinational": "39412.6",
        "Pfet": "0",
        "Macro": "37125.29",
        "Mbit flop %": "99.10%",
        "Octa flop %": "82.21%",
        "Non-RP Octa flop %": "82.21%",
        "Datapath fubs count": "0",
        "Inputs": "1180",
        "Outputs": "735",
        "Feedthrus": "0",
        "Total Z": "455278.94",
        "Norm Z": "186590.38",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "148663.95",
        "lvtll": "252543.47",
        "lvt": "46027.53",
        "ulvtll": "8041.88",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "1.80%",
        "lvt %": "10.10%",
        "svt %": "32.70%",
        "lvtll %": "55.50%",
        "Clk": "",
        "Internal": "137.66",
        "Switching": "149.27",
        "Leakage": "3.15",
        "Total": "290.08",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "18.7",
        "Cumulative TPT (hrs)": "20",
        "Memory (MB)": "58728"
    },
    {
        "Partition": "smvvcpar3",
        "Label": "sd1p0_ww14p6_ortl_dupf_no_rp_blkgs_ovr_ebb_ww19p2_hier_km_ww19p5_inter_fix_ptgp",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0081",
        "TNS": "-0.31",
        "Viols": "247",
        "MaxTrans Viols": "355",
        "MaxCap Viols": "2",
        "Net Length": "9084161",
        "Net Count": "1102250",
        "Short": "64",
        "NullShort": "0",
        "Real Short": "64",
        "Total DRCs": "452",
        "Both %": "8.23%",
        "Horz %": "4.43%",
        "Vert %": "12.03%",
        "Cell Area": "127966.03",
        "Die Area Utilization %": "72.30%",
        "Design Utilization %": "74.39%",
        "Gatecount": "2966228",
        "All": "127966.03",
        "Stdcell": "90840.74",
        "Seq": "47668.26",
        "Buf/Inv": "3401.83",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-0.73%",
        "Clk Buf/Inv": "1.65",
        "Clk Gates": "890.28",
        "Combinational": "39770.65",
        "Pfet": "0",
        "Macro": "37125.29",
        "Mbit flop %": "99.10%",
        "Octa flop %": "82.21%",
        "Non-RP Octa flop %": "82.21%",
        "Datapath fubs count": "",
        "Inputs": "1180",
        "Outputs": "735",
        "Feedthrus": "0",
        "Total Z": "458141.23",
        "Norm Z": "174056.33",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "165139.09",
        "lvtll": "252503.62",
        "lvt": "33255.2",
        "ulvtll": "7241.22",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "1.60%",
        "lvt %": "7.30%",
        "svt %": "36.00%",
        "lvtll %": "55.10%",
        "Clk": "",
        "Internal": "136.82",
        "Switching": "158.4",
        "Leakage": "3.09",
        "Total": "298.31",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "29.4",
        "Cumulative TPT (hrs)": "49.4",
        "Memory (MB)": "60120"
    },
    {
        "Partition": "smvvcpar3",
        "Label": "sd1p0_ww14p6_ortl_dupf_no_rp_blkgs_ovr_ebb_ww19p2_hier_km_ww19p5_inter_fix_ptgp",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.03",
        "TNS": "-24",
        "Viols": "3413",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvvcpar3",
        "Label": "sd1p0_ww14p6_ortl_dupf_no_rp_blkgs_ovr_ebb_ww19p2_hier_km_ww19p5_inter_fix_ptgp",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "0",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvvcpar4",
        "Label": "run4",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0386",
        "TNS": "-9.88",
        "Viols": "1480",
        "MaxTrans Viols": "24",
        "MaxCap Viols": "21",
        "Net Length": "157114",
        "Net Count": "892766",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.21%",
        "Horz %": "0.06%",
        "Vert %": "0.36%",
        "Cell Area": "94138.01",
        "Die Area Utilization %": "43.78%",
        "Design Utilization %": "44.66%",
        "Gatecount": "2164301",
        "All": "94138.01",
        "Stdcell": "66281.72",
        "Seq": "16088.81",
        "Buf/Inv": "5227.54",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.37%",
        "Clk Buf/Inv": "1.42",
        "Clk Gates": "227.14",
        "Combinational": "44965.37",
        "Pfet": "0",
        "Macro": "27856.29",
        "Mbit flop %": "99.36%",
        "Octa flop %": "87.42%",
        "Non-RP Octa flop %": "89.70%",
        "Datapath fubs count": "0",
        "Inputs": "2202",
        "Outputs": "1770",
        "Feedthrus": "4",
        "Total Z": "339184.27",
        "Norm Z": "221959.63",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.1",
        "svt": "111360.78",
        "lvtll": "99940.86",
        "lvt": "105633.78",
        "ulvtll": "22246.74",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "6.60%",
        "lvt %": "31.10%",
        "svt %": "32.80%",
        "lvtll %": "29.50%",
        "Clk": "",
        "Internal": "83.38",
        "Switching": "202.98",
        "Leakage": "3.29",
        "Total": "289.65",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "24.6",
        "Cumulative TPT (hrs)": "25.8",
        "Memory (MB)": "52852"
    },
    {
        "Partition": "smvvcpar4",
        "Label": "run4_br",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.1146",
        "TNS": "-140.14",
        "Viols": "6514",
        "MaxTrans Viols": "683",
        "MaxCap Viols": "30",
        "Net Length": "13854788",
        "Net Count": "915134",
        "Short": "1603",
        "NullShort": "0",
        "Real Short": "1603",
        "Total DRCs": "11895",
        "Both %": "35.59%",
        "Horz %": "35.67%",
        "Vert %": "35.50%",
        "Cell Area": "97670.22",
        "Die Area Utilization %": "46.11%",
        "Design Utilization %": "47.04%",
        "Gatecount": "2279638",
        "All": "97670.22",
        "Stdcell": "69813.93",
        "Seq": "16087.82",
        "Buf/Inv": "7734.19",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "5.71%",
        "Clk Buf/Inv": "1.42",
        "Clk Gates": "227.14",
        "Combinational": "45991.91",
        "Pfet": "0",
        "Macro": "27856.29",
        "Mbit flop %": "99.36%",
        "Octa flop %": "87.42%",
        "Non-RP Octa flop %": "89.70%",
        "Datapath fubs count": "",
        "Inputs": "2202",
        "Outputs": "1770",
        "Feedthrus": "4",
        "Total Z": "357980.8",
        "Norm Z": "216285.69",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.09",
        "svt": "137848.61",
        "lvtll": "106134.47",
        "lvt": "90684.32",
        "ulvtll": "23311.28",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "6.50%",
        "lvt %": "25.30%",
        "svt %": "38.50%",
        "lvtll %": "29.60%",
        "Clk": "",
        "Internal": "86.28",
        "Switching": "217.03",
        "Leakage": "3.49",
        "Total": "306.8",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "165.1",
        "Cumulative TPT (hrs)": "190.9",
        "Memory (MB)": "104545"
    },
    {
        "Partition": "smvvcpar4",
        "Label": "run4_br",
        "Step": "10_pre_cts",
        "Dst": "700_pv",
        "WNS": "-0.08",
        "TNS": "-156",
        "Viols": "7623",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvvcpar4",
        "Label": "run4_br",
        "Step": "10_pre_cts",
        "Dst": "710_caliber_preroute",
        "WNS": "",
        "TNS": "",
        "Viols": "",
        "MaxTrans Viols": "",
        "MaxCap Viols": "",
        "Net Length": "",
        "Net Count": "",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "",
        "Horz %": "",
        "Vert %": "",
        "Cell Area": "",
        "Die Area Utilization %": "",
        "Design Utilization %": "",
        "Gatecount": "",
        "All": "",
        "Stdcell": "",
        "Seq": "",
        "Buf/Inv": "",
        "Hold Buf/Inv": "",
        "Unclocked Seqs": "",
        "Stdcell Growth %": "",
        "Clk Buf/Inv": "",
        "Clk Gates": "",
        "Combinational": "",
        "Pfet": "",
        "Macro": "",
        "Mbit flop %": "",
        "Octa flop %": "",
        "Non-RP Octa flop %": "",
        "Datapath fubs count": "",
        "Inputs": "",
        "Outputs": "",
        "Feedthrus": "",
        "Total Z": "",
        "Norm Z": "",
        "Avg Z": "",
        "Avg Norm Z": "",
        "svt": "",
        "lvtll": "",
        "lvt": "",
        "ulvtll": "",
        "ulvt": "",
        "ulvt %": "",
        "ulvtll %": "",
        "lvt %": "",
        "svt %": "",
        "lvtll %": "",
        "Clk": "",
        "Internal": "",
        "Switching": "",
        "Leakage": "",
        "Total": "",
        "5_2": "0",
        "5_16": "0",
        "5_20": "0",
        "7_2": "0",
        "10_6": "",
        "Task TPT (hrs)": "",
        "Cumulative TPT (hrs)": "",
        "Memory (MB)": ""
    },
    {
        "Partition": "smvvcpar4",
        "Label": "run4_br",
        "Step": "30_cts",
        "Dst": "030_postcts_opt_fc",
        "WNS": "-0.0392",
        "TNS": "-1.28",
        "Viols": "608",
        "MaxTrans Viols": "126",
        "MaxCap Viols": "22",
        "Net Length": "266599",
        "Net Count": "900000",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.25%",
        "Horz %": "0.12%",
        "Vert %": "0.39%",
        "Cell Area": "94329.61",
        "Die Area Utilization %": "43.91%",
        "Design Utilization %": "44.79%",
        "Gatecount": "2170557",
        "All": "94329.61",
        "Stdcell": "66473.32",
        "Seq": "16088.81",
        "Buf/Inv": "5556.08",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.66%",
        "Clk Buf/Inv": "72.88",
        "Clk Gates": "234.46",
        "Combinational": "44828.43",
        "Pfet": "0",
        "Macro": "27856.29",
        "Mbit flop %": "99.36%",
        "Octa flop %": "87.42%",
        "Non-RP Octa flop %": "89.70%",
        "Datapath fubs count": "",
        "Inputs": "2202",
        "Outputs": "1770",
        "Feedthrus": "4",
        "Total Z": "339980.52",
        "Norm Z": "202003.41",
        "Avg Z": "0.16",
        "Avg Norm Z": "0.09",
        "svt": "134385.31",
        "lvtll": "100977.38",
        "lvt": "82673.48",
        "ulvtll": "21942.24",
        "ulvt": "2.11",
        "ulvt %": "0.00%",
        "ulvtll %": "6.50%",
        "lvt %": "24.30%",
        "svt %": "39.50%",
        "lvtll %": "29.70%",
        "Clk": "",
        "Internal": "83.29",
        "Switching": "206.18",
        "Leakage": "3.16",
        "Total": "292.63",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "8.7",
        "Cumulative TPT (hrs)": "37.8",
        "Memory (MB)": "46675"
    },
    {
        "Partition": "sqbankgt",
        "Label": "congestionefforthigh",
        "Step": "10_pre_cts",
        "Dst": "020_prects_opt",
        "WNS": "-0.0003",
        "TNS": "0",
        "Viols": "2",
        "MaxTrans Viols": "37",
        "MaxCap Viols": "14",
        "Net Length": "8195829",
        "Net Count": "917622",
        "Short": "",
        "NullShort": "",
        "Real Short": "",
        "Total DRCs": "",
        "Both %": "0.96%",
        "Horz %": "0.72%",
        "Vert %": "1.19%",
        "Cell Area": "77253.04",
        "Die Area Utilization %": "69.60%",
        "Design Utilization %": "70.39%",
        "Gatecount": "2522548",
        "All": "77253.04",
        "Stdcell": "77253.04",
        "Seq": "42336.13",
        "Buf/Inv": "3143.3",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "-1.41%",
        "Clk Buf/Inv": "7.42",
        "Clk Gates": "829.85",
        "Combinational": "31773.61",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "97.68%",
        "Octa flop %": "83.23%",
        "Non-RP Octa flop %": "83.23%",
        "Datapath fubs count": "0",
        "Inputs": "6755",
        "Outputs": "7487",
        "Feedthrus": "2895",
        "Total Z": "386026.45",
        "Norm Z": "143428.08",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "142863.89",
        "lvtll": "219875.35",
        "lvt": "16059.9",
        "ulvtll": "6892.14",
        "ulvt": "335.17",
        "ulvt %": "0.10%",
        "ulvtll %": "1.80%",
        "lvt %": "4.20%",
        "svt %": "37.00%",
        "lvtll %": "57.00%",
        "Clk": "",
        "Internal": "107.37",
        "Switching": "142.55",
        "Leakage": "2.11",
        "Total": "252.03",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "20.8",
        "Cumulative TPT (hrs)": "22.3",
        "Memory (MB)": "59757"
    },
    {
        "Partition": "sqbankgt",
        "Label": "congestionefforthigh",
        "Step": "10_pre_cts",
        "Dst": "510_trial_route_opt",
        "WNS": "-0.0115",
        "TNS": "-0.14",
        "Viols": "48",
        "MaxTrans Viols": "1997",
        "MaxCap Viols": "16",
        "Net Length": "9251475",
        "Net Count": "925455",
        "Short": "2",
        "NullShort": "0",
        "Real Short": "2",
        "Total DRCs": "26916",
        "Both %": "15.78%",
        "Horz %": "9.46%",
        "Vert %": "22.10%",
        "Cell Area": "78678.7",
        "Die Area Utilization %": "70.88%",
        "Design Utilization %": "71.69%",
        "Gatecount": "2569100",
        "All": "78678.7",
        "Stdcell": "78678.7",
        "Seq": "42335.47",
        "Buf/Inv": "3767.76",
        "Hold Buf/Inv": "0",
        "Unclocked Seqs": "0",
        "Stdcell Growth %": "0.41%",
        "Clk Buf/Inv": "7.42",
        "Clk Gates": "829.85",
        "Combinational": "32575.47",
        "Pfet": "0",
        "Macro": "0",
        "Mbit flop %": "97.68%",
        "Octa flop %": "83.23%",
        "Non-RP Octa flop %": "83.23%",
        "Datapath fubs count": "",
        "Inputs": "6755",
        "Outputs": "7487",
        "Feedthrus": "2895",
        "Total Z": "393757.91",
        "Norm Z": "144323.9",
        "Avg Z": "0.15",
        "Avg Norm Z": "0.06",
        "svt": "150849.94",
        "lvtll": "219445.38",
        "lvt": "16412.72",
        "ulvtll": "6714.69",
        "ulvt": "335.17",
        "ulvt %": "0.10%",
        "ulvtll %": "1.70%",
        "lvt %": "4.20%",
        "svt %": "38.30%",
        "lvtll %": "55.70%",
        "Clk": "",
        "Internal": "107.59",
        "Switching": "148.91",
        "Leakage": "2.15",
        "Total": "258.64",
        "5_2": "",
        "5_16": "",
        "5_20": "",
        "7_2": "",
        "10_6": "",
        "Task TPT (hrs)": "45",
        "Cumulative TPT (hrs)": "67.3",
        "Memory (MB)": "59566"
    }
]