Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb  6 21:58:47 2023
| Host         : DESKTOP-44UUPSP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.668        0.000                      0                   59        0.100        0.000                      0                   59        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.668        0.000                      0                   59        0.100        0.000                      0                   59        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/d0/Q_reg/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.890ns (28.983%)  route 2.181ns (71.017%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.624     5.175    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  cl/db/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518     5.693 f  cl/db/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.833     6.527    cl/db/u1/counter_reg[18]
    SLICE_X65Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.651 f  cl/db/u1/Q_i_5/O
                         net (fo=1, routed)           0.264     6.915    cl/db/u1/Q_i_5_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.124     7.039 r  cl/db/u1/Q_i_2__0/O
                         net (fo=4, routed)           0.760     7.799    cl/db/u1/Q_i_2__0_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  cl/db/u1/Q_i_1/O
                         net (fo=1, routed)           0.323     8.246    cl/db/d0/o_slow_clk
    SLICE_X62Y50         FDRE                                         r  cl/db/d0/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     9.878    cl/db/d0/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  cl/db/d0/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.273    10.151    
                         clock uncertainty           -0.035    10.116    
    SLICE_X62Y50         FDRE (Setup_fdre_C_CE)      -0.202     9.914    cl/db/d0/Q_reg
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -8.246    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/d1/Q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.890ns (28.381%)  route 2.246ns (71.619%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.641     5.193    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  cl/db/u1/counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.528    cl/db/u1/counter_reg[0]
    SLICE_X65Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.652 r  cl/db/u1/Q_i_4/O
                         net (fo=3, routed)           0.843     7.496    cl/db/u1/Q_i_4_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.620 r  cl/db/u1/Q_i_2/O
                         net (fo=2, routed)           0.585     8.205    cl/db/u1/Q_i_2_n_0
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.124     8.329 r  cl/db/u1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     8.329    cl/db/d1/Q_reg_1
    SLICE_X63Y50         FDRE                                         r  cl/db/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     9.878    cl/db/d1/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cl/db/d1/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    10.058    
                         clock uncertainty           -0.035    10.023    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.032    10.055    cl/db/d1/Q_reg
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/d2/Q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.884ns (28.244%)  route 2.246ns (71.756%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.641     5.193    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.518     5.711 f  cl/db/u1/counter_reg[0]/Q
                         net (fo=2, routed)           0.817     6.528    cl/db/u1/counter_reg[0]
    SLICE_X65Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.652 r  cl/db/u1/Q_i_4/O
                         net (fo=3, routed)           0.843     7.496    cl/db/u1/Q_i_4_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.620 r  cl/db/u1/Q_i_2/O
                         net (fo=2, routed)           0.585     8.205    cl/db/u1/Q_i_2_n_0
    SLICE_X63Y50         LUT4 (Prop_lut4_I2_O)        0.118     8.323 r  cl/db/u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     8.323    cl/db/d2/Q_reg_0
    SLICE_X63Y50         FDRE                                         r  cl/db/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     9.878    cl/db/d2/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cl/db/d2/Q_reg/C  (IS_INVERTED)
                         clock pessimism              0.180    10.058    
                         clock uncertainty           -0.035    10.023    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.078    10.101    cl/db/d2/Q_reg
  -------------------------------------------------------------------
                         required time                         10.101    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 cl/db/d2/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/r_btn_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.312ns  (logic 0.721ns (54.957%)  route 0.591ns (45.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625    10.176    cl/db/d2/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cl/db/d2/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.422    10.598 f  cl/db/d2/Q_reg/Q
                         net (fo=3, routed)           0.591    11.189    cl/db/d1/Q2
    SLICE_X63Y51         LUT2 (Prop_lut2_I1_O)        0.299    11.488 r  cl/db/d1/r_btn_1_i_1/O
                         net (fo=1, routed)           0.000    11.488    cl/btn_debounced
    SLICE_X63Y51         FDRE                                         r  cl/r_btn_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.878    cl/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  cl/r_btn_1_reg/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.029    15.145    cl/r_btn_1_reg
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 cl/db/d2/Q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/r_led_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.338ns  (logic 0.747ns (55.833%)  route 0.591ns (44.167%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625    10.176    cl/db/d2/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  cl/db/d2/Q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.422    10.598 r  cl/db/d2/Q_reg/Q
                         net (fo=3, routed)           0.591    11.189    cl/db/d1/Q2
    SLICE_X63Y51         LUT4 (Prop_lut4_I1_O)        0.325    11.514 r  cl/db/d1/r_led_1_i_1/O
                         net (fo=1, routed)           0.000    11.514    cl/db_n_0
    SLICE_X63Y51         FDRE                                         r  cl/r_led_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507    14.878    cl/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  cl/r_led_1_reg/C
                         clock pessimism              0.273    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.075    15.191    cl/r_led_1_reg
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.890ns (19.730%)  route 3.621ns (80.270%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.176    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cl/db/u1/counter_reg[5]/Q
                         net (fo=3, routed)           1.008     6.702    cl/db/u1/counter_reg[5]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  cl/db/u1/counter[0]_i_5/O
                         net (fo=2, routed)           0.582     7.409    cl/db/u1/counter[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.533 f  cl/db/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.808     8.341    cl/db/u1/counter[0]_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  cl/db/u1/counter[0]_i_1/O
                         net (fo=27, routed)          1.222     9.687    cl/db/u1/clear
    SLICE_X64Y55         FDRE                                         r  cl/db/u1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.877    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  cl/db/u1/counter_reg[24]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    cl/db/u1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.890ns (19.730%)  route 3.621ns (80.270%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.176    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cl/db/u1/counter_reg[5]/Q
                         net (fo=3, routed)           1.008     6.702    cl/db/u1/counter_reg[5]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  cl/db/u1/counter[0]_i_5/O
                         net (fo=2, routed)           0.582     7.409    cl/db/u1/counter[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.533 f  cl/db/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.808     8.341    cl/db/u1/counter[0]_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  cl/db/u1/counter[0]_i_1/O
                         net (fo=27, routed)          1.222     9.687    cl/db/u1/clear
    SLICE_X64Y55         FDRE                                         r  cl/db/u1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.877    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  cl/db/u1/counter_reg[25]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    cl/db/u1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.890ns (19.730%)  route 3.621ns (80.270%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.176    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cl/db/u1/counter_reg[5]/Q
                         net (fo=3, routed)           1.008     6.702    cl/db/u1/counter_reg[5]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  cl/db/u1/counter[0]_i_5/O
                         net (fo=2, routed)           0.582     7.409    cl/db/u1/counter[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.533 f  cl/db/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.808     8.341    cl/db/u1/counter[0]_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  cl/db/u1/counter[0]_i_1/O
                         net (fo=27, routed)          1.222     9.687    cl/db/u1/clear
    SLICE_X64Y55         FDRE                                         r  cl/db/u1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.877    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  cl/db/u1/counter_reg[26]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y55         FDRE (Setup_fdre_C_R)       -0.524    14.591    cl/db/u1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.890ns (20.355%)  route 3.482ns (79.645%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.176    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cl/db/u1/counter_reg[5]/Q
                         net (fo=3, routed)           1.008     6.702    cl/db/u1/counter_reg[5]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  cl/db/u1/counter[0]_i_5/O
                         net (fo=2, routed)           0.582     7.409    cl/db/u1/counter[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.533 f  cl/db/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.808     8.341    cl/db/u1/counter[0]_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  cl/db/u1/counter[0]_i_1/O
                         net (fo=27, routed)          1.084     9.549    cl/db/u1/clear
    SLICE_X64Y54         FDRE                                         r  cl/db/u1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.877    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cl/db/u1/counter_reg[20]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.591    cl/db/u1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 cl/db/u1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 0.890ns (20.355%)  route 3.482ns (79.645%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.176    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.518     5.694 r  cl/db/u1/counter_reg[5]/Q
                         net (fo=3, routed)           1.008     6.702    cl/db/u1/counter_reg[5]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.124     6.826 r  cl/db/u1/counter[0]_i_5/O
                         net (fo=2, routed)           0.582     7.409    cl/db/u1/counter[0]_i_5_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.533 f  cl/db/u1/counter[0]_i_3/O
                         net (fo=1, routed)           0.808     8.341    cl/db/u1/counter[0]_i_3_n_0
    SLICE_X65Y52         LUT6 (Prop_lut6_I1_O)        0.124     8.465 r  cl/db/u1/counter[0]_i_1/O
                         net (fo=27, routed)          1.084     9.549    cl/db/u1/clear
    SLICE_X64Y54         FDRE                                         r  cl/db/u1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.506    14.877    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cl/db/u1/counter_reg[21]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X64Y54         FDRE (Setup_fdre_C_R)       -0.524    14.591    cl/db/u1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  5.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.011 r  cl/db/u1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.011    cl/db/u1/counter_reg[4]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[4]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.024 r  cl/db/u1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    cl/db/u1/counter_reg[4]_i_1_n_5
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[6]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.047 r  cl/db/u1/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.047    cl/db/u1/counter_reg[4]_i_1_n_6
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[5]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.049 r  cl/db/u1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    cl/db/u1/counter_reg[4]_i_1_n_4
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  cl/db/u1/counter_reg[7]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  cl/db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cl/db/u1/counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  cl/db/u1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    cl/db/u1/counter_reg[8]_i_1_n_7
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  cl/db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cl/db/u1/counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  cl/db/u1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    cl/db/u1/counter_reg[8]_i_1_n_5
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  cl/db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cl/db/u1/counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.087 r  cl/db/u1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.087    cl/db/u1/counter_reg[8]_i_1_n_6
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  cl/db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cl/db/u1/counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.089 r  cl/db/u1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    cl/db/u1/counter_reg[8]_i_1_n_4
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  cl/db/u1/counter_reg[11]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.453ns (78.214%)  route 0.126ns (21.786%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  cl/db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cl/db/u1/counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  cl/db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    cl/db/u1/counter_reg[8]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.091 r  cl/db/u1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    cl/db/u1/counter_reg[12]_i_1_n_7
    SLICE_X64Y52         FDRE                                         r  cl/db/u1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  cl/db/u1/counter_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 cl/db/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cl/db/u1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.466ns (78.693%)  route 0.126ns (21.307%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.598     1.511    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  cl/db/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  cl/db/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.801    cl/db/u1/counter_reg[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  cl/db/u1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.958    cl/db/u1/counter_reg[0]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.998 r  cl/db/u1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    cl/db/u1/counter_reg[4]_i_1_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  cl/db/u1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    cl/db/u1/counter_reg[8]_i_1_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.104 r  cl/db/u1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    cl/db/u1/counter_reg[12]_i_1_n_5
    SLICE_X64Y52         FDRE                                         r  cl/db/u1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     2.021    cl/db/u1/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  cl/db/u1/counter_reg[14]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.134     1.910    cl/db/u1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51    cl/r_btn_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y51    cl/r_led_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y50    cl/db/d0/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    cl/db/d1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50    cl/db/d2/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y49    cl/db/u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51    cl/db/u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y51    cl/db/u1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y52    cl/db/u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_btn_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_btn_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_led_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_led_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50    cl/db/d0/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50    cl/db/d0/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d1/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d2/Q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d2/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_btn_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_btn_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_led_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y51    cl/r_led_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50    cl/db/d0/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y50    cl/db/d0/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d1/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d2/Q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y50    cl/db/d2/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cl/r_led_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 4.119ns (71.066%)  route 1.677ns (28.934%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.625     5.176    cl/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  cl/r_led_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.419     5.595 r  cl/r_led_1_reg/Q
                         net (fo=2, routed)           1.677     7.273    led_1_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.700    10.973 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.973    led_1
    H5                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cl/r_led_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.408ns (80.408%)  route 0.343ns (19.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.592     1.505    cl/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  cl/r_led_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.128     1.633 r  cl/r_led_1_reg/Q
                         net (fo=2, routed)           0.343     1.977    led_1_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.280     3.257 r  led_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.257    led_1
    H5                                                                r  led_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            cl/db/d0/Q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.705ns  (logic 1.467ns (21.877%)  route 5.238ns (78.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 9.878 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  btn_1_IBUF_inst/O
                         net (fo=1, routed)           5.238     6.705    cl/db/d0/i_btn
    SLICE_X62Y50         FDRE                                         r  cl/db/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.507     9.878    cl/db/d0/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  cl/db/d0/Q_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_1
                            (input port)
  Destination:            cl/db/d0/Q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.616ns  (logic 0.235ns (8.976%)  route 2.381ns (91.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns = ( 7.021 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  btn_1 (IN)
                         net (fo=0)                   0.000     0.000    btn_1
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btn_1_IBUF_inst/O
                         net (fo=1, routed)           2.381     2.616    cl/db/d0/i_btn
    SLICE_X62Y50         FDRE                                         r  cl/db/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.863     7.021    cl/db/d0/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  cl/db/d0/Q_reg/C  (IS_INVERTED)





