/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [17:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [14:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [13:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire [12:0] celloutsig_0_59z;
  wire [48:0] celloutsig_0_5z;
  wire celloutsig_0_73z;
  wire [9:0] celloutsig_0_74z;
  reg [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_2z[0] ? celloutsig_1_17z : celloutsig_1_14z);
  assign celloutsig_0_0z = ~(in_data[5] | in_data[18]);
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[8] | celloutsig_1_0z[1]) & (celloutsig_1_0z[6] | in_data[115]));
  assign celloutsig_1_8z = ~((celloutsig_1_0z[4] | celloutsig_1_0z[1]) & (celloutsig_1_5z[6] | in_data[187]));
  assign celloutsig_1_12z = ~((celloutsig_1_6z[5] | in_data[96]) & (celloutsig_1_4z[16] | celloutsig_1_11z[9]));
  assign celloutsig_1_14z = ~((celloutsig_1_4z[1] | celloutsig_1_0z[5]) & (celloutsig_1_3z | celloutsig_1_4z[3]));
  assign celloutsig_0_17z = ~((celloutsig_0_2z[1] | celloutsig_0_13z) & (celloutsig_0_16z | celloutsig_0_10z[15]));
  assign celloutsig_0_8z = celloutsig_0_0z | ~(celloutsig_0_5z[38]);
  assign celloutsig_0_19z = celloutsig_0_2z[11] | ~(1'h1);
  assign celloutsig_0_31z = celloutsig_0_26z[13] | ~(celloutsig_0_30z[1]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[1] ^ in_data[136]);
  assign celloutsig_1_11z = celloutsig_1_6z[15:5] & in_data[155:145];
  assign celloutsig_0_29z = { celloutsig_0_14z[2:1], celloutsig_0_25z } & celloutsig_0_12z[17:15];
  assign celloutsig_0_47z = { celloutsig_0_26z[13:2], celloutsig_0_38z, celloutsig_0_1z } / { 1'h1, celloutsig_0_29z[1:0], celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_23z };
  assign celloutsig_1_15z = in_data[185:176] / { 1'h1, celloutsig_1_5z[7:1], celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_0_30z = celloutsig_0_7z[8:2] / { 1'h1, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_74z = { celloutsig_0_35z[5:2], celloutsig_0_21z, celloutsig_0_17z } / { 1'h1, celloutsig_0_47z[12:4] };
  assign celloutsig_0_13z = celloutsig_0_2z[12:6] >= { celloutsig_0_12z[9:7], celloutsig_0_9z };
  assign celloutsig_0_3z = ! in_data[89:69];
  assign celloutsig_0_18z = { celloutsig_0_5z[48:4], celloutsig_0_8z, celloutsig_0_3z } < celloutsig_0_5z[46:0];
  assign celloutsig_1_16z = { celloutsig_1_15z[6:5], celloutsig_1_15z, celloutsig_1_7z } * celloutsig_1_0z[13:1];
  assign celloutsig_1_5z[8:1] = celloutsig_1_4z[11] ? celloutsig_1_4z[9:2] : { celloutsig_1_4z[8:5], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_3z ? celloutsig_1_4z[16:1] : { in_data[140:131], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_38z = { celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_13z } !== celloutsig_0_23z[3:0];
  assign celloutsig_1_17z = & { celloutsig_1_12z, celloutsig_1_8z, in_data[191:183] };
  assign celloutsig_0_43z = | { celloutsig_0_31z, celloutsig_0_5z[21:14], celloutsig_0_3z, in_data[90:75] };
  assign celloutsig_1_7z = | { celloutsig_1_2z, celloutsig_1_0z[2:1] };
  assign celloutsig_0_73z = ~^ { celloutsig_0_59z[12:11], celloutsig_0_18z };
  assign celloutsig_0_25z = ~^ celloutsig_0_24z[5:2];
  assign celloutsig_0_35z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_30z } >> { celloutsig_0_14z[2:0], celloutsig_0_24z };
  assign celloutsig_0_4z = in_data[12:10] >> { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = { celloutsig_0_7z[6:5], celloutsig_0_0z, celloutsig_0_3z } >> { celloutsig_0_2z[3:1], celloutsig_0_1z };
  assign celloutsig_0_21z = { celloutsig_0_5z[2:0], celloutsig_0_16z, celloutsig_0_17z } >> celloutsig_0_12z[5:1];
  assign celloutsig_0_24z = { in_data[19:12], celloutsig_0_3z, celloutsig_0_4z } >> { in_data[57:47], 1'h1 };
  assign celloutsig_0_59z = { celloutsig_0_10z[15:8], celloutsig_0_25z, celloutsig_0_52z[3:2], celloutsig_0_2z[3], celloutsig_0_52z[0] } <<< { celloutsig_0_35z[12:4], celloutsig_0_42z };
  assign celloutsig_0_12z = { celloutsig_0_5z[19:5], celloutsig_0_4z } <<< celloutsig_0_10z[17:0];
  assign celloutsig_1_0z = in_data[168:155] ~^ in_data[132:119];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z } ~^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_16z[12:6], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_18z } ~^ celloutsig_1_11z[9:0];
  assign celloutsig_0_10z = { celloutsig_0_9z[1:0], celloutsig_0_9z, celloutsig_0_2z } ~^ { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_5z = { in_data[39:6], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z } ^ { in_data[84:42], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_12z[6:2] ^ celloutsig_0_5z[24:20];
  assign celloutsig_0_15z = { celloutsig_0_12z[12:11], celloutsig_0_3z } ^ celloutsig_0_14z[3:1];
  assign celloutsig_0_2z = { in_data[90:79], celloutsig_0_1z } ^ { in_data[28:18], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_10z[5:4], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_13z } ^ celloutsig_0_12z[5:1];
  assign celloutsig_0_26z = { in_data[84:77], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_23z } ^ { in_data[73:66], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_16z = ~((celloutsig_0_14z[0] & celloutsig_0_5z[31]) | celloutsig_0_9z[0]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_42z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_42z = celloutsig_0_10z[13:10];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_7z = { celloutsig_0_2z[8:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_2z = in_data[124:122];
  assign celloutsig_0_32z = ~((celloutsig_0_31z & celloutsig_0_22z[3]) | (celloutsig_0_19z & celloutsig_0_7z[5]));
  assign { celloutsig_0_22z[5:2], celloutsig_0_22z[0] } = { celloutsig_0_12z[13:10], celloutsig_0_12z[8] } ^ { celloutsig_0_12z[7:5], celloutsig_0_16z, celloutsig_0_16z };
  assign { celloutsig_0_52z[2], celloutsig_0_52z[3], celloutsig_0_52z[0] } = { celloutsig_0_43z, celloutsig_0_8z, celloutsig_0_8z } ~^ { celloutsig_0_2z[4], celloutsig_0_2z[5], celloutsig_0_2z[2] };
  assign celloutsig_0_52z[1] = celloutsig_0_2z[3];
  assign celloutsig_1_5z[0] = celloutsig_1_3z;
  assign { out_data[128], out_data[105:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
