-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_val1 : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_fu_30_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln73_fu_38_p1 : STD_LOGIC_VECTOR (8 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_fu_38_p1));
    tmp_fu_30_p3 <= (data_val1 & ap_const_lv2_0);
    zext_ln73_fu_38_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_30_p3),9));
end behav;
