
AVRASM ver. 2.1.30  D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm Thu Jan 03 15:48:37 2019

D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1070): warning: Register r4 already defined by the .DEF directive
D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1071): warning: Register r7 already defined by the .DEF directive
D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1072): warning: Register r6 already defined by the .DEF directive
D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1073): warning: Register r9 already defined by the .DEF directive
D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1074): warning: Register r8 already defined by the .DEF directive
D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1075): warning: Register r11 already defined by the .DEF directive
D:\A_W\AVR_Prj\Mega8_lcd01\tempprj01\List\tempprj01.asm(1076): warning: Register r10 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.3 Standard
                 ;(C) Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8
                 ;Program type             : Application
                 ;Clock frequency          : 16,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;Global 'const' stored in FLASH     : No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions         : On
                 ;Smart register allocation          : On
                 ;Automatic register allocation      : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _Tcount=R4
                 	.DEF _adc_data=R7
                 	.DEF _Fled=R6
                 	.DEF _Foldled=R9
                 	.DEF __lcd_x=R8
                 	.DEF __lcd_y=R11
                 	.DEF __lcd_maxx=R10
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01d      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 c043      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e c052      	RJMP _adc_isr
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _0x8:
000013 0000
000014 0000
000015 0000      	.DB  0x0,0x0,0x0,0x0,0x0,0x0
                 _0x2000003:
000016 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000017 0006      	.DW  0x06
000018 0004      	.DW  0x04
000019 0026      	.DW  _0x8*2
                 
00001a 0002      	.DW  0x02
00001b 0160      	.DW  __base_y_G100
00001c 002c      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00001d 0000      	.DW  0
                 
                 __RESET:
00001e 94f8      	CLI
00001f 27ee      	CLR  R30
000020 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000021 e0f1      	LDI  R31,1
000022 bffb      	OUT  GICR,R31
000023 bfeb      	OUT  GICR,R30
000024 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000025 e1f8      	LDI  R31,0x18
000026 bdf1      	OUT  WDTCR,R31
000027 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000028 e08d      	LDI  R24,(14-2)+1
000029 e0a2      	LDI  R26,2
00002a 27bb      	CLR  R27
                 __CLEAR_REG:
00002b 93ed      	ST   X+,R30
00002c 958a      	DEC  R24
00002d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002f e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000030 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000031 93ed      	ST   X+,R30
000032 9701      	SBIW R24,1
000033 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000034 e2ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000035 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000036 9185      	LPM  R24,Z+
000037 9195      	LPM  R25,Z+
000038 9700      	SBIW R24,0
000039 f061      	BREQ __GLOBAL_INI_END
00003a 91a5      	LPM  R26,Z+
00003b 91b5      	LPM  R27,Z+
00003c 9005      	LPM  R0,Z+
00003d 9015      	LPM  R1,Z+
00003e 01bf      	MOVW R22,R30
00003f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000040 9005      	LPM  R0,Z+
000041 920d      	ST   X+,R0
000042 9701      	SBIW R24,1
000043 f7e1      	BRNE __GLOBAL_INI_LOOP
000044 01fb      	MOVW R30,R22
000045 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000046 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000047 bfed      	OUT  SPL,R30
000048 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000049 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00004a e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00004b e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00004c c016      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.3 Standard
                 ;Automatic Program Generator
                 ;© Copyright 1998-2011 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 02.01.2019
                 ;Author  : PerTic@n
                 ;Company : If You Like This Software,Buy It
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#define Tstep 1000
                 ;
                 ;int Tcount = 0;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0023 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
00004d 93ea      	ST   -Y,R30
00004e 93fa      	ST   -Y,R31
00004f b7ef      	IN   R30,SREG
000050 93ea      	ST   -Y,R30
                 ; 0000 0024 // Reinitialize Timer 0 value
                 ; 0000 0025 TCNT0=0x06;
000051 e0e6      	LDI  R30,LOW(6)
000052 bfe2      	OUT  0x32,R30
                 ; 0000 0026 // Place your code here
                 ; 0000 0027 Tcount+=Tcount;
000053 0c44      	LSL  R4
000054 1c55      	ROL  R5
                 ; 0000 0028 if (Tcount == Tstep) {
000055 eee8      	LDI  R30,LOW(1000)
000056 e0f3      	LDI  R31,HIGH(1000)
000057 15e4      	CP   R30,R4
000058 05f5      	CPC  R31,R5
000059 f411      	BRNE _0x3
                 ; 0000 0029 Tcount = 0;                // обнуление для 1 секунды шага
00005a 2444      	CLR  R4
00005b 2455      	CLR  R5
                 ; 0000 002A };
                 _0x3:
                 ; 0000 002B 
                 ; 0000 002C }
00005c 91e9      	LD   R30,Y+
00005d bfef      	OUT  SREG,R30
00005e 91f9      	LD   R31,Y+
00005f 91e9      	LD   R30,Y+
000060 9518      	RETI
                 ;
                 ;unsigned char adc_data;
                 ;#define ADC_VREF_TYPE 0x60
                 ;
                 ;// ADC interrupt service routine
                 ;interrupt [ADC_INT] void adc_isr(void)
                 ; 0000 0033 {
                 _adc_isr:
                 ; 0000 0034 // Read the 8 most significant bits
                 ; 0000 0035 // of the AD conversion result
                 ; 0000 0036 adc_data=ADCH;
000061 b075      	IN   R7,5
                 ; 0000 0037 }
000062 9518      	RETI
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;// with noise canceling
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 003D {
                 ; 0000 003E ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
                 ; 0000 003F // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0040 delay_us(10);
                 ; 0000 0041 #asm
                 ; 0000 0042     in   r30,mcucr
                 ; 0000 0043     cbr  r30,__sm_mask
                 ; 0000 0044     sbr  r30,__se_bit | __sm_adc_noise_red
                 ; 0000 0045     out  mcucr,r30
                 ; 0000 0046     sleep
                 ; 0000 0047     cbr  r30,__se_bit
                 ; 0000 0048     out  mcucr,r30
                 ; 0000 0049 #endasm
                 ; 0000 004A return adc_data;
                 ; 0000 004B }
                 ;
                 ;// Declare your global variables here
                 ;char Fled = 0; // флаг для свтда
                 ;char Foldled = 0; // флаг для свтда
                 ;
                 ;void main(void)
                 ; 0000 0052 {
                 _main:
                 ; 0000 0053 // Declare your local variables here
                 ; 0000 0054 
                 ; 0000 0055 // Input/Output Ports initialization
                 ; 0000 0056 // Port B initialization
                 ; 0000 0057 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=Out Func0=Out
                 ; 0000 0058 // State7=T State6=T State5=T State4=T State3=T State2=P State1=0 State0=0
                 ; 0000 0059 // Func7=In Func6=In Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=Out
                 ; 0000 005A // State7=T State6=T State5=0 State4=T State3=T State2=P State1=0 State0=0
                 ; 0000 005B PORTB=0x04;
000063 e0e4      	LDI  R30,LOW(4)
000064 bbe8      	OUT  0x18,R30
                 ; 0000 005C DDRB=0x43;//DDRB=0x03;
000065 e4e3      	LDI  R30,LOW(67)
000066 bbe7      	OUT  0x17,R30
                 ; 0000 005D 
                 ; 0000 005E // Port C initialization
                 ; 0000 005F // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0060 // State6=P State5=P State4=P State3=P State2=P State1=P State0=T
                 ; 0000 0061 PORTC=0x7E;
000067 e7ee      	LDI  R30,LOW(126)
000068 bbe5      	OUT  0x15,R30
                 ; 0000 0062 DDRC=0x00;
000069 e0e0      	LDI  R30,LOW(0)
00006a bbe4      	OUT  0x14,R30
                 ; 0000 0063 
                 ; 0000 0064 // Port D initialization
                 ; 0000 0065 // Func7=Out Func6=Out Func5=Out Func4=Out Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0066 // State7=0 State6=0 State5=0 State4=0 State3=P State2=P State1=P State0=P
                 ; 0000 0067 PORTD=0x0F;
00006b e0ef      	LDI  R30,LOW(15)
00006c bbe2      	OUT  0x12,R30
                 ; 0000 0068 DDRD=0xF0;
00006d efe0      	LDI  R30,LOW(240)
00006e bbe1      	OUT  0x11,R30
                 ; 0000 0069 
                 ; 0000 006A // Timer/Counter 0 initialization
                 ; 0000 006B // Clock source: System Clock
                 ; 0000 006C // Clock value: 250,000 kHz
                 ; 0000 006D TCCR0=0x03;
00006f e0e3      	LDI  R30,LOW(3)
000070 bfe3      	OUT  0x33,R30
                 ; 0000 006E TCNT0=0x06;
000071 e0e6      	LDI  R30,LOW(6)
000072 bfe2      	OUT  0x32,R30
                 ; 0000 006F 
                 ; 0000 0070 // Timer/Counter 1 initialization
                 ; 0000 0071 // Clock source: System Clock
                 ; 0000 0072 // Clock value: Timer1 Stopped
                 ; 0000 0073 // Mode: Normal top=0xFFFF
                 ; 0000 0074 // OC1A output: Discon.
                 ; 0000 0075 // OC1B output: Discon.
                 ; 0000 0076 // Noise Canceler: Off
                 ; 0000 0077 // Input Capture on Falling Edge
                 ; 0000 0078 // Timer1 Overflow Interrupt: Off
                 ; 0000 0079 // Input Capture Interrupt: Off
                 ; 0000 007A // Compare A Match Interrupt: Off
                 ; 0000 007B // Compare B Match Interrupt: Off
                 ; 0000 007C TCCR1A=0x00;
000073 e0e0      	LDI  R30,LOW(0)
000074 bdef      	OUT  0x2F,R30
                 ; 0000 007D TCCR1B=0x00;
000075 bdee      	OUT  0x2E,R30
                 ; 0000 007E TCNT1H=0x00;
000076 bded      	OUT  0x2D,R30
                 ; 0000 007F TCNT1L=0x00;
000077 bdec      	OUT  0x2C,R30
                 ; 0000 0080 ICR1H=0x00;
000078 bde7      	OUT  0x27,R30
                 ; 0000 0081 ICR1L=0x00;
000079 bde6      	OUT  0x26,R30
                 ; 0000 0082 OCR1AH=0x00;
00007a bdeb      	OUT  0x2B,R30
                 ; 0000 0083 OCR1AL=0x00;
00007b bdea      	OUT  0x2A,R30
                 ; 0000 0084 OCR1BH=0x00;
00007c bde9      	OUT  0x29,R30
                 ; 0000 0085 OCR1BL=0x00;
00007d bde8      	OUT  0x28,R30
                 ; 0000 0086 
                 ; 0000 0087 // Timer/Counter 2 initialization
                 ; 0000 0088 // Clock source: System Clock
                 ; 0000 0089 // Clock value: Timer2 Stopped
                 ; 0000 008A // Mode: Normal top=0xFF
                 ; 0000 008B // OC2 output: Disconnected
                 ; 0000 008C ASSR=0x00;
00007e bde2      	OUT  0x22,R30
                 ; 0000 008D TCCR2=0x00;
00007f bde5      	OUT  0x25,R30
                 ; 0000 008E TCNT2=0x00;
000080 bde4      	OUT  0x24,R30
                 ; 0000 008F OCR2=0x00;
000081 bde3      	OUT  0x23,R30
                 ; 0000 0090 
                 ; 0000 0091 // External Interrupt(s) initialization
                 ; 0000 0092 // INT0: Off
                 ; 0000 0093 // INT1: Off
                 ; 0000 0094 MCUCR=0x00;
000082 bfe5      	OUT  0x35,R30
                 ; 0000 0095 
                 ; 0000 0096 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0097 TIMSK=0x01;
000083 e0e1      	LDI  R30,LOW(1)
000084 bfe9      	OUT  0x39,R30
                 ; 0000 0098 
                 ; 0000 0099 // USART initialization
                 ; 0000 009A // USART disabled
                 ; 0000 009B UCSRB=0x00;
000085 e0e0      	LDI  R30,LOW(0)
000086 b9ea      	OUT  0xA,R30
                 ; 0000 009C 
                 ; 0000 009D // Analog Comparator initialization
                 ; 0000 009E // Analog Comparator: Off
                 ; 0000 009F // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00A0 ACSR=0x80;
000087 e8e0      	LDI  R30,LOW(128)
000088 b9e8      	OUT  0x8,R30
                 ; 0000 00A1 SFIOR=0x00;
000089 e0e0      	LDI  R30,LOW(0)
00008a bfe0      	OUT  0x30,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // ADC initialization
                 ; 0000 00A4 // ADC Clock frequency: 125,000 kHz
                 ; 0000 00A5 // ADC Voltage Reference: AVCC pin
                 ; 0000 00A6 // Only the 8 most significant bits of
                 ; 0000 00A7 // the AD conversion result are used
                 ; 0000 00A8 ADMUX=ADC_VREF_TYPE & 0xff;
00008b e6e0      	LDI  R30,LOW(96)
00008c b9e7      	OUT  0x7,R30
                 ; 0000 00A9 ADCSRA=0x8F;
00008d e8ef      	LDI  R30,LOW(143)
00008e b9e6      	OUT  0x6,R30
                 ; 0000 00AA 
                 ; 0000 00AB // SPI initialization
                 ; 0000 00AC // SPI disabled
                 ; 0000 00AD SPCR=0x00;
00008f e0e0      	LDI  R30,LOW(0)
000090 b9ed      	OUT  0xD,R30
                 ; 0000 00AE 
                 ; 0000 00AF // TWI initialization
                 ; 0000 00B0 // TWI disabled
                 ; 0000 00B1 TWCR=0x00;
000091 bfe6      	OUT  0x36,R30
                 ; 0000 00B2 
                 ; 0000 00B3 // Alphanumeric LCD initialization
                 ; 0000 00B4 // Connections are specified in the
                 ; 0000 00B5 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00B6 // RS - PORTB Bit 0
                 ; 0000 00B7 // RD - PORTB Bit 3
                 ; 0000 00B8 // EN - PORTB Bit 1
                 ; 0000 00B9 // D4 - PORTD Bit 4
                 ; 0000 00BA // D5 - PORTD Bit 5
                 ; 0000 00BB // D6 - PORTD Bit 6
                 ; 0000 00BC // D7 - PORTD Bit 7
                 ; 0000 00BD // Characters/line: 16
                 ; 0000 00BE lcd_init(16);
000092 e1a0      	LDI  R26,LOW(16)
000093 d02e      	RCALL _lcd_init
                 ; 0000 00BF 
                 ; 0000 00C0 // Global enable interrupts
                 ; 0000 00C1 #asm("sei")
000094 9478      	sei
                 ; 0000 00C2 
                 ; 0000 00C3 while (1)
                 _0x4:
                 ; 0000 00C4       {
                 ; 0000 00C5       // Place your code here
                 ; 0000 00C6 
                 ; 0000 00C7 
                 ; 0000 00C8       }
000095 cfff      	RJMP _0x4
                 ; 0000 00C9 }
                 _0x7:
000096 cfff      	RJMP _0x7
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
000097 93aa      	ST   -Y,R26
000098 b3e2      	IN   R30,0x12
000099 70ef      	ANDI R30,LOW(0xF)
00009a 2fae      	MOV  R26,R30
00009b 81e8      	LD   R30,Y
00009c 7fe0      	ANDI R30,LOW(0xF0)
00009d 2bea      	OR   R30,R26
00009e bbe2      	OUT  0x12,R30
                +
00009f e08b     +LDI R24 , LOW ( 11 )
                +__DELAY_USB_LOOP :
0000a0 958a     +DEC R24
0000a1 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 11
0000a2 9ac1      	SBI  0x18,1
                +
0000a3 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000a4 958a     +DEC R24
0000a5 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0000a6 98c1      	CBI  0x18,1
                +
0000a7 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
0000a8 958a     +DEC R24
0000a9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
0000aa c03f      	RJMP _0x2020001
                 __lcd_write_data:
0000ab 93aa      	ST   -Y,R26
0000ac 81a8      	LD   R26,Y
0000ad dfe9      	RCALL __lcd_write_nibble_G100
0000ae 81e8          ld    r30,y
0000af 95e2          swap  r30
0000b0 83e8          st    y,r30
0000b1 81a8      	LD   R26,Y
0000b2 dfe4      	RCALL __lcd_write_nibble_G100
                +
0000b3 ec88     +LDI R24 , LOW ( 200 )
0000b4 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
0000b5 9701     +SBIW R24 , 1
0000b6 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
0000b7 c032      	RJMP _0x2020001
                 _lcd_clear:
0000b8 e0a2      	LDI  R26,LOW(2)
0000b9 d032      	RCALL SUBOPT_0x0
0000ba e0ac      	LDI  R26,LOW(12)
0000bb dfef      	RCALL __lcd_write_data
0000bc e0a1      	LDI  R26,LOW(1)
0000bd d02e      	RCALL SUBOPT_0x0
0000be e0e0      	LDI  R30,LOW(0)
0000bf 2ebe      	MOV  R11,R30
0000c0 2e8e      	MOV  R8,R30
0000c1 9508      	RET
                 _lcd_init:
0000c2 93aa      	ST   -Y,R26
0000c3 b3e1      	IN   R30,0x11
0000c4 6fe0      	ORI  R30,LOW(0xF0)
0000c5 bbe1      	OUT  0x11,R30
0000c6 9ab9      	SBI  0x17,1
0000c7 9ab8      	SBI  0x17,0
0000c8 9abb      	SBI  0x17,3
0000c9 98c1      	CBI  0x18,1
0000ca 98c0      	CBI  0x18,0
0000cb 98c3      	CBI  0x18,3
0000cc 80a8      	LDD  R10,Y+0
0000cd 81e8      	LD   R30,Y
0000ce 58e0      	SUBI R30,-LOW(128)
                +
0000cf 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0000d1 81e8      	LD   R30,Y
0000d2 54e0      	SUBI R30,-LOW(192)
                +
0000d3 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0000d5 e1a4      	LDI  R26,LOW(20)
0000d6 e0b0      	LDI  R27,0
0000d7 d01f      	RCALL _delay_ms
0000d8 d017      	RCALL SUBOPT_0x1
0000d9 d016      	RCALL SUBOPT_0x1
0000da d015      	RCALL SUBOPT_0x1
0000db e2a0      	LDI  R26,LOW(32)
0000dc dfba      	RCALL __lcd_write_nibble_G100
                +
0000dd e980     +LDI R24 , LOW ( 400 )
0000de e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
0000df 9701     +SBIW R24 , 1
0000e0 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
0000e1 e2a8      	LDI  R26,LOW(40)
0000e2 dfc8      	RCALL __lcd_write_data
0000e3 e0a4      	LDI  R26,LOW(4)
0000e4 dfc6      	RCALL __lcd_write_data
0000e5 e8a5      	LDI  R26,LOW(133)
0000e6 dfc4      	RCALL __lcd_write_data
0000e7 e0a6      	LDI  R26,LOW(6)
0000e8 dfc2      	RCALL __lcd_write_data
0000e9 dfce      	RCALL _lcd_clear
                 _0x2020001:
0000ea 9621      	ADIW R28,1
0000eb 9508      	RET
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
0000ec dfbe      	RCALL __lcd_write_data
0000ed e0a3      	LDI  R26,LOW(3)
0000ee e0b0      	LDI  R27,0
0000ef c007      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x1:
0000f0 e3a0      	LDI  R26,LOW(48)
0000f1 dfa5      	RCALL __lcd_write_nibble_G100
                +
0000f2 e980     +LDI R24 , LOW ( 400 )
0000f3 e091     +LDI R25 , HIGH ( 400 )
                +__DELAY_USW_LOOP :
0000f4 9701     +SBIW R24 , 1
0000f5 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 400
0000f6 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0000f7 9610      	adiw r26,0
0000f8 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0000f9 ea80     +LDI R24 , LOW ( 0xFA0 )
0000fa e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
0000fb 9701     +SBIW R24 , 1
0000fc f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
0000fd 95a8      	wdr
0000fe 9711      	sbiw r26,1
0000ff f7c9      	brne __delay_ms0
                 __delay_ms1:
000100 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   3 r5 :   3 r6 :   0 r7 :   1 
r8 :   1 r9 :   0 r10:   1 r11:   1 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  21 r25:   6 r26:  24 r27:   4 r28:   2 r29:   1 r30:  94 r31:   9 
x  :   3 y  :  17 z  :   7 
Registers used: 20 out of 35 (57.1%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   2 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  12 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   4 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   4 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 
cpc   :   1 cpi   :   0 cpse  :   0 dec   :   4 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   4 
inc   :   0 ld    :   9 ldd   :   1 ldi   :  58 lds   :   0 lpm   :   7 
lsl   :   1 lsr   :   0 mov   :   3 movw  :   3 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   1 ori   :   1 out   :  43 
pop   :   0 push  :   0 rcall :  18 ret   :   4 reti  :   2 rjmp  :  26 
rol   :   1 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   4 sbic  :   0 
sbis  :   0 sbiw  :   8 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  10 std   :   0 
sts   :   2 sub   :   0 subi  :   2 swap  :   1 tst   :   0 wdr   :   1 

Instructions used: 34 out of 114 (29.8%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000202    492     22    514    8192   6.3%
[.dseg] 0x000060 0x000164      0      4      4    1119   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 7 warnings
