INFO: [HLS 200-2005] Using work_dir /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=RNG.cpp' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=RNG.h' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=RNG_tb.cpp' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=RNG' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/hls_config.cfg(5)
INFO: [SIM 211-200] Executing Code Analyzer instead of classic HLS C simulation
INFO: [HLS 211-200] Compiling source code RNG.cpp as hardware code with instrumentation
INFO: [HLS 211-200] Compiling source code /home/minh/Documents/UTU-Doctorate/control_theory/NMPC_GP/RNG/RNG_tb.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Compiling source code RNG.cpp as test bench code with instrumentation
INFO: [HLS 211-200] Linking hardware code
INFO: [HLS 211-200] Transforming hardware bitcode
INFO: [HLS 211-200] Linking executable
INFO: [HLS 211-200] Computing HLS IR Information
INFO: [HLS 211-200] Determining source code dependencies
INFO: [SIM 211-200] Running executable
Pseudo random generated with HLS: 7.82637e-06
INFO: [SIM 211-200] Analyzing trace data
INFO: [SIM 211-208] Running Code Analyzer
[Logic Model - Warning] Operation FMOD is missing from the model
[Logic Model - Warning] Operation FMOD (IBW: 64, OBW: 64, Constantness: RHS_CONST) is missing from the model
INFO: [SIM 211-210] Code Analyzer finished
INFO: [HLS 200-112] Total CPU user time: 5.16 seconds. Total CPU system time: 0.88 seconds. Total elapsed time: 6.44 seconds; peak allocated memory: 325.160 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 10s
