Release 12.1 - xst M.53d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mcb3_lpddr_wrapper_xst.prj"
Verilog Include Directory          : {"C:\Xilinx\ALBERTO\AMPLIACION_PLB_v2\ficheros_p1\pr_1\pcores\" "C:\Xilinx\12.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc6slx9csg324-2
Output File Name                   : "../implementation/mcb3_lpddr_wrapper.ngc"

---- Source Options
Top Module Name                    : mcb3_lpddr_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/mcb3_lpddr_wrapper}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_init_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_init_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_dm_iob_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_dm_iob_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_dq_iob_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_dq_iob_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_io_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_io_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_ctl_io_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_ctl_io_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_write_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_write_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/phy_top_sdram.v" into library mpmc_v6_00_a
Parsing module <phy_top_sdram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mib_pim.v" into library mpmc_v6_00_a
Parsing module <mib_pim>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_pd.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_pd>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_pd_top.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_pd_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_dly_ctrl.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_dly_ctrl>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_rdclk_gen.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_rdclk_gen>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_circ_buffer.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_circ_buffer>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_rddata_sync.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_rddata_sync>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_rdctrl_sync.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_rdctrl_sync>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_read.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_read>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_rdlvl.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_rdlvl>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_write.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_write>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_wrlvl.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_wrlvl>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_init.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_init>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_rd_bitslip.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_rd_bitslip>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_dq_iob.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_dq_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_dm_iob.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_dm_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_dqs_iob.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_dqs_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_data_io.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_data_io>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_ck_iob.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_ck_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_clock_io.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_clock_io>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_control_io.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_control_io>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_ocb_mon_top.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_ocb_mon_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_ocb_mon.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_ocb_mon>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v6_ddrx_top.v" into library mpmc_v6_00_a
Parsing module <v6_ddrx_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/round_robin_arb.v" into library mpmc_v6_00_a
Parsing module <round_robin_arb>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_common.v" into library mpmc_v6_00_a
Parsing module <rank_common>.
WARNING:HDLCompiler:224 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_common.v" Line 96: Assignment to input size
WARNING:HDLCompiler:224 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_common.v" Line 98: Assignment to input size
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_cntrl.v" into library mpmc_v6_00_a
Parsing module <rank_cntrl>.
WARNING:HDLCompiler:224 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_cntrl.v" Line 111: Assignment to input size
WARNING:HDLCompiler:224 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_cntrl.v" Line 113: Assignment to input size
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/rank_mach.v" into library mpmc_v6_00_a
Parsing module <rank_mach>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/port_encoder.v" into library mpmc_v6_00_a
Parsing module <port_encoder>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ctrl_logic.v" into library mpmc_v6_00_a
Parsing module <mpmc_ctrl_logic>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/static_phy_srl_delay.v" into library mpmc_v6_00_a
Parsing module <static_phy_srl_delay>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/static_phy_read.v" into library mpmc_v6_00_a
Parsing module <static_phy_read>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/static_phy_write.v" into library mpmc_v6_00_a
Parsing module <static_phy_write>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/static_phy_control.v" into library mpmc_v6_00_a
Parsing module <static_phy_control>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/static_phy_iobs.v" into library mpmc_v6_00_a
Parsing module <static_phy_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/static_phy_top.v" into library mpmc_v6_00_a
Parsing module <static_phy_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/dpram.v" into library mpmc_v6_00_a
Parsing module <dpram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/srl16e_fifo.v" into library mpmc_v6_00_a
Parsing module <srl16e_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/srl16e_fifo_protect.v" into library mpmc_v6_00_a
Parsing module <srl16e_fifo_protect>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/fifo_pipeline.v" into library mpmc_v6_00_a
Parsing module <fifo_pipeline>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_sample_cycle.v" into library mpmc_v6_00_a
Parsing module <mpmc_sample_cycle>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_pm_arbiter.v" into library mpmc_v6_00_a
Parsing module <mpmc_pm_arbiter>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_pm_timer.v" into library mpmc_v6_00_a
Parsing module <mpmc_pm_timer>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_pm.v" into library mpmc_v6_00_a
Parsing module <mpmc_pm>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_npi2pm_rd.v" into library mpmc_v6_00_a
Parsing module <mpmc_npi2pm_rd>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_npi2pm_wr.v" into library mpmc_v6_00_a
Parsing module <mpmc_npi2pm_wr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_pm_npi_if.v" into library mpmc_v6_00_a
Parsing module <mpmc_pm_npi_if>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_rdcntr.v" into library mpmc_v6_00_a
Parsing module <mpmc_rdcntr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/pop_generator.v" into library mpmc_v6_00_a
Parsing module <pop_generator>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/xcl_addr.v" into library mpmc_v6_00_a
Parsing module <xcl_addr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/xcl_read_data.v" into library mpmc_v6_00_a
Parsing module <xcl_read_data>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/xcl_write_data.v" into library mpmc_v6_00_a
Parsing module <xcl_write_data>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_xcl_if.v" into library mpmc_v6_00_a
Parsing module <mpmc_xcl_if>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/dualxcl_access_data_path.v" into library mpmc_v6_00_a
Parsing module <dualxcl_access_data_path>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/dualxcl_access.v" into library mpmc_v6_00_a
Parsing module <dualxcl_access>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/dualxcl_fsm.v" into library mpmc_v6_00_a
Parsing module <dualxcl_fsm>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/dualxcl_read.v" into library mpmc_v6_00_a
Parsing module <dualxcl_read>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/dualxcl.v" into library mpmc_v6_00_a
Parsing module <dualxcl>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/DDR_MEMC_FIFO_32_RdCntr.v" into library mpmc_v6_00_a
Parsing module <DDR_MEMC_FIFO_32_RdCntr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo_gen_fifoaddr.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo_gen_fifoaddr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo_gen_input_pipeline.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo_gen_input_pipeline>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo_gen_output_pipeline.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo_gen_output_pipeline>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo_gen_push_tmp.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo_gen_push_tmp>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo_nto1_mux.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo_nto1_mux>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo_nto1_ormux.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo_nto1_ormux>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_fifo.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ramb16_sx_sx.v" into library mpmc_v6_00_a
Parsing module <mpmc_ramb16_sx_sx>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_bram_fifo.v" into library mpmc_v6_00_a
Parsing module <mpmc_bram_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_read_fifo.v" into library mpmc_v6_00_a
Parsing module <mpmc_read_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_write_fifo.v" into library mpmc_v6_00_a
Parsing module <mpmc_write_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_data_path.v" into library mpmc_v6_00_a
Parsing module <mpmc_data_path>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_addr_path.v" into library mpmc_v6_00_a
Parsing module <mpmc_addr_path>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/fifo_32_rdcntr.v" into library mpmc_v6_00_a
Parsing module <fifo_32_rdcntr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/fifo_4.v" into library mpmc_v6_00_a
Parsing module <fifo_4>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/fifo_1.v" into library mpmc_v6_00_a
Parsing module <fifo_1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ctrl_path_fifo.v" into library mpmc_v6_00_a
Parsing module <mpmc_ctrl_path_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_req_pending_muxes.v" into library mpmc_v6_00_a
Parsing module <arb_req_pending_muxes>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/high_priority_select.v" into library mpmc_v6_00_a
Parsing module <high_priority_select>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_pattern_type_fifo.v" into library mpmc_v6_00_a
Parsing module <arb_pattern_type_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_pattern_type_muxes.v" into library mpmc_v6_00_a
Parsing module <arb_pattern_type_muxes>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_acknowledge.v" into library mpmc_v6_00_a
Parsing module <arb_acknowledge>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_bram_addr.v" into library mpmc_v6_00_a
Parsing module <arb_bram_addr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_pattern_start.v" into library mpmc_v6_00_a
Parsing module <arb_pattern_start>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_which_port.v" into library mpmc_v6_00_a
Parsing module <arb_which_port>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arb_pattern_type.v" into library mpmc_v6_00_a
Parsing module <arb_pattern_type>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/arbiter.v" into library mpmc_v6_00_a
Parsing module <arbiter>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_srl_delay.v" into library mpmc_v6_00_a
Parsing module <mpmc_srl_delay>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/ctrl_path.v" into library mpmc_v6_00_a
Parsing module <ctrl_path>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ctrl_path.v" into library mpmc_v6_00_a
Parsing module <mpmc_ctrl_path>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_controller_iobs.v" into library mpmc_v6_00_a
Parsing module <v4_phy_controller_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_data_path_iobs.v" into library mpmc_v6_00_a
Parsing module <v4_phy_data_path_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_data_tap_inc.v" into library mpmc_v6_00_a
Parsing module <v4_phy_data_tap_inc>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_dm_iob.v" into library mpmc_v6_00_a
Parsing module <v4_phy_dm_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_dq_iob.v" into library mpmc_v6_00_a
Parsing module <v4_phy_dq_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_dqs_iob.v" into library mpmc_v6_00_a
Parsing module <v4_phy_dqs_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_infrastructure_iobs.v" into library mpmc_v6_00_a
Parsing module <v4_phy_infrastructure_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_init_ddr1.v" into library mpmc_v6_00_a
Parsing module <v4_phy_init_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_init_ddr2.v" into library mpmc_v6_00_a
Parsing module <v4_phy_init_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_iobs.v" into library mpmc_v6_00_a
Parsing module <v4_phy_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_pattern_compare8.v" into library mpmc_v6_00_a
Parsing module <v4_phy_pattern_compare8>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_tap_ctrl.v" into library mpmc_v6_00_a
Parsing module <v4_phy_tap_ctrl>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_tap_logic.v" into library mpmc_v6_00_a
Parsing module <v4_phy_tap_logic>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_top.v" into library mpmc_v6_00_a
Parsing module <v4_phy_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v4_phy_write.v" into library mpmc_v6_00_a
Parsing module <v4_phy_write>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_calib_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_calib_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_dm_iob_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_dm_iob_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_dq_iob_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_dq_iob_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_dqs_iob_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_dqs_iob_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_io_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_io_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_ctl_io_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_ctl_io_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_write_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_write_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_init_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_init_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_top_ddr1.v" into library mpmc_v6_00_a
Parsing module <v5_phy_top_ddr1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_calib_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_calib_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_dm_iob_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_dm_iob_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_dq_iob_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_dq_iob_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_dqs_iob_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_dqs_iob_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_io_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_io_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_ctl_io_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_ctl_io_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_write_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_write_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_init_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_init_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/v5_phy_top_ddr2.v" into library mpmc_v6_00_a
Parsing module <v5_phy_top_ddr2>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_rd_data_ram.v" into library mpmc_v6_00_a
Parsing module <s3_rd_data_ram>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_cal_ctl.v" into library mpmc_v6_00_a
Parsing module <s3_cal_ctl>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_cal_top.v" into library mpmc_v6_00_a
Parsing module <s3_cal_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_controller_iobs.v" into library mpmc_v6_00_a
Parsing module <s3_controller_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_data_path.v" into library mpmc_v6_00_a
Parsing module <s3_data_path>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_data_path_iobs.v" into library mpmc_v6_00_a
Parsing module <s3_data_path_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_data_read_controller.v" into library mpmc_v6_00_a
Parsing module <s3_data_read_controller>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_data_read.v" into library mpmc_v6_00_a
Parsing module <s3_data_read>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_dm_iobs.v" into library mpmc_v6_00_a
Parsing module <s3_dm_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_dq_iob.v" into library mpmc_v6_00_a
Parsing module <s3_dq_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_dqs_delay.v" into library mpmc_v6_00_a
Parsing module <s3_dqs_delay>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_dqs_div.v" into library mpmc_v6_00_a
Parsing module <s3_dqs_div>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_dqs_iob.v" into library mpmc_v6_00_a
Parsing module <s3_dqs_iob>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_fifo_0_wr_en.v" into library mpmc_v6_00_a
Parsing module <s3_fifo_0_wr_en>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_fifo_1_wr_en.v" into library mpmc_v6_00_a
Parsing module <s3_fifo_1_wr_en>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_gray_cntr.v" into library mpmc_v6_00_a
Parsing module <s3_gray_cntr>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_infrastructure.v" into library mpmc_v6_00_a
Parsing module <s3_infrastructure>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_infrastructure_iobs.v" into library mpmc_v6_00_a
Parsing module <s3_infrastructure_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_iobs.v" into library mpmc_v6_00_a
Parsing module <s3_iobs>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_phy_init.v" into library mpmc_v6_00_a
Parsing module <s3_phy_init>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_phy_top.v" into library mpmc_v6_00_a
Parsing module <s3_phy_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_phy_write.v" into library mpmc_v6_00_a
Parsing module <s3_phy_write>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_rd_data_ram0.v" into library mpmc_v6_00_a
Parsing module <s3_rd_data_ram0>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_rd_data_ram1.v" into library mpmc_v6_00_a
Parsing module <s3_rd_data_ram1>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s3_tap_dly.v" into library mpmc_v6_00_a
Parsing module <s3_tap_dly>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_raw_wrapper.v" into library mpmc_v6_00_a
Parsing module <mcb_raw_wrapper>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/iodrp_controller.v" into library mpmc_v6_00_a
Parsing module <iodrp_controller>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/iodrp_mcb_controller.v" into library mpmc_v6_00_a
Parsing module <iodrp_mcb_controller>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_soft_calibration_top.v" into library mpmc_v6_00_a
Parsing module <mcb_soft_calibration_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_soft_calibration.v" into library mpmc_v6_00_a
Parsing module <mcb_soft_calibration>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" into library mpmc_v6_00_a
Parsing module <s6_phy_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_npi2mcb.v" into library mpmc_v6_00_a
Parsing module <mpmc_npi2mcb>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/bram_fifo_32bit.v" into library mpmc_v6_00_a
Parsing module <bram_fifo_32bit>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_rmw_fifo.v" into library mpmc_v6_00_a
Parsing module <mpmc_rmw_fifo>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ecc_control.v" into library mpmc_v6_00_a
Parsing module <mpmc_ecc_control>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ecc_encode.v" into library mpmc_v6_00_a
Parsing module <mpmc_ecc_encode>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_ecc_decode.v" into library mpmc_v6_00_a
Parsing module <mpmc_ecc_decode>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/ecc_top.v" into library mpmc_v6_00_a
Parsing module <ecc_top>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_realign_bytes.v" into library mpmc_v6_00_a
Parsing module <mpmc_realign_bytes>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_debug_ctrl_reg.v" into library mpmc_v6_00_a
Parsing module <mpmc_debug_ctrl_reg>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_core.v" into library mpmc_v6_00_a
Parsing module <mpmc_core>.
Parsing Verilog file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" into library mpmc_v6_00_a
Parsing module <mpmc>.
Parsing Verilog file "C:\Xilinx\ALBERTO\AMPLIACION_PLB_v2\ficheros_p1\pr_1\hdl\mcb3_lpddr_wrapper.v" into library work
Parsing module <mcb3_lpddr_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
WARNING:HDLCompiler:443 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 206: Function get_rloc_name does not always return a value.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family.vhd" into library proc_common_v3_00_a
Parsing package <family>.
Parsing package body <family>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/coregen_comp_defs.vhd" into library proc_common_v3_00_a
Parsing package <coregen_comp_defs>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" into library proc_common_v3_00_a
Parsing package <Common_Types>.
Parsing package body <Common_Types>.
WARNING:HDLCompiler:443 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/common_types_pkg.vhd" Line 206: Function get_rloc_name does not always return a value.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/conv_funs_pkg.vhd" into library proc_common_v3_00_a
Parsing package <conv_funs_pkg>.
Parsing package body <conv_funs_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/async_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <async_fifo_fg>.
Parsing architecture <implementation> of entity <async_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/sync_fifo_fg.vhd" into library proc_common_v3_00_a
Parsing entity <sync_fifo_fg>.
Parsing architecture <implementation> of entity <sync_fifo_fg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/blk_mem_gen_wrapper.vhd" into library proc_common_v3_00_a
Parsing entity <blk_mem_gen_wrapper>.
Parsing architecture <implementation> of entity <blk_mem_gen_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/addsub.vhd" into library proc_common_v3_00_a
Parsing entity <addsub>.
Parsing architecture <imp> of entity <addsub>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <counter_bit>.
Parsing architecture <imp> of entity <counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter.vhd" into library proc_common_v3_00_a
Parsing entity <Counter>.
Parsing architecture <imp> of entity <counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr>.
Parsing architecture <imp> of entity <direct_path_cntr>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" into library proc_common_v3_00_a
Parsing entity <direct_path_cntr_ai>.
Parsing architecture <imp> of entity <direct_path_cntr_ai>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/down_counter.vhd" into library proc_common_v3_00_a
Parsing entity <down_counter>.
Parsing architecture <simulation> of entity <down_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/eval_timer.vhd" into library proc_common_v3_00_a
Parsing entity <eval_timer>.
Parsing architecture <imp> of entity <eval_timer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/inferred_lut4.vhd" into library proc_common_v3_00_a
Parsing entity <inferred_lut4>.
Parsing architecture <implementation> of entity <inferred_lut4>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer.vhd" into library proc_common_v3_00_a
Parsing entity <IPIF_Steer>.
Parsing architecture <IMP> of entity <ipif_steer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_steer128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_steer128>.
Parsing architecture <IMP> of entity <ipif_steer128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_mirror128.vhd" into library proc_common_v3_00_a
Parsing entity <ipif_mirror128>.
Parsing architecture <IMP> of entity <ipif_mirror128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg>.
Parsing architecture <imp> of entity <ld_arith_reg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ld_arith_reg2.vhd" into library proc_common_v3_00_a
Parsing entity <ld_arith_reg2>.
Parsing architecture <imp> of entity <ld_arith_reg2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot>.
Parsing architecture <imp> of entity <mux_onehot>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_bits.vhd" into library proc_common_v3_00_a
Parsing entity <or_bits>.
Parsing architecture <implementation> of entity <or_bits>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate>.
Parsing architecture <imp> of entity <or_gate>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder_bit>.
Parsing architecture <implementation> of entity <pf_adder_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_adder.vhd" into library proc_common_v3_00_a
Parsing entity <pf_adder>.
Parsing architecture <implementation> of entity <pf_adder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_bit.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_bit>.
Parsing architecture <implementation> of entity <pf_counter_bit>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter>.
Parsing architecture <implementation> of entity <pf_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_counter_top>.
Parsing architecture <implementation> of entity <pf_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter>.
Parsing architecture <implementation> of entity <pf_occ_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_occ_counter_top.vhd" into library proc_common_v3_00_a
Parsing entity <pf_occ_counter_top>.
Parsing architecture <implementation> of entity <pf_occ_counter_top>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pf_dpram_select.vhd" into library proc_common_v3_00_a
Parsing entity <pf_dpram_select>.
Parsing architecture <implementation> of entity <pf_dpram_select>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect.vhd" into library proc_common_v3_00_a
Parsing entity <pselect>.
Parsing architecture <imp> of entity <pselect>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_mask.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_mask>.
Parsing architecture <imp> of entity <pselect_mask>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl16_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <srl16_fifo>.
Parsing architecture <implementation> of entity <srl16_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo.vhd" into library proc_common_v3_00_a
Parsing entity <SRL_FIFO>.
Parsing architecture <IMP> of entity <srl_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo2.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo2>.
Parsing architecture <imp> of entity <srl_fifo2>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo3.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo3>.
Parsing architecture <imp> of entity <srl_fifo3>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu>.
Parsing architecture <imp> of entity <srl_fifo_rbu>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/valid_be.vhd" into library proc_common_v3_00_a
Parsing entity <valid_be>.
Parsing architecture <implementation> of entity <valid_be>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_with_enable_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_with_enable_f>.
Parsing architecture <implementation> of entity <or_with_enable_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/muxf_struct_f.vhd" into library proc_common_v3_00_a
Parsing entity <muxf_struct>.
Parsing architecture <imp> of entity <muxf_struct>.
Parsing entity <muxf_struct_f>.
Parsing architecture <imp> of entity <muxf_struct_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" into library proc_common_v3_00_a
Parsing entity <cntr_incr_decr_addn_f>.
Parsing architecture <imp> of entity <cntr_incr_decr_addn_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_f>.
Parsing architecture <behavioral> of entity <dynshreg_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/dynshreg_i_f.vhd" into library proc_common_v3_00_a
Parsing entity <dynshreg_i_f>.
Parsing architecture <behavioral> of entity <dynshreg_i_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/mux_onehot_f.vhd" into library proc_common_v3_00_a
Parsing entity <mux_onehot_f>.
Parsing architecture <imp> of entity <mux_onehot_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_rbu_f>.
Parsing architecture <imp> of entity <srl_fifo_rbu_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/srl_fifo_f.vhd" into library proc_common_v3_00_a
Parsing entity <srl_fifo_f>.
Parsing architecture <imp> of entity <srl_fifo_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/compare_vectors_f.vhd" into library proc_common_v3_00_a
Parsing entity <compare_vectors_f>.
Parsing architecture <imp> of entity <compare_vectors_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy_f>.
Parsing architecture <implementation> of entity <or_muxcy_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate_f.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate_f>.
Parsing architecture <imp> of entity <or_gate_f>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/soft_reset.vhd" into library proc_common_v3_00_a
Parsing entity <soft_reset>.
Parsing architecture <implementation> of entity <soft_reset>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/MemXLib_utils.vhd" into library mpmc_v6_00_a
Parsing package <memxlib_utils>.
Parsing package body <memxlib_utils>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/MemXLib_arch.vhd" into library mpmc_v6_00_a
Parsing entity <dp_ram>.
Parsing architecture <rtl> of entity <dp_ram>.
Parsing entity <sp_ram>.
Parsing architecture <rtl> of entity <sp_ram>.
Parsing entity <synch_fifo>.
Parsing architecture <rtl> of entity <synch_fifo>.
Parsing entity <ObjFifo_cons_ctl>.
Parsing architecture <structure> of entity <objfifo_cons_ctl>.
Parsing entity <ObjFifo_prod_ctl>.
Parsing architecture <structure> of entity <objfifo_prod_ctl>.
Parsing entity <ObjFifo>.
Parsing architecture <structure> of entity <objfifo>.
Parsing entity <dp_ram_async>.
Parsing architecture <rtl> of entity <dp_ram_async>.
Parsing entity <ObjFifoAsync>.
Parsing architecture <structure> of entity <objfifoasync>.
Parsing entity <FIFO2ObjFifo>.
Parsing architecture <RTL> of entity <fifo2objfifo>.
Parsing architecture <RTL_fast> of entity <fifo2objfifo>.
Parsing entity <ObjFifo2FIFO>.
Parsing architecture <RTL> of entity <objfifo2fifo>.
Parsing architecture <RTL_fast> of entity <objfifo2fifo>.
Parsing entity <async_fifo>.
Parsing architecture <rtl> of entity <async_fifo>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/PrimXLib_arch.vhd" into library mpmc_v6_00_a
Parsing entity <dp_ram_async_diffw>.
Parsing architecture <ramb> of entity <dp_ram_async_diffw>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/ObjFifoAsyncDiffW.vhd" into library mpmc_v6_00_a
Parsing entity <ObjFifo_cons_ctl_async>.
Parsing architecture <structure> of entity <objfifo_cons_ctl_async>.
Parsing entity <ObjFifo_prod_ctl_async>.
Parsing architecture <structure> of entity <objfifo_prod_ctl_async>.
Parsing entity <ObjFifoAsyncDiffW>.
Parsing architecture <rtl> of entity <objfifoasyncdiffw>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_sample_cycle.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_sample_cycle>.
Parsing architecture <implementation> of entity <plbv46_sample_cycle>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_data_steer_mirror.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_data_steer_mirror>.
Parsing architecture <implementation> of entity <plbv46_data_steer_mirror>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_rd_support>.
Parsing architecture <implementation> of entity <plbv46_rd_support>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_dsplb.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_rd_support_dsplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_dsplb>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_isplb.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_rd_support_isplb>.
Parsing architecture <implementation> of entity <plbv46_rd_support_isplb>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_rd_support_single>.
Parsing architecture <implementation> of entity <plbv46_rd_support_single>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_write_module.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_write_module>.
Parsing architecture <implementation> of entity <plbv46_write_module>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_address_decoder>.
Parsing architecture <RTL> of entity <plbv46_address_decoder>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder_dsplb.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_address_decoder_dsplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_dsplb>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder_isplb.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_address_decoder_isplb>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_isplb>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder_single.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_address_decoder_single>.
Parsing architecture <RTL> of entity <plbv46_address_decoder_single>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_pim>.
Parsing architecture <rtl_pim> of entity <plbv46_pim>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_pkg.vhd" into library mpmc_v6_00_a
Parsing package <sdma_pkg>.
Parsing package body <sdma_pkg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_addr_arbiter.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_addr_arbiter>.
Parsing architecture <implementation> of entity <sdma_addr_arbiter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_address_counter.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_address_counter>.
Parsing architecture <implementation> of entity <sdma_address_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_channel_status_reg.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_channel_status_reg>.
Parsing architecture <implementation> of entity <sdma_channel_status_reg>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_sample_cycle.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_sample_cycle>.
Parsing architecture <implementation> of entity <sdma_sample_cycle>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_ipic_if.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_ipic_if>.
Parsing architecture <implementation> of entity <sdma_ipic_if>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_dmac_regfile_arb.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_dmac_regfile_arb>.
Parsing architecture <implementation> of entity <sdma_dmac_regfile_arb>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_interrupt_register.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_interrupt_register>.
Parsing architecture <implementation> of entity <sdma_interrupt_register>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_length_counter.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_length_counter>.
Parsing architecture <implementation> of entity <sdma_length_counter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_port_arbiter.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_port_arbiter>.
Parsing architecture <implementation> of entity <sdma_port_arbiter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_read_data_delay.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_read_data_delay>.
Parsing architecture <implementation> of entity <sdma_read_data_delay>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_rx_byte_shifter.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_rx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_rx_byte_shifter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_rx_port_controller.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_rx_port_controller>.
Parsing architecture <implementation> of entity <sdma_rx_port_controller>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_rx_read_handler.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_rx_read_handler>.
Parsing architecture <implementation> of entity <sdma_rx_read_handler>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_rx_write_handler.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_rx_write_handler>.
Parsing architecture <implementation> of entity <sdma_rx_write_handler>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_tx_byte_shifter.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_tx_byte_shifter>.
Parsing architecture <implementation> of entity <sdma_tx_byte_shifter>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_tx_port_controller.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_tx_port_controller>.
Parsing architecture <implementation> of entity <sdma_tx_port_controller>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_tx_read_handler.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_tx_read_handler>.
Parsing architecture <implementation> of entity <sdma_tx_read_handler>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_tx_rx_state.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_tx_rx_state>.
Parsing architecture <implementation> of entity <sdma_tx_rx_state>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_tx_write_handler.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_tx_write_handler>.
Parsing architecture <implementation> of entity <sdma_tx_write_handler>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_reset_module.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_reset_module>.
Parsing architecture <implementation> of entity <sdma_reset_module>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_cntl.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_cntl>.
Parsing architecture <implementation> of entity <sdma_cntl>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_datapath.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_datapath>.
Parsing architecture <implementation> of entity <sdma_datapath>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma.vhd" into library mpmc_v6_00_a
Parsing entity <sdma>.
Parsing architecture <implementation> of entity <sdma>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim_wrapper.vhd" into library mpmc_v6_00_a
Parsing entity <plbv46_pim_wrapper>.
Parsing architecture <rtl_pim> of entity <plbv46_pim_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/sdma_wrapper.vhd" into library mpmc_v6_00_a
Parsing entity <sdma_wrapper>.
Parsing architecture <implementation> of entity <sdma_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/p_vfbc.vhd" into library mpmc_v6_00_a
Parsing package <p_vfbc>.
Parsing package body <p_vfbc>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_arbitrator.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_arbitrator>.
Parsing architecture <rtl> of entity <vfbc_arbitrator>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_onehot.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_onehot>.
Parsing architecture <rtl> of entity <vfbc_onehot>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_burst_control.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_burst_control>.
Parsing architecture <rtl> of entity <vfbc_burst_control>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_cmd_buffer.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_cmd_buffer>.
Parsing architecture <rtl> of entity <vfbc_cmd_buffer>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_cmd_control.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_cmd_control>.
Parsing architecture <rtl> of entity <vfbc_cmd_control>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_cmd_fetch.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_cmd_fetch>.
Parsing architecture <rtl> of entity <vfbc_cmd_fetch>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_newcmd.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_newcmd>.
Parsing architecture <rtl> of entity <vfbc_newcmd>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc>.
Parsing architecture <rtl> of entity <vfbc>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_backend_control.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_backend_control>.
Parsing architecture <rtl> of entity <vfbc_backend_control>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc1_pim.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc1_pim>.
Parsing architecture <rtl> of entity <vfbc1_pim>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/vfbc_pim_wrapper.vhd" into library mpmc_v6_00_a
Parsing entity <vfbc_pim_wrapper>.
Parsing architecture <IMP> of entity <vfbc_pim_wrapper>.
Parsing VHDL file "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/mpmc_ctrl_if.vhd" into library mpmc_v6_00_a
Parsing entity <mpmc_ctrl_if>.
Parsing architecture <IMP> of entity <mpmc_ctrl_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mcb3_lpddr_wrapper>.

Elaborating module
<mpmc(C_FAMILY="spartan6",C_BASEFAMILY="spartan6",C_SPEEDGRADE_INT=2,C_NUM_PORTS=1,C_PORT_CONFIG=1,C_ALL_PIMS_SHARE_ADDRESSES=1,C_MPMC_BASEADDR=32'b10001100000000000000000000000000,C_MPMC_HIGHADDR=32'b10001111111111111111111111111111,C_SDMA_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_BASEADDR=32'b11111111111111111111111111111111,C_MPMC_CTRL_HIGHADDR=32'b0,C_MPMC_CTRL_AWIDTH=32,C_MPMC_CTRL_DWIDTH=64,C_MPMC_CTRL_NATIVE_DWIDTH=32,C_MPMC_CTRL_NUM_MASTERS=1,C_MPMC_CTRL_MID_WIDTH=1,C_MPMC_CTRL_P2P=1,C_MPMC_CTRL_SUPPORT_BURSTS=0,C_MPMC_CTRL_SMALLEST_MASTER=32,C_NUM_IDELAYCTRL=1,C_IODELAY_GRP="MCB3_LPDDR",C_MAX_REQ_ALLOWED=1,C_ARB_PIPELINE=1,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_ARB_USE_DEFAULT=0,C_ARB0_ALGO="ROUND_ROBIN",C_ARB0_NUM_SLOTS=8,C_PM_ENABLE=0,C_PM_DC_WIDTH=48,C_PM_GC_CNTR=1,C_PM_GC_WIDTH=48,C_PM_SHIFT_CNT_BY=1,C_SKIP_SIM_INIT_DELAY=0,C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=0,C_USE_MCB_S6_PHY=1,C_USE_STA
TIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_DEBUG_REG_ENABLE=0,C_SPECIAL_BOARD="NONE",C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="FALSE",C_MEM_CALIBRATION_BYPASS="NO",C_MPMC_MCB_DRP_CLK_PRESENT=0,C_MEM_SKIP_IN_TERM_CAL=1,C_MEM_SKIP_DYNAMIC_CAL=1,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_INCDEC_THRESHOLD=32'b010,C_MEM_CHECK_MAX_INDELAY=0,C_MEM_CHECK_MAX_TAP_REG=0,C_MEM_TZQINIT_MAXCNT=512,C_MPMC_CLK_MEM_2X_PERIOD_PS=2500,C_MCB_USE_EXTERNAL_BUFPLL=0,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C
_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MEM_TYPE="LPDDR",C_MEM_PART_NUM_BANK_BITS=2,C_MEM_PART_NUM_ROW_BITS=13,C_MEM_PART_NUM_COL_BITS=10,C_MEM_PART_TRAS=40000,C_MEM_PART_TRCD=15000,C_MEM_PART_TWR=15000,C_MEM_PART_TRP=15000,C_MEM_PART_TRFC=97500,C_MEM_PART_TREFI=7800000,C_MEM_PART_TWTR=2,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MPMC_CLK0_PERIOD_PS=15000,C_MEM_CAS_LATENCY=3,C_MEM_ODT_TYPE=0,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=2,C_MEM_DATA_WIDTH=16,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_DM_WIDTH=2,C_MEM_DQS_WIDTH=2,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_DDR2_DQSN_ENABLE=1,C_INCLUDE_ECC_SUPPORT=0,C_ECC_DEFAULT_ON=1,C_INCLUDE_ECC_TEST=0,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DQS_WIDTH=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=5,C
_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=0,C_MEM_NDQS_COL1=0,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0,C_MEM_DQS_LOC_COL1=144'b0,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_MAINT_PRESCALER_PERIOD=200000,C_TBY4TAPVALUE=9999,C_PIM0_BASEADDR=32'b11111111111111111111111111111111,C_PIM0_HIGHADDR=32'b0,C_PIM0_OFFSET=32'b0,C_PIM0_DATA_WIDTH=64,C_PIM0_BASETYPE=2,C_PIM0_SUBTYPE="PLB",C_XCL0_LINESIZE=4,C_XCL0_WRITEXFER=1,C_XCL0_PIPE_STAGES=2,C_XCL0_B_IN_USE=0,C_PIM0_B_SUBTYPE="PLB",C_XCL0_B_LINESIZE=4,C_XCL0_B_WRITEXFER=1,C_SPLB0_AWIDTH=32,C_SPLB0_DWIDTH=32,C_SPLB0_NATIVE_DWIDTH=32,C_SPLB0_NUM_MASTERS=2,C_SPLB0_MID_WIDTH=1,C_SPLB0_P2P=0,C_SPLB0_SUPPORT_BURSTS=0,C_SPLB0_SMALLEST_MASTER=32,C_SDMA_CTRL0_BASEADDR=32'b11
111111111111111111111111111111,C_SDMA_CTRL0_HIGHADDR=32'b0,C_SDMA_CTRL0_AWIDTH=32,C_SDMA_CTRL0_DWIDTH=64,C_SDMA_CTRL0_NATIVE_DWIDTH=32,C_SDMA_CTRL0_NUM_MASTERS=1,C_SDMA_CTRL0_MID_WIDTH=1,C_SDMA_CTRL0_P2P=1,C_SDMA_CTRL0_SUPPORT_BURSTS=0,C_SDMA_CTRL0_SMALLEST_MASTER=32,C_SDMA0_COMPLETED_ERR_TX=1,C_SDMA0_COMPLETED_ERR_RX=1,C_SDMA0_PRESCALAR=1023,C_SDMA0_PI2LL_CLK_RATIO=1,C_PPC440MC0_BURST_LENGTH=4,C_PPC440MC0_PIPE_STAGES=1,C_VFBC0_CMD_FIFO_DEPTH=32,C_VFBC0_CMD_AFULL_COUNT=3,C_VFBC0_RDWD_DATA_WIDTH=32,C_VFBC0_RDWD_FIFO_DEPTH=1024,C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI0_RD_FIFO_TYPE="BRAM",C_PI0_WR_FIFO_TYPE="BRAM",C_PI0_ADDRACK_PIPELINE=1,C_PI0_RD_FIFO_APP_PIPELINE=1,C_PI0_RD_FIFO_MEM_PIPELINE=1,C_PI0_WR_FIFO_APP_PIPELINE=1,C_PI0_WR_FIFO_MEM_PIPELINE=1,C_PI0_PM_USED=1,C_PI0_PM_DC_CNTR=1,C_PIM1_BASEADDR=32'b11111111111111111111111111111111,C_PIM1_HIGHADDR=32'b0,C_PIM1_OFFSET=32'b0,C_PIM1_DATA_WIDTH=64,C_PIM1_BASETYPE=0,C_PIM1_SUBTYPE="INACTIVE",C_XCL1_LINESIZE=4,C_XCL1_WRITEXFER=1,C_XCL1_PIPE_STAGES=2,C_XCL1_B_IN
_USE=0,C_PIM1_B_SUBTYPE="INACTIVE",C_XCL1_B_LINESIZE=4,C_XCL1_B_WRITEXFER=1,C_SPLB1_AWIDTH=32,C_SPLB1_DWIDTH=64,C_SPLB1_NATIVE_DWIDTH=64,C_SPLB1_NUM_MASTERS=1,C_SPLB1_MID_WIDTH=1,C_SPLB1_P2P=1,C_SPLB1_SUPPORT_BURSTS=0,C_SPLB1_SMALLEST_MASTER=32,C_SDMA_CTRL1_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL1_HIGHADDR=32'b0,C_SDMA_CTRL1_AWIDTH=32,C_SDMA_CTRL1_DWIDTH=64,C_SDMA_CTRL1_NATIVE_DWIDTH=32,C_SDMA_CTRL1_NUM_MASTERS=1,C_SDMA_CTRL1_MID_WIDTH=1,C_SDMA_CTRL1_P2P=1,C_SDMA_CTRL1_SUPPORT_BURSTS=0,C_SDMA_CTRL1_SMALLEST_MASTER=32,C_SDMA1_COMPLETED_ERR_TX=1,C_SDMA1_COMPLETED_ERR_RX=1,C_SDMA1_PRESCALAR=1023,C_SDMA1_PI2LL_CLK_RATIO=1,C_PPC440MC1_BURST_LENGTH=4,C_PPC440MC1_PIPE_STAGES=1,C_VFBC1_CMD_FIFO_DEPTH=32,C_VFBC1_CMD_AFULL_COUNT=3,C_VFBC1_RDWD_DATA_WIDTH=32,C_VFBC1_RDWD_FIFO_DEPTH=1024,C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI1_RD_FIFO_TYPE="BRAM",C_PI1_WR_FIFO_TYPE="BRAM",C_PI1_ADDRACK_PIPELINE=1,C_PI1_RD_FIFO_APP_PIPELINE=1,C_PI1_RD_FIFO_MEM_PIPELINE=1,C_PI1_WR_FIFO_APP_PIPELINE=1,C_PI1_WR_FIFO_MEM_PI
PELINE=1,C_PI1_PM_USED=1,C_PI1_PM_DC_CNTR=1,C_PIM2_BASEADDR=32'b11111111111111111111111111111111,C_PIM2_HIGHADDR=32'b0,C_PIM2_OFFSET=32'b0,C_PIM2_DATA_WIDTH=64,C_PIM2_BASETYPE=0,C_PIM2_SUBTYPE="INACTIVE",C_XCL2_LINESIZE=4,C_XCL2_WRITEXFER=1,C_XCL2_PIPE_STAGES=2,C_XCL2_B_IN_USE=0,C_PIM2_B_SUBTYPE="INACTIVE",C_XCL2_B_LINESIZE=4,C_XCL2_B_WRITEXFER=1,C_SPLB2_AWIDTH=32,C_SPLB2_DWIDTH=64,C_SPLB2_NATIVE_DWIDTH=64,C_SPLB2_NUM_MASTERS=1,C_SPLB2_MID_WIDTH=1,C_SPLB2_P2P=1,C_SPLB2_SUPPORT_BURSTS=0,C_SPLB2_SMALLEST_MASTER=32,C_SDMA_CTRL2_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL2_HIGHADDR=32'b0,C_SDMA_CTRL2_AWIDTH=32,C_SDMA_CTRL2_DWIDTH=64,C_SDMA_CTRL2_NATIVE_DWIDTH=32,C_SDMA_CTRL2_NUM_MASTERS=1,C_SDMA_CTRL2_MID_WIDTH=1,C_SDMA_CTRL2_P2P=1,C_SDMA_CTRL2_SUPPORT_BURSTS=0,C_SDMA_CTRL2_SMALLEST_MASTER=32,C_SDMA2_COMPLETED_ERR_TX=1,C_SDMA2_COMPLETED_ERR_RX=1,C_SDMA2_PRESCALAR=1023,C_SDMA2_PI2LL_CLK_RATIO=1,C_PPC440MC2_BURST_LENGTH=4,C_PPC440MC2_PIPE_STAGES=1,C_VFBC2_CMD_FIFO_DEPTH=32,C_VFBC2_CMD_AFULL_COUNT=3,C_
VFBC2_RDWD_DATA_WIDTH=32,C_VFBC2_RDWD_FIFO_DEPTH=1024,C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI2_RD_FIFO_TYPE="BRAM",C_PI2_WR_FIFO_TYPE="BRAM",C_PI2_ADDRACK_PIPELINE=1,C_PI2_RD_FIFO_APP_PIPELINE=1,C_PI2_RD_FIFO_MEM_PIPELINE=1,C_PI2_WR_FIFO_APP_PIPELINE=1,C_PI2_WR_FIFO_MEM_PIPELINE=1,C_PI2_PM_USED=1,C_PI2_PM_DC_CNTR=1,C_PIM3_BASEADDR=32'b11111111111111111111111111111111,C_PIM3_HIGHADDR=32'b0,C_PIM3_OFFSET=32'b0,C_PIM3_DATA_WIDTH=64,C_PIM3_BASETYPE=0,C_PIM3_SUBTYPE="INACTIVE",C_XCL3_LINESIZE=4,C_XCL3_WRITEXFER=1,C_XCL3_PIPE_STAGES=2,C_XCL3_B_IN_USE=0,C_PIM3_B_SUBTYPE="INACTIVE",C_XCL3_B_LINESIZE=4,C_XCL3_B_WRITEXFER=1,C_SPLB3_AWIDTH=32,C_SPLB3_DWIDTH=64,C_SPLB3_NATIVE_DWIDTH=64,C_SPLB3_NUM_MASTERS=1,C_SPLB3_MID_WIDTH=1,C_SPLB3_P2P=1,C_SPLB3_SUPPORT_BURSTS=0,C_SPLB3_SMALLEST_MASTER=32,C_SDMA_CTRL3_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL3_HIGHADDR=32'b0,C_SDMA_CTRL3_AWIDTH=32,C_SDMA_CTRL3_DWIDTH=64,C_SDMA_CTRL3_NATIVE_DWIDTH=32,C_SDMA_CTRL3_NUM_MASTERS=1,C_SDMA_CTRL3_MID_WIDTH=1,C_SDMA_CTRL3_P2P=1
,C_SDMA_CTRL3_SUPPORT_BURSTS=0,C_SDMA_CTRL3_SMALLEST_MASTER=32,C_SDMA3_COMPLETED_ERR_TX=1,C_SDMA3_COMPLETED_ERR_RX=1,C_SDMA3_PRESCALAR=1023,C_SDMA3_PI2LL_CLK_RATIO=1,C_PPC440MC3_BURST_LENGTH=4,C_PPC440MC3_PIPE_STAGES=1,C_VFBC3_CMD_FIFO_DEPTH=32,C_VFBC3_CMD_AFULL_COUNT=3,C_VFBC3_RDWD_DATA_WIDTH=32,C_VFBC3_RDWD_FIFO_DEPTH=1024,C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI3_RD_FIFO_TYPE="BRAM",C_PI3_WR_FIFO_TYPE="BRAM",C_PI3_ADDRACK_PIPELINE=1,C_PI3_RD_FIFO_APP_PIPELINE=1,C_PI3_RD_FIFO_MEM_PIPELINE=1,C_PI3_WR_FIFO_APP_PIPELINE=1,C_PI3_WR_FIFO_MEM_PIPELINE=1,C_PI3_PM_USED=1,C_PI3_PM_DC_CNTR=1,C_PIM4_BASEADDR=32'b11111111111111111111111111111111,C_PIM4_HIGHADDR=32'b0,C_PIM4_OFFSET=32'b0,C_PIM4_DATA_WIDTH=64,C_PIM4_BASETYPE=0,C_PIM4_SUBTYPE="INACTIVE",C_XCL4_LINESIZE=4,C_XCL4_WRITEXFER=1,C_XCL4_PIPE_STAGES=2,C_XCL4_B_IN_USE=0,C_PIM4_B_SUBTYPE="INACTIVE",C_XCL4_B_LINESIZE=4,C_XCL4_B_WRITEXFER=1,C_SPLB4_AWIDTH=32,C_SPLB4_DWIDTH=64,C_SPLB4_NATIVE_DWIDTH=64,C_SPLB4_NUM_MASTERS=1,C_SPLB4_MID_WIDTH=1,C_SPLB4_P2P=1,C_SPLB4_SUPP
ORT_BURSTS=0,C_SPLB4_SMALLEST_MASTER=32,C_SDMA_CTRL4_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL4_HIGHADDR=32'b0,C_SDMA_CTRL4_AWIDTH=32,C_SDMA_CTRL4_DWIDTH=64,C_SDMA_CTRL4_NATIVE_DWIDTH=32,C_SDMA_CTRL4_NUM_MASTERS=1,C_SDMA_CTRL4_MID_WIDTH=1,C_SDMA_CTRL4_P2P=1,C_SDMA_CTRL4_SUPPORT_BURSTS=0,C_SDMA_CTRL4_SMALLEST_MASTER=32,C_SDMA4_COMPLETED_ERR_TX=1,C_SDMA4_COMPLETED_ERR_RX=1,C_SDMA4_PRESCALAR=1023,C_SDMA4_PI2LL_CLK_RATIO=1,C_PPC440MC4_BURST_LENGTH=4,C_PPC440MC4_PIPE_STAGES=1,C_VFBC4_CMD_FIFO_DEPTH=32,C_VFBC4_CMD_AFULL_COUNT=3,C_VFBC4_RDWD_DATA_WIDTH=32,C_VFBC4_RDWD_FIFO_DEPTH=1024,C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI4_RD_FIFO_TYPE="BRAM",C_PI4_WR_FIFO_TYPE="BRAM",C_PI4_ADDRACK_PIPELINE=1,C_PI4_RD_FIFO_APP_PIPELINE=1,C_PI4_RD_FIFO_MEM_PIPELINE=1,C_PI4_WR_FIFO_APP_PIPELINE=1,C_PI4_WR_FIFO_MEM_PIPELINE=1,C_PI4_PM_USED=1,C_PI4_PM_DC_CNTR=1,C_PIM5_BASEADDR=32'b11111111111111111111111111111111,C_PIM5_HIGHADDR=32'b0,C_PIM5_OFFSET=32'b0,C_PIM5_DATA_WIDTH=64,C_PIM5_BASETYPE=0,C_PIM5_SUBTYPE="INACTIVE",C
_XCL5_LINESIZE=4,C_XCL5_WRITEXFER=1,C_XCL5_PIPE_STAGES=2,C_XCL5_B_IN_USE=0,C_PIM5_B_SUBTYPE="INACTIVE",C_XCL5_B_LINESIZE=4,C_XCL5_B_WRITEXFER=1,C_SPLB5_AWIDTH=32,C_SPLB5_DWIDTH=64,C_SPLB5_NATIVE_DWIDTH=64,C_SPLB5_NUM_MASTERS=1,C_SPLB5_MID_WIDTH=1,C_SPLB5_P2P=1,C_SPLB5_SUPPORT_BURSTS=0,C_SPLB5_SMALLEST_MASTER=32,C_SDMA_CTRL5_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL5_HIGHADDR=32'b0,C_SDMA_CTRL5_AWIDTH=32,C_SDMA_CTRL5_DWIDTH=64,C_SDMA_CTRL5_NATIVE_DWIDTH=32,C_SDMA_CTRL5_NUM_MASTERS=1,C_SDMA_CTRL5_MID_WIDTH=1,C_SDMA_CTRL5_P2P=1,C_SDMA_CTRL5_SUPPORT_BURSTS=0,C_SDMA_CTRL5_SMALLEST_MASTER=32,C_SDMA5_COMPLETED_ERR_TX=1,C_SDMA5_COMPLETED_ERR_RX=1,C_SDMA5_PRESCALAR=1023,C_SDMA5_PI2LL_CLK_RATIO=1,C_PPC440MC5_BURST_LENGTH=4,C_PPC440MC5_PIPE_STAGES=1,C_VFBC5_CMD_FIFO_DEPTH=32,C_VFBC5_CMD_AFULL_COUNT=3,C_VFBC5_RDWD_DATA_WIDTH=32,C_VFBC5_RDWD_FIFO_DEPTH=1024,C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI5_RD_FIFO_TYPE="BRAM",C_PI5_WR_FIFO_TYPE="BRAM",C_PI5_ADDRACK_PIPELINE=1,C_PI5_RD_FIFO_APP_PIPELINE=1,C_PI5_RD_F
IFO_MEM_PIPELINE=1,C_PI5_WR_FIFO_APP_PIPELINE=1,C_PI5_WR_FIFO_MEM_PIPELINE=1,C_PI5_PM_USED=1,C_PI5_PM_DC_CNTR=1,C_PIM6_BASEADDR=32'b11111111111111111111111111111111,C_PIM6_HIGHADDR=32'b0,C_PIM6_OFFSET=32'b0,C_PIM6_DATA_WIDTH=64,C_PIM6_BASETYPE=0,C_PIM6_SUBTYPE="INACTIVE",C_XCL6_LINESIZE=4,C_XCL6_WRITEXFER=1,C_XCL6_PIPE_STAGES=2,C_XCL6_B_IN_USE=0,C_PIM6_B_SUBTYPE="INACTIVE",C_XCL6_B_LINESIZE=4,C_XCL6_B_WRITEXFER=1,C_SPLB6_AWIDTH=32,C_SPLB6_DWIDTH=64,C_SPLB6_NATIVE_DWIDTH=64,C_SPLB6_NUM_MASTERS=1,C_SPLB6_MID_WIDTH=1,C_SPLB6_P2P=1,C_SPLB6_SUPPORT_BURSTS=0,C_SPLB6_SMALLEST_MASTER=32,C_SDMA_CTRL6_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL6_HIGHADDR=32'b0,C_SDMA_CTRL6_AWIDTH=32,C_SDMA_CTRL6_DWIDTH=64,C_SDMA_CTRL6_NATIVE_DWIDTH=32,C_SDMA_CTRL6_NUM_MASTERS=1,C_SDMA_CTRL6_MID_WIDTH=1,C_SDMA_CTRL6_P2P=1,C_SDMA_CTRL6_SUPPORT_BURSTS=0,C_SDMA_CTRL6_SMALLEST_MASTER=32,C_SDMA6_COMPLETED_ERR_TX=1,C_SDMA6_COMPLETED_ERR_RX=1,C_SDMA6_PRESCALAR=1023,C_SDMA6_PI2LL_CLK_RATIO=1,C_PPC440MC6_BURST_LENGTH=4,C_PPC440MC6_
PIPE_STAGES=1,C_VFBC6_CMD_FIFO_DEPTH=32,C_VFBC6_CMD_AFULL_COUNT=3,C_VFBC6_RDWD_DATA_WIDTH=32,C_VFBC6_RDWD_FIFO_DEPTH=1024,C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI6_RD_FIFO_TYPE="BRAM",C_PI6_WR_FIFO_TYPE="BRAM",C_PI6_ADDRACK_PIPELINE=1,C_PI6_RD_FIFO_APP_PIPELINE=1,C_PI6_RD_FIFO_MEM_PIPELINE=1,C_PI6_WR_FIFO_APP_PIPELINE=1,C_PI6_WR_FIFO_MEM_PIPELINE=1,C_PI6_PM_USED=1,C_PI6_PM_DC_CNTR=1,C_PIM7_BASEADDR=32'b11111111111111111111111111111111,C_PIM7_HIGHADDR=32'b0,C_PIM7_OFFSET=32'b0,C_PIM7_DATA_WIDTH=64,C_PIM7_BASETYPE=0,C_PIM7_SUBTYPE="INACTIVE",C_XCL7_LINESIZE=4,C_XCL7_WRITEXFER=1,C_XCL7_PIPE_STAGES=2,C_XCL7_B_IN_USE=0,C_PIM7_B_SUBTYPE="INACTIVE",C_XCL7_B_LINESIZE=4,C_XCL7_B_WRITEXFER=1,C_SPLB7_AWIDTH=32,C_SPLB7_DWIDTH=64,C_SPLB7_NATIVE_DWIDTH=64,C_SPLB7_NUM_MASTERS=1,C_SPLB7_MID_WIDTH=1,C_SPLB7_P2P=1,C_SPLB7_SUPPORT_BURSTS=0,C_SPLB7_SMALLEST_MASTER=32,C_SDMA_CTRL7_BASEADDR=32'b11111111111111111111111111111111,C_SDMA_CTRL7_HIGHADDR=32'b0,C_SDMA_CTRL7_AWIDTH=32,C_SDMA_CTRL7_DWIDTH=64,C_SDMA_CTRL7_NATIVE_DWIDTH=32,C_
SDMA_CTRL7_NUM_MASTERS=1,C_SDMA_CTRL7_MID_WIDTH=1,C_SDMA_CTRL7_P2P=1,C_SDMA_CTRL7_SUPPORT_BURSTS=0,C_SDMA_CTRL7_SMALLEST_MASTER=32,C_SDMA7_COMPLETED_ERR_TX=1,C_SDMA7_COMPLETED_ERR_RX=1,C_SDMA7_PRESCALAR=1023,C_SDMA7_PI2LL_CLK_RATIO=1,C_PPC440MC7_BURST_LENGTH=4,C_PPC440MC7_PIPE_STAGES=1,C_VFBC7_CMD_FIFO_DEPTH=32,C_VFBC7_CMD_AFULL_COUNT=3,C_VFBC7_RDWD_DATA_WIDTH=32,C_VFBC7_RDWD_FIFO_DEPTH=1024,C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT=3,C_PI7_RD_FIFO_TYPE="BRAM",C_PI7_WR_FIFO_TYPE="BRAM",C_PI7_ADDRACK_PIPELINE=1,C_PI7_RD_FIFO_APP_PIPELINE=1,C_PI7_RD_FIFO_MEM_PIPELINE=1,C_PI7_WR_FIFO_APP_PIPELINE=1,C_PI7_WR_FIFO_MEM_PIPELINE=1,C_PI7_PM_USED=1,C_PI7_PM_DC_CNTR=1,C_WR_TRAINING_PORT=0,C_ARB_BRAM_INIT_00=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b01111111111111111111111110000000011111111111111
1111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_NCK_PER_CLK=1,C_TWR=0,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=0,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_P
HYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=0,C_CTRL_AP_COL_CNT_ENABLE_INDEX=0,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=0,C_CTRL_AP_ROW_COL_SEL_INDEX=0,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=0,C_CTRL_DFI_RAS_N_0_INDEX=0,C_CTRL_DFI_CAS_N_0_INDEX=0,C_CTRL_DFI_WE_N_0_INDEX=0,C_CTRL_DFI_RAS_N_1_INDEX=0,C_CTRL_DFI_CAS_N_1_INDEX=0,C_CTRL_DFI_WE_N_1_INDEX=0,C_CTRL_DP_WRFIFO_POP_INDEX=0,C_CTRL_DFI_WRDATA_EN_INDEX=0,C_CTRL_DFI_RDDATA_EN_INDEX=0,C_CTRL_AP_OTF_ADDR12_INDEX=0,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=0,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=0,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=0,C_CTRL_DP_SIZE_DELAY=0,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=0,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=0,C_CTRL_Q0_DELAY=0,C_CTRL_Q1_DELAY=0,C_CTRL_Q2_DELAY=0,C_CTRL_Q3_DELAY=0,C_CTRL_Q4_DELAY=0,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=0,C_CTRL_Q9_D
ELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=0,C_CTRL_Q13_DELAY=0,C_CTRL_Q14_DELAY=0,C_CTRL_Q15_DELAY=0,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=0,C_CTRL_Q18_DELAY=0,C_CTRL_Q19_DELAY=0,C_CTRL_Q20_DELAY=0,C_CTRL_Q21_DELAY=0,C_CTRL_Q22_DELAY=0,C_CTRL_Q23_DELAY=0,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_SKIP_1_VALUE=15,C_SKIP_2_VALUE=15,C_SKIP_3_VALUE=15,C_SKIP_4_VALUE=20,C_SKIP_5_VALUE=36,C_SKIP_6_VALUE=20,C_SKIP_7_VALUE=36,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=0,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01101,C_BASEADDR_CTRL1=12'b01110,C_HIGHADDR_CTRL1=12'b010111,C_BASEADDR_CTRL2=12'b011000,C_HIGHADDR_CTRL2=12'b0100101,C_BASEADDR_CTRL3=12'b0100110,C_HIGHADDR_CTRL3=12'b0101111,C_BASEADDR_CTRL4=12'b0110000,C_HIGHADDR_CTRL4=12'b0111101,C_BASEADDR_CTRL5=12'b0111110,C_HIGHADDR_CT
RL5=12'b01000111,C_BASEADDR_CTRL6=12'b01001000,C_HIGHADDR_CTRL6=12'b01011011,C_BASEADDR_CTRL7=12'b01011100,C_HIGHADDR_CTRL7=12'b01101010,C_BASEADDR_CTRL8=12'b01101011,C_HIGHADDR_CTRL8=12'b010000110,C_BASEADDR_CTRL9=12'b010000111,C_HIGHADDR_CTRL9=12'b010011101,C_BASEADDR_CTRL10=12'b010011110,C_HIGHADDR_CTRL10=12'b010100101,C_BASEADDR_CTRL11=12'b010100110,C_HIGHADDR_CTRL11=12'b010101101,C_BASEADDR_CTRL12=12'b010101110,C_HIGHADDR_CTRL12=12'b010110101,C_BASEADDR_CTRL13=12'b010110110,C_HIGHADDR_CTRL13=12'b010111101,C_BASEADDR_CTRL14=12'b010111110,C_HIGHADDR_CTRL14=12'b011010000,C_BASEADDR_CTRL15=12'b011010001,C_HIGHADDR_CTRL15=12'b011011000,C_BASEADDR_CTRL16=12'b011011001,C_HIGHADDR_CTRL16=12'b011011010,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b010111111000000000000000000000
0001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b0101111110
000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INI
T_36=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_33=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111
1100,C_CTRL_BRAM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000
000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000
00101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
0000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_23=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000
000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_21=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_20=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1F=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010
11111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1B=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000
0000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_19=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_18=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_17=256'b0101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000
000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_16=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_15=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_14=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_13=256'b01011111100000000000000000000000010111111000000000000000000000000101111
11000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101,C_CTRL_BRAM_INIT_12=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100,C_CTRL_BRAM_INIT_11=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100,C_CTRL_BRAM_INIT_10=256'b0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100,C_CTRL_BRAM_INIT_0F=256'b0101111110000000000000000000000001011111100
000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0E=256'b010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0D=256'b010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_0C=256'b010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100,C_CTRL_BRAM_INIT_0B=256'b01011011110100
00000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000,C_CTRL_BRAM_INIT_0A=256'b0101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100,C_CTRL_BRAM_INIT_09=256'b01010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_08=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_
INIT_07=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_06=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_05=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_04=256'b010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000
0000000001011111101,C_CTRL_BRAM_INIT_03=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_02=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_01=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_00=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100
000101111110000000000000000001000001011111000,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INITP_07=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_03=256'b01000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_02=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_01=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001,C_CTRL_BRAM_INITP_00=256'b01000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000
001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001>.
WARNING:HDLCompiler:413 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" Line 3455: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module
<mpmc_core(C_FAMILY="spartan6",C_USE_MIG_S3_PHY=0,C_USE_MIG_V4_PHY=0,C_USE_MIG_V5_PHY=0,C_USE_MIG_V6_PHY=0,C_USE_MCB_S6_PHY=1,C_IODELAY_GRP="MCB3_LPDDR",C_SPEEDGRADE_INT=2,C_MEM_TYPE="LPDDR",C_DEBUG_REG_ENABLE=0,C_USE_STATIC_PHY=0,C_STATIC_PHY_RDDATA_CLK_SEL=0,C_STATIC_PHY_RDDATA_SWAP_RISE=0,C_STATIC_PHY_RDEN_DELAY=5,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_PORT_CONFIG=1,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="FALSE",C_MEM_SKIP_IN_TERM_CAL=1,C_MEM_SKIP_DYNAMIC_CAL=1,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_CALIBRATION_BYPASS="NO",C_MCB_DRP_CLK_PRESENT=0,C_MEM_TZQINIT_MAXCNT=512,C_MCB_LDQSP_TAP_DELAY_VAL=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELA
Y_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0,C_MPMC_CLK_MEM_2X_PERIOD_PS=2500,C_MCB_USE_EXTERNAL_BUFPLL=0,C_INCLUDE_ECC_SUPPORT=0,C_INCLUDE_ECC_TEST=0,C_ECC_DEFAULT_ON=1,C_ECC_SEC_THRESHOLD=1,C_ECC_DEC_THRESHOLD=1,C_ECC_PEC_THRESHOLD=1,C_IS_DDR=1'b1,C_SPECIAL_BOARD=0,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=-1,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_WRLVL=1,C_IDELAY_CLK_FREQ="DEFAULT",C_MEM_PHASE_DETECT="DEFAULT",C_MEM_IBUF_LPWR_MODE="DEFAULT",C_MEM_IODELAY_HP_MODE="DEFAULT",C_MEM_SIM_INIT_OPTION="DEFAULT",C_MEM_SIM_CAL_OPTION="DEFAULT",C_MEM_CAL_WIDTH="DEFAULT",C_MEM_NDQS_COL0=0,C_MEM_NDQS_COL1=0,C_MEM_NDQS_COL2=0,C_MEM_NDQS_COL3=0,C_MEM_DQS_LOC_COL0=144'b0,C_MEM_DQS_LOC_COL1=144'b0,C_MEM_DQS_LOC_COL2=144'b0,C_MEM_DQS_LOC_COL3=144'b0,C_NUM_PORTS=1,C_MEM_DQS_IO_COL=72'b0,C_MEM_DQ_IO_MS=72'b0,C_MEM_DQS_MATCHED=1'b0,C_MEM_CAS_LATENCY0=3,C_MEM_CAS_
LATENCY1=0,C_MEM_BURST_LENGTH=4'b0100,C_MEM_ADDITIVE_LATENCY=0,C_MEM_ODT_TYPE=0,C_MEM_REDUCED_DRV=0,C_MEM_REG_DIMM=0,C_MPMC_CLK_PERIOD=15000,C_MEM_PART_TRAS=40000,C_MEM_PART_TRCD=15000,C_MEM_PART_TWR=15000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=15000,C_MEM_PART_TRFC=97500,C_MEM_PART_TWTR=2,C_MEM_PART_TRTP=7500,C_MEM_PART_TPRDI=1000000,C_MEM_PART_TZQI=128000000,C_MEM_DDR2_ENABLE=1'b0,C_MEM_DQSN_ENABLE=1'b0,C_MEM_DQS_GATE_EN=1'b1,C_MEM_IDEL_HIGH_PERF="FALSE",C_MEM_CLK_WIDTH=1,C_MEM_ODT_WIDTH=1,C_MEM_CE_WIDTH=1,C_MEM_CS_N_WIDTH=1,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=2,C_ECC_DATA_WIDTH_INT=0,C_ECC_DATA_WIDTH=0,C_ECC_DM_WIDTH=0,C_ECC_DM_WIDTH_INT=32'b0,C_ECC_DQS_WIDTH=0,C_ECC_DQS_WIDTH_INT=32'b0,C_MEM_DATA_WIDTH=16,C_MEM_DATA_WIDTH_INT=32'b0100000,C_MEM_DM_WIDTH=2,C_MEM_DM_WIDTH_INT=32'b0100,C_MEM_DQS_WIDTH=2,C_MEM_DQS_WIDTH_INT=32'b0100,C_MEM_BITS_DATA_PER_DQS=8,C_MEM_NUM_DIMMS=1,C_MEM_NUM_RANKS=1,C_MEM_SUPPORTED_TOTAL_OFFSETS=32'b0100000000000000000000000000,C_MEM_SUPPORTED_DIMM_OFFSETS=32'b0100000000000000
000000000000,C_MEM_SUPPORTED_RANK_OFFSETS=32'b0100000000000000000000000000,C_MEM_SUPPORTED_BANK_OFFSETS=32'b01000000000000000000000000,C_MEM_SUPPORTED_ROW_OFFSETS=32'b0100000000000,C_MEM_SUPPORTED_COL_OFFSETS=32'b010,C_WR_TRAINING_PORT=0,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=32,C_PI_DATA_WIDTH=8'b0,C_PI_RD_FIFO_TYPE=16'b1010101010101010,C_PI_WR_FIFO_TYPE=16'b1010101010101010,C_RD_FIFO_APP_PIPELINE=8'b11111111,C_RD_FIFO_MEM_PIPELINE=8'b11111111,C_WR_FIFO_APP_PIPELINE=8'b11111111,C_WR_FIFO_MEM_PIPELINE=8'b11111111,C_PIX_BE_WIDTH_MAX=4,C_PIX_RDWDADDR_WIDTH_MAX=4,C_WR_DATAPATH_TML_PIPELINE=1,C_RD_DATAPATH_TML_MAX_FANOUT=0,C_AP_PIPELINE1=1'b1,C_AP_PIPELINE2=1'b1,C_NUM_CTRL_SIGNALS=36,C_PIPELINE_ADDRACK=8'b11111111,C_CP_PIPELINE=1'b1,C_ARB_PIPELINE=1,C_MAX_REQ_ALLOWED=1,C_REQ_PENDING_CNTR_WIDTH=1,C_REFRESH_CNT_MAX=520,C_REFRESH_CNT_WIDTH=10,C_MAINT_PRESCALER_DIV=13,C_REFRESH_TIMER_DIV=37,C_PERIODIC_RD_TIMER_DIV=5,C_MAINT_PRESCALER_PERIOD_NS=200,C_ZQ_TIMER_DIV=640000,C_ECC_NUM_REG=16,C_STATIC_PHY_NUM_REG=1,C_
WORD_WRITE_SEQ=0,C_WORD_READ_SEQ=1,C_DOUBLEWORD_WRITE_SEQ=2,C_DOUBLEWORD_READ_SEQ=3,C_CL4_WRITE_SEQ=4,C_CL4_READ_SEQ=5,C_CL8_WRITE_SEQ=6,C_CL8_READ_SEQ=7,C_B16_WRITE_SEQ=8,C_B16_READ_SEQ=9,C_B32_WRITE_SEQ=10,C_B32_READ_SEQ=11,C_B64_WRITE_SEQ=12,C_B64_READ_SEQ=13,C_NOP_SEQ=15,C_REFH_SEQ=14,C_NCK_PER_CLK=1,C_TWR=0,C_CTRL_COMPLETE_INDEX=0,C_CTRL_IS_WRITE_INDEX=0,C_CTRL_PHYIF_RAS_N_INDEX=0,C_CTRL_PHYIF_CAS_N_INDEX=0,C_CTRL_PHYIF_WE_N_INDEX=0,C_CTRL_RMW_INDEX=0,C_CTRL_SKIP_0_INDEX=0,C_CTRL_PHYIF_DQS_O_INDEX=0,C_CTRL_SKIP_1_INDEX=0,C_CTRL_DP_RDFIFO_PUSH_INDEX=0,C_CTRL_SKIP_2_INDEX=0,C_CTRL_AP_COL_CNT_LOAD_INDEX=0,C_CTRL_AP_COL_CNT_ENABLE_INDEX=0,C_CTRL_AP_PRECHARGE_ADDR10_INDEX=0,C_CTRL_AP_ROW_COL_SEL_INDEX=0,C_CTRL_PHYIF_FORCE_DM_INDEX=0,C_CTRL_REPEAT4_INDEX=0,C_CTRL_DFI_RAS_N_0_INDEX=0,C_CTRL_DFI_CAS_N_0_INDEX=0,C_CTRL_DFI_WE_N_0_INDEX=0,C_CTRL_DFI_RAS_N_1_INDEX=0,C_CTRL_DFI_CAS_N_1_INDEX=0,C_CTRL_DFI_WE_N_1_INDEX=0,C_CTRL_DP_WRFIFO_POP_INDEX=0,C_CTRL_DFI_WRDATA_EN_INDEX=0,C_CTRL_DFI_RDDATA_EN_INDEX=0,C_CTRL_AP_O
TF_ADDR12_INDEX=0,C_CTRL_ARB_RDMODWR_DELAY=0,C_CTRL_AP_COL_DELAY=0,C_CTRL_AP_PI_ADDR_CE_DELAY=0,C_CTRL_AP_PORT_SELECT_DELAY=0,C_CTRL_AP_PIPELINE1_CE_DELAY=0,C_CTRL_DP_LOAD_RDWDADDR_DELAY=0,C_CTRL_DP_RDFIFO_WHICHPORT_DELAY=0,C_CTRL_DP_SIZE_DELAY=0,C_CTRL_DP_WRFIFO_WHICHPORT_DELAY=0,C_CTRL_PHYIF_DUMMYREADSTART_DELAY=0,C_CTRL_Q0_DELAY=0,C_CTRL_Q1_DELAY=0,C_CTRL_Q2_DELAY=0,C_CTRL_Q3_DELAY=0,C_CTRL_Q4_DELAY=0,C_CTRL_Q5_DELAY=0,C_CTRL_Q6_DELAY=0,C_CTRL_Q7_DELAY=0,C_CTRL_Q8_DELAY=0,C_CTRL_Q9_DELAY=0,C_CTRL_Q10_DELAY=0,C_CTRL_Q11_DELAY=0,C_CTRL_Q12_DELAY=0,C_CTRL_Q13_DELAY=0,C_CTRL_Q14_DELAY=0,C_CTRL_Q15_DELAY=0,C_CTRL_Q16_DELAY=0,C_CTRL_Q17_DELAY=0,C_CTRL_Q18_DELAY=0,C_CTRL_Q19_DELAY=0,C_CTRL_Q20_DELAY=0,C_CTRL_Q21_DELAY=0,C_CTRL_Q22_DELAY=0,C_CTRL_Q23_DELAY=0,C_CTRL_Q24_DELAY=0,C_CTRL_Q25_DELAY=0,C_CTRL_Q26_DELAY=0,C_CTRL_Q27_DELAY=0,C_CTRL_Q28_DELAY=0,C_CTRL_Q29_DELAY=0,C_CTRL_Q30_DELAY=0,C_CTRL_Q31_DELAY=0,C_CTRL_Q32_DELAY=0,C_CTRL_Q33_DELAY=0,C_CTRL_Q34_DELAY=0,C_CTRL_Q35_DELAY=0,C_ARB0_ALGO="ROUND_ROBIN",C_BASE
ADDR_ARB0=9'b0,C_HIGHADDR_ARB0=32'b0111,C_BASEADDR_ARB1=9'b010000,C_HIGHADDR_ARB1=9'b011111,C_BASEADDR_ARB2=9'b0100000,C_HIGHADDR_ARB2=9'b0101111,C_BASEADDR_ARB3=9'b0110000,C_HIGHADDR_ARB3=9'b0111111,C_BASEADDR_ARB4=9'b01000000,C_HIGHADDR_ARB4=9'b01001111,C_BASEADDR_ARB5=9'b01010000,C_HIGHADDR_ARB5=9'b01011111,C_BASEADDR_ARB6=9'b01100000,C_HIGHADDR_ARB6=9'b01101111,C_BASEADDR_ARB7=9'b01110000,C_HIGHADDR_ARB7=9'b01111111,C_BASEADDR_ARB8=9'b010000000,C_HIGHADDR_ARB8=9'b010001111,C_BASEADDR_ARB9=9'b010010000,C_HIGHADDR_ARB9=9'b010011111,C_BASEADDR_ARB10=9'b010100000,C_HIGHADDR_ARB10=9'b010101111,C_BASEADDR_ARB11=9'b010110000,C_HIGHADDR_ARB11=9'b010111111,C_BASEADDR_ARB12=9'b011000000,C_HIGHADDR_ARB12=9'b011001111,C_BASEADDR_ARB13=9'b011010000,C_HIGHADDR_ARB13=9'b011011111,C_BASEADDR_ARB14=9'b011100000,C_HIGHADDR_ARB14=9'b011101111,C_BASEADDR_ARB15=9'b011110000,C_HIGHADDR_ARB15=9'b011111111,C_ARB_BRAM_SRVAL_A=36'b0,C_ARB_BRAM_SRVAL_B=36'b0,C_ARB_BRAM_INIT_00=256'b01111111111111111111111110000000011111111111111111
1111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_01=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_02=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_03=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_
ARB_BRAM_INIT_04=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_ARB_BRAM_INIT_05=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_06=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000,C_ARB_BRAM_INIT_07=256'b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111
111110000000011111111111111111111111100000000111111111111111111111111,C_ARB_BRAM_INIT_08=256'b0,C_ARB_BRAM_INIT_09=256'b0,C_ARB_BRAM_INIT_0A=256'b0,C_ARB_BRAM_INIT_0B=256'b0,C_ARB_BRAM_INIT_0C=256'b0,C_ARB_BRAM_INIT_0D=256'b0,C_ARB_BRAM_INIT_0E=256'b0,C_ARB_BRAM_INIT_0F=256'b0,C_ARB_BRAM_INIT_10=256'b0,C_ARB_BRAM_INIT_11=256'b0,C_ARB_BRAM_INIT_12=256'b0,C_ARB_BRAM_INIT_13=256'b0,C_ARB_BRAM_INIT_14=256'b0,C_ARB_BRAM_INIT_15=256'b0,C_ARB_BRAM_INIT_16=256'b0,C_ARB_BRAM_INIT_17=256'b0,C_ARB_BRAM_INIT_18=256'b0,C_ARB_BRAM_INIT_19=256'b0,C_ARB_BRAM_INIT_1A=256'b0,C_ARB_BRAM_INIT_1B=256'b0,C_ARB_BRAM_INIT_1C=256'b0,C_ARB_BRAM_INIT_1D=256'b0,C_ARB_BRAM_INIT_1E=256'b0,C_ARB_BRAM_INIT_1F=256'b0,C_ARB_BRAM_INIT_20=256'b0,C_ARB_BRAM_INIT_21=256'b0,C_ARB_BRAM_INIT_22=256'b0,C_ARB_BRAM_INIT_23=256'b0,C_ARB_BRAM_INIT_24=256'b0,C_ARB_BRAM_INIT_25=256'b0,C_ARB_BRAM_INIT_26=256'b0,C_ARB_BRAM_INIT_27=256'b0,C_ARB_BRAM_INIT_28=256'b0,C_ARB_BRAM_INIT_29=256'b0,C_ARB_BRAM_INIT_2A=256'b0,C_ARB_BRAM_INIT_2B=256'b0,C_ARB_BRAM_INIT_2C
=256'b0,C_ARB_BRAM_INIT_2D=256'b0,C_ARB_BRAM_INIT_2E=256'b0,C_ARB_BRAM_INIT_2F=256'b0,C_ARB_BRAM_INIT_30=256'b0,C_ARB_BRAM_INIT_31=256'b0,C_ARB_BRAM_INIT_32=256'b0,C_ARB_BRAM_INIT_33=256'b0,C_ARB_BRAM_INIT_34=256'b0,C_ARB_BRAM_INIT_35=256'b0,C_ARB_BRAM_INIT_36=256'b0,C_ARB_BRAM_INIT_37=256'b0,C_ARB_BRAM_INIT_38=256'b0,C_ARB_BRAM_INIT_39=256'b0,C_ARB_BRAM_INIT_3A=256'b0,C_ARB_BRAM_INIT_3B=256'b0,C_ARB_BRAM_INIT_3C=256'b0,C_ARB_BRAM_INIT_3D=256'b0,C_ARB_BRAM_INIT_3E=256'b0,C_ARB_BRAM_INIT_3F=256'b0,C_ARB_BRAM_INITP_00=256'b0,C_ARB_BRAM_INITP_01=256'b0,C_ARB_BRAM_INITP_02=256'b0,C_ARB_BRAM_INITP_03=256'b0,C_ARB_BRAM_INITP_04=256'b0,C_ARB_BRAM_INITP_05=256'b0,C_ARB_BRAM_INITP_06=256'b0,C_ARB_BRAM_INITP_07=256'b0,C_USE_FIXED_BASEADDR_CTRL=0,C_SKIP_1_VALUE=15,C_SKIP_2_VALUE=15,C_SKIP_3_VALUE=15,C_SKIP_4_VALUE=20,C_SKIP_5_VALUE=36,C_SKIP_6_VALUE=20,C_SKIP_7_VALUE=36,C_B16_REPEAT_CNT=0,C_B32_REPEAT_CNT=0,C_B64_REPEAT_CNT=0,C_ZQCS_REPEAT_CNT=0,C_BASEADDR_CTRL0=12'b0,C_HIGHADDR_CTRL0=12'b01101,C_BASEADDR_CTRL1=12'b0111
0,C_HIGHADDR_CTRL1=12'b010111,C_BASEADDR_CTRL2=12'b011000,C_HIGHADDR_CTRL2=12'b0100101,C_BASEADDR_CTRL3=12'b0100110,C_HIGHADDR_CTRL3=12'b0101111,C_BASEADDR_CTRL4=12'b0110000,C_HIGHADDR_CTRL4=12'b0111101,C_BASEADDR_CTRL5=12'b0111110,C_HIGHADDR_CTRL5=12'b01000111,C_BASEADDR_CTRL6=12'b01001000,C_HIGHADDR_CTRL6=12'b01011011,C_BASEADDR_CTRL7=12'b01011100,C_HIGHADDR_CTRL7=12'b01101010,C_BASEADDR_CTRL8=12'b01101011,C_HIGHADDR_CTRL8=12'b010000110,C_BASEADDR_CTRL9=12'b010000111,C_HIGHADDR_CTRL9=12'b010011101,C_BASEADDR_CTRL10=12'b010011110,C_HIGHADDR_CTRL10=12'b010100101,C_BASEADDR_CTRL11=12'b010100110,C_HIGHADDR_CTRL11=12'b010101101,C_BASEADDR_CTRL12=12'b010101110,C_HIGHADDR_CTRL12=12'b010110101,C_BASEADDR_CTRL13=12'b010110110,C_HIGHADDR_CTRL13=12'b010111101,C_BASEADDR_CTRL14=12'b010111110,C_HIGHADDR_CTRL14=12'b011010000,C_BASEADDR_CTRL15=12'b011010001,C_HIGHADDR_CTRL15=12'b011011000,C_BASEADDR_CTRL16=12'b011011001,C_HIGHADDR_CTRL16=12'b011011010,C_CTRL_BRAM_SRVAL=36'b01011111100,C_CTRL_BRAM_INIT_00=256'b010111111000
0000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_01=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_02=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_03=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM
_INIT_04=256'b0100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101,C_CTRL_BRAM_INIT_05=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_06=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_07=256'b01000001011111100000000000000000010000010111110000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000
00000000001011111101,C_CTRL_BRAM_INIT_08=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100,C_CTRL_BRAM_INIT_09=256'b01010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000,C_CTRL_BRAM_INIT_0A=256'b0101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100,C_CTRL_BRAM_INIT_0B=256'b01011011110100000000000000000010000010111111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000
00000101111110000000000000000000100001011101000,C_CTRL_BRAM_INIT_0C=256'b010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100,C_CTRL_BRAM_INIT_0D=256'b010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_0E=256'b010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_0F=256'b010111111000000000000000000000000101111110000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010
1001001001000000000000000000000010010011110000000000000000000010100100100100,C_CTRL_BRAM_INIT_10=256'b0100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100,C_CTRL_BRAM_INIT_11=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100,C_CTRL_BRAM_INIT_12=256'b01101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100,C_CTRL_BRAM_INIT_13=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010
11111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101,C_CTRL_BRAM_INIT_14=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_15=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_16=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_17=256'b010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111000000
0000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_18=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_19=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000
000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_1F=256'b01011111100000000000000000000000010111111000000000000000000000000101111
11000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_20=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_21=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_22=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_23=256'b010111111000000000000000000000000101111110000000000
0000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_24=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_25=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_26=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_27=256'b0101111110000000000000000000000
001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_28=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_29=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2A=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2B=256'b01011111100
00000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_2E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT
_2F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_30=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_31=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_32=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111
100,C_CTRL_BRAM_INIT_33=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_34=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_35=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_36=256'b01011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000
00000000000001011111100,C_CTRL_BRAM_INIT_37=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_38=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_39=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3A=256'b010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000
0101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3B=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3C=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3D=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3E=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000
000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INIT_3F=256'b0101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100,C_CTRL_BRAM_INITP_00=256'b01000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001,C_CTRL_BRAM_INITP_01=256'b01000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001,C_CTRL_BRAM_INITP_02=256'b010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
00000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_03=256'b01000100010001000100010001000100010001000100010001000100010001,C_CTRL_BRAM_INITP_04=256'b0,C_CTRL_BRAM_INITP_05=256'b0,C_CTRL_BRAM_INITP_06=256'b0,C_CTRL_BRAM_INITP_07=256'b0,C_PIM0_BASETYPE=2,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=8,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=0,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=64,C_PI1_BE_WIDTH=8,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=0,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=64,C_PI2_BE_WIDTH=8,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=8,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=8,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DATA_WIDTH=64,C_PI5_BE_WIDTH=8,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=8,C_PI6_RDWDADDR_WIDTH=4,C_PI7_ADDR_
WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=8,C_PI7_RDWDADDR_WIDTH=4,C_TBY4TAPVALUE=32'sb0110000>.

Elaborating module <BUFPLL_MCB(DIVIDE=2,LOCK_SRC="LOCK_TO_0")>.

Elaborating module
<s6_phy_top(C_MEM_TYPE="LPDDR",C_PORT_CONFIG=1,C_MEM_PART_NUM_COL_BITS=10,C_ARB0_NUM_SLOTS=8,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_MEM_CALIBRATION_MODE=1,C_MEM_CALIBRATION_DELAY="HALF",C_MEM_CALIBRATION_SOFT_IP="FALSE",C_MEM_SKIP_IN_TERM_CAL=1,C_MEM_SKIP_DYNAMIC_CAL=1,C_MEM_SKIP_DYN_IN_TERM=1,C_MEM_CALIBRATION_BYPASS="NO",C_MEM_TZQINIT_MAXCNT=512,C_MPMC_CLK_MEM_2X_PERIOD_PS=2500,C_NUM_PORTS=1,C_MEM_PA_SR=0,C_MEM_CAS_WR_LATENCY=-1,C_MEM_AUTO_SR="ENABLED",C_MEM_HIGH_TEMP_SR="NORMAL",C_MEM_DYNAMIC_WRITE_ODT="OFF",C_MEM_CAS_LATENCY0=3,C_MEM_BURST_LENGTH=4'b0100,C_MEM_ODT_TYPE=0,C_MEM_REDUCED_DRV=0,C_MEM_PART_TRAS=40000,C_MEM_PART_TRCD=15000,C_MEM_PART_TREFI=7800000,C_MEM_PART_TRP=15000,C_MEM_PART_TRFC=97500,C_MEM_PART_TWR=15000,C_MEM_PART_TWTR=2,C_MEM_PART_TRTP=7500,C_MEM_DQSN_ENABLE=1'b0,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=2,C_MEM_DATA_WIDTH=16,C_PIX_ADDR_WIDTH_MAX=32,C_PIX_DATA_WIDTH_MAX=32,C_PI_DATA_WIDTH=8'b0,C_PIX_BE_WIDTH_MAX=4,C_PIX_RDWDADDR_WIDTH_MAX=4,C_ARB0_ALGO="ROUND_ROBIN",C_ARB_BRAM_INIT_00=256'
b011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000,C_PIM0_BASETYPE=2,C_PI0_ADDR_WIDTH=32,C_PI0_DATA_WIDTH=64,C_PI0_BE_WIDTH=8,C_PI0_RDWDADDR_WIDTH=4,C_PIM1_BASETYPE=0,C_PI1_ADDR_WIDTH=32,C_PI1_DATA_WIDTH=64,C_PI1_BE_WIDTH=8,C_PI1_RDWDADDR_WIDTH=4,C_PIM2_BASETYPE=0,C_PI2_ADDR_WIDTH=32,C_PI2_DATA_WIDTH=64,C_PI2_BE_WIDTH=8,C_PI2_RDWDADDR_WIDTH=4,C_PIM3_BASETYPE=0,C_PI3_ADDR_WIDTH=32,C_PI3_DATA_WIDTH=64,C_PI3_BE_WIDTH=8,C_PI3_RDWDADDR_WIDTH=4,C_PIM4_BASETYPE=0,C_PI4_ADDR_WIDTH=32,C_PI4_DATA_WIDTH=64,C_PI4_BE_WIDTH=8,C_PI4_RDWDADDR_WIDTH=4,C_PIM5_BASETYPE=0,C_PI5_ADDR_WIDTH=32,C_PI5_DATA_WIDTH=64,C_PI5_BE_WIDTH=8,C_PI5_RDWDADDR_WIDTH=4,C_PI6_ADDR_WIDTH=32,C_PI6_DATA_WIDTH=64,C_PI6_BE_WIDTH=8,C_PI6_RDWDADDR_WIDTH=4,C_PI7_ADDR_WIDTH=32,C_PI7_DATA_WIDTH=64,C_PI7_BE_WIDTH=8,C_PI7_RDWDADDR_WIDTH=4,C_MCB_LDQSP_TAP_DELAY_VAL
=0,C_MCB_UDQSP_TAP_DELAY_VAL=0,C_MCB_LDQSN_TAP_DELAY_VAL=0,C_MCB_UDQSN_TAP_DELAY_VAL=0,C_MCB_DQ0_TAP_DELAY_VAL=0,C_MCB_DQ1_TAP_DELAY_VAL=0,C_MCB_DQ2_TAP_DELAY_VAL=0,C_MCB_DQ3_TAP_DELAY_VAL=0,C_MCB_DQ4_TAP_DELAY_VAL=0,C_MCB_DQ5_TAP_DELAY_VAL=0,C_MCB_DQ6_TAP_DELAY_VAL=0,C_MCB_DQ7_TAP_DELAY_VAL=0,C_MCB_DQ8_TAP_DELAY_VAL=0,C_MCB_DQ9_TAP_DELAY_VAL=0,C_MCB_DQ10_TAP_DELAY_VAL=0,C_MCB_DQ11_TAP_DELAY_VAL=0,C_MCB_DQ12_TAP_DELAY_VAL=0,C_MCB_DQ13_TAP_DELAY_VAL=0,C_MCB_DQ14_TAP_DELAY_VAL=0,C_MCB_DQ15_TAP_DELAY_VAL=0)>.

Elaborating module <mpmc_npi2mcb(C_PI_ADDR_WIDTH=32,C_PI_BASETYPE=2,C_PI_DATA_WIDTH=32,C_PI_BE_WIDTH=4,C_PI_RDWDADDR_WIDTH=4)>.

Elaborating module <mpmc_rdcntr>.
WARNING:HDLCompiler:413 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_rdcntr.v" Line 78: Result of 32-bit expression is truncated to fit in 5-bit target.

Elaborating module <SRL16E>.

Elaborating module
<mcb_raw_wrapper(C_MEMCLK_PERIOD=5000,C_PORT_ENABLE=6'b01,C_MEM_ADDR_ORDER="BANK_ROW_COLUMN",C_ARB_NUM_TIME_SLOTS=12,C_ARB_TIME_SLOT_0=18'b111111100010001000,C_ARB_TIME_SLOT_1=18'b111111000100010001,C_ARB_TIME_SLOT_2=18'b111111001000100010,C_ARB_TIME_SLOT_3=18'b111111010001000100,C_ARB_TIME_SLOT_4=18'b111111100010001000,C_ARB_TIME_SLOT_5=18'b111111000100010001,C_ARB_TIME_SLOT_6=18'b111111001000100010,C_ARB_TIME_SLOT_7=18'b111111010001000100,C_ARB_TIME_SLOT_8=18'b111111100010001000,C_ARB_TIME_SLOT_9=18'b111111000100010001,C_ARB_TIME_SLOT_10=18'b111111001000100010,C_ARB_TIME_SLOT_11=18'b111111010001000100,C_PORT_CONFIG="B32_B32_B32_B32",C_MEM_TRAS=40000,C_MEM_TRCD=15000,C_MEM_TREFI=7800000,C_MEM_TRFC=97500,C_MEM_TRP=15000,C_MEM_TWR=15000,C_MEM_TRTP=7500,C_MEM_TWTR=2,C_NUM_DQ_PINS=16,C_MEM_TYPE="MDDR",C_MEM_BURST_LEN=4'b0100,C_MEM_CAS_LATENCY=3,C_MEM_ADDR_WIDTH=13,C_MEM_BANKADDR_WIDTH=2,C_MEM_NUM_COL_BITS=10,C_MEM_DDR3_CAS_LATENCY=7,C_MEM_MOBILE_PA_SR="FULL",C_MEM_DDR1_2_ODS="FULL",C_MEM_DDR3_ODS="DIV6",C_MEM_DD
R2_RTT="OFF",C_MEM_DDR3_RTT="OFF",C_MEM_MDDR_ODS="FULL",C_MEM_DDR2_DIFF_DQS_EN="YES",C_MEM_DDR2_3_PA_SR="FULL",C_MEM_DDR3_CAS_WR_LATENCY=5,C_MEM_DDR3_AUTO_SR="ENABLED",C_MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",C_MEM_DDR3_DYN_WRT_ODT="OFF",C_CALIB_SOFT_IP="FALSE",C_SKIP_IN_TERM_CAL=1,C_SKIP_DYNAMIC_CAL=1,C_SKIP_DYN_IN_TERM=1,C_MC_CALIB_BYPASS="NO",C_MEM_TZQINIT_MAXCNT=512,C_MC_CALIBRATION_RA=13'b1111111111111,C_MC_CALIBRATION_BA=2'b11,C_MC_CALIBRATION_CA=32'b01111111100,C_MC_CALIBRATION_MODE="CALIBRATION",C_MC_CALIBRATION_DELAY="HALF",C_P0_MASK_SIZE=4,C_P0_DATA_PORT_SIZE=32,C_P1_MASK_SIZE=4,C_P1_DATA_PORT_SIZE=32,LDQSP_TAP_DELAY_VAL=0,UDQSP_TAP_DELAY_VAL=0,LDQSN_TAP_DELAY_VAL=0,UDQSN_TAP_DELAY_VAL=0,DQ0_TAP_DELAY_VAL=0,DQ1_TAP_DELAY_VAL=0,DQ2_TAP_DELAY_VAL=0,DQ3_TAP_DELAY_VAL=0,DQ4_TAP_DELAY_VAL=0,DQ5_TAP_DELAY_VAL=0,DQ6_TAP_DELAY_VAL=0,DQ7_TAP_DELAY_VAL=0,DQ8_TAP_DELAY_VAL=0,DQ9_TAP_DELAY_VAL=0,DQ10_TAP_DELAY_VAL=0,DQ11_TAP_DELAY_VAL=0,DQ12_TAP_DELAY_VAL=0,DQ13_TAP_DELAY_VAL=0,DQ14_TAP_DELAY_VAL=0,DQ15_TAP_DELAY_VAL
=0)>.
WARNING:HDLCompiler:872 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_raw_wrapper.v" Line 677: Using initial value of allzero since it is never assigned

Elaborating module
<MCB(PORT_CONFIG="B32_B32_B32_B32",MEM_WIDTH=16,MEM_TYPE="MDDR",MEM_BURST_LEN=4'b0100,MEM_ADDR_ORDER="BANK_ROW_COLUMN",MEM_CAS_LATENCY=3,MEM_DDR3_CAS_LATENCY=7,MEM_DDR2_WRT_RECOVERY=5,MEM_DDR3_WRT_RECOVERY=5,MEM_MOBILE_PA_SR="FULL",MEM_DDR1_2_ODS="FULL",MEM_DDR3_ODS="DIV6",MEM_DDR2_RTT="OFF",MEM_DDR3_RTT="OFF",MEM_DDR3_ADD_LATENCY="OFF",MEM_DDR2_ADD_LATENCY=0,MEM_MOBILE_TC_SR=0,MEM_MDDR_ODS="FULL",MEM_DDR2_DIFF_DQS_EN="YES",MEM_DDR2_3_PA_SR="FULL",MEM_DDR3_CAS_WR_LATENCY=5,MEM_DDR3_AUTO_SR="ENABLED",MEM_DDR2_3_HIGH_TEMP_SR="NORMAL",MEM_DDR3_DYN_WRT_ODT="OFF",MEM_RA_SIZE=13,MEM_BA_SIZE=2,MEM_CA_SIZE=10,MEM_RAS_VAL=8,MEM_RCD_VAL=3,MEM_REFI_VAL=1560,MEM_RFC_VAL=20,MEM_RP_VAL=3,MEM_WR_VAL=3,MEM_RTP_VAL=32'sb010,MEM_WTR_VAL=2,CAL_BYPASS="NO",CAL_RA=13'b1111111111111,CAL_BA=2'b11,CAL_CA=32'b01111111100,CAL_CLK_DIV=1,CAL_DELAY="HALF",ARB_NUM_TIME_SLOTS=12,ARB_TIME_SLOT_0=18'b111111100010001000,ARB_TIME_SLOT_1=18'b111111000100010001,ARB_TIME_SLOT_2=18'b111111001000100010,ARB_TIME_SLOT_3=18'b111111010001000100,ARB_TIM
E_SLOT_4=18'b111111100010001000,ARB_TIME_SLOT_5=18'b111111000100010001,ARB_TIME_SLOT_6=18'b111111001000100010,ARB_TIME_SLOT_7=18'b111111010001000100,ARB_TIME_SLOT_8=18'b111111100010001000,ARB_TIME_SLOT_9=18'b111111000100010001,ARB_TIME_SLOT_10=18'b111111001000100010,ARB_TIME_SLOT_11=18'b111111010001000100)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="MASTER",DATA_WIDTH=2,TRAIN_PATTERN=5)>.

Elaborating module <OSERDES2(BYPASS_GCLK_FF="TRUE",DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="SLAVE",DATA_WIDTH=2)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=7,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=6,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=14,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=5,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=4,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=0,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=1,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=15,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=3,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=2,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <IODRP2_MCB(DATA_RATE="SDR",IDELAY_VALUE=0,MCB_ADDRESS=8,ODELAY_VALUE=0,SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=10)>.

Elaborating module <OBUFT>.

Elaborating module <OBUFTDS>.

Elaborating module <IOBUF>.

Elaborating module <PULLDOWN>.
WARNING:HDLCompiler:634 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_raw_wrapper.v" Line 1009: Net <selfrefresh_mcb_enter> does not have a driver.
WARNING:HDLCompiler:634 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_raw_wrapper.v" Line 1088: Net <mcb_ui_dqcount[3]> does not have a driver.
Going to vhdl side to elaborate module plbv46_pim_wrapper

Elaborating entity <plbv46_pim_wrapper> (architecture <rtl_pim>) with generics from library <mpmc_v6_00_a>.

Elaborating entity <plbv46_pim> (architecture <rtl_pim>) with generics from library <mpmc_v6_00_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd" Line 698: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd" Line 1055: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <plbv46_address_decoder_single> (architecture <RTL>) with generics from library <mpmc_v6_00_a>.

Elaborating entity <plbv46_sample_cycle> (architecture <implementation>) from library <mpmc_v6_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder_single.vhd" Line 2404: Assignment to sl_addrack_reg3 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder_single.vhd" Line 2496: Assignment to pi2ad_addrack_reg ignored, since the identifier is never used

Elaborating entity <plbv46_write_module> (architecture <implementation>) with generics from library <mpmc_v6_00_a>.
WARNING:HDLCompiler:321 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_write_module.vhd" Line 256: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_write_module.vhd" Line 265: Comparison between arrays of unequal length always returns TRUE.
Case statement is complete. Others clause is never selected and therefore discarded.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_write_module.vhd" Line 559: Assignment to wr2pi_wrfifo_push_reg ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_write_module.vhd" Line 2145: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <plbv46_rd_support_single> (architecture <implementation>) with generics from library <mpmc_v6_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 528: Assignment to sig_get_next_fifo_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 741: Assignment to sig_doing_a_single_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 866: Assignment to sm_xfer_done ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 1021: Assignment to sig_make_fifo_dreg_stale ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 1034: Assignment to sig_clr_fifo_read_dreg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 1183: Assignment to sig_npi_rdcnt_neq_0_dly1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 1487: Assignment to sig_steer_addr_incr ignored, since the identifier is never used

Elaborating entity <plbv46_data_steer_mirror> (architecture <implementation>) with generics from library <mpmc_v6_00_a>.
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 1831: Assignment to sig_advance_data2plb_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 1895: Assignment to sig_cmd_busy_reg_dly ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd" Line 429: Net <sig_steer_addr_incr[4]> does not have a driver.
Back to verilog to continue elaboration
WARNING:HDLCompiler:634 - "C:/Xilinx/12.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" Line 3477: Net <MEM_DQS_Div_I> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mcb3_lpddr_wrapper>.
    Related source file is "c:/xilinx/alberto/ampliacion_plb_v2/ficheros_p1/pr_1/hdl/mcb3_lpddr_wrapper.v".
    Summary:
	no macro.
Unit <mcb3_lpddr_wrapper> synthesized.

Synthesizing Unit <mpmc>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v".
        C_FAMILY = "spartan6"
        C_BASEFAMILY = "spartan6"
        C_SPEEDGRADE_INT = 2
        C_NUM_PORTS = 1
        C_ALL_PIMS_SHARE_ADDRESSES = 1
        C_MPMC_BASEADDR = -1946157056
        C_MPMC_HIGHADDR = -1879048193
        C_SDMA_CTRL_BASEADDR = -1
        C_SDMA_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_BASEADDR = -1
        C_MPMC_CTRL_HIGHADDR = 0
        C_MPMC_CTRL_AWIDTH = 32
        C_MPMC_CTRL_DWIDTH = 64
        C_MPMC_CTRL_NATIVE_DWIDTH = 32
        C_MPMC_CTRL_NUM_MASTERS = 1
        C_MPMC_CTRL_MID_WIDTH = 1
        C_MPMC_CTRL_P2P = 1
        C_MPMC_CTRL_SUPPORT_BURSTS = 0
        C_MPMC_CTRL_SMALLEST_MASTER = 32
        C_NUM_IDELAYCTRL = 1
        C_IODELAY_GRP = "MCB3_LPDDR"
        C_MAX_REQ_ALLOWED = 1
        C_ARB_PIPELINE = 1
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_ARB_USE_DEFAULT = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB0_NUM_SLOTS = 8
        C_PM_ENABLE = 0
        C_PM_DC_WIDTH = 48
        C_PM_GC_CNTR = 1
        C_PM_GC_WIDTH = 48
        C_PM_SHIFT_CNT_BY = 1
        C_SKIP_SIM_INIT_DELAY = 0
        C_FAST_SIM_CALIBRATION = 1'b0
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 0
        C_USE_MCB_S6_PHY = 1
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_DEBUG_REG_ENABLE = 0
        C_SPECIAL_BOARD = "NONE"
        C_PORT_CONFIG = 1
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "FALSE"
        C_MEM_SKIP_IN_TERM_CAL = 1
        C_MEM_SKIP_DYNAMIC_CAL = 1
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_INCDEC_THRESHOLD = 32'b00000000000000000000000000000010
        C_MEM_CHECK_MAX_INDELAY = 0
        C_MEM_CHECK_MAX_TAP_REG = 0
        C_MEM_TZQINIT_MAXCNT = 512
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MPMC_MCB_DRP_CLK_PRESENT = 0
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 2500
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_MEM_TYPE = "LPDDR"
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_CAS_LATENCY = 3
        C_MEM_ODT_TYPE = 0
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK0_PERIOD_PS = 15000
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_DATA_WIDTH = 16
        C_MEM_DM_WIDTH = 2
        C_MEM_DQS_WIDTH = 2
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_DDR2_DQSN_ENABLE = 1
        C_INCLUDE_ECC_SUPPORT = 0
        C_ECC_DEFAULT_ON = 1
        C_INCLUDE_ECC_TEST = 0
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_ECC_DATA_WIDTH = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DQS_WIDTH = 0
        C_MEM_PART_NUM_BANK_BITS = 2
        C_MEM_PART_NUM_ROW_BITS = 13
        C_MEM_PART_NUM_COL_BITS = 10
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TRAS = 40000
        C_MEM_PART_TRCD = 15000
        C_MEM_PART_TRP = 15000
        C_MEM_PART_TRFC = 97500
        C_MEM_PART_TWTR = 2
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_TBY4TAPVALUE = 9999
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = 5
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 0
        C_MEM_NDQS_COL1 = 0
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MAINT_PRESCALER_PERIOD = 200000
        C_PIM0_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM0_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM0_OFFSET = 32'b00000000000000000000000000000000
        C_PIM0_DATA_WIDTH = 64
        C_PIM0_BASETYPE = 2
        C_PIM0_SUBTYPE = "PLB"
        C_PIM0_B_SUBTYPE = "PLB"
        C_XCL0_LINESIZE = 4
        C_XCL0_WRITEXFER = 1
        C_XCL0_PIPE_STAGES = 2
        C_XCL0_B_IN_USE = 0
        C_XCL0_B_LINESIZE = 4
        C_XCL0_B_WRITEXFER = 1
        C_SPLB0_AWIDTH = 32
        C_SPLB0_DWIDTH = 32
        C_SPLB0_NATIVE_DWIDTH = 32
        C_SPLB0_NUM_MASTERS = 2
        C_SPLB0_MID_WIDTH = 1
        C_SPLB0_P2P = 0
        C_SPLB0_SUPPORT_BURSTS = 0
        C_SPLB0_SMALLEST_MASTER = 32
        C_SDMA_CTRL0_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL0_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL0_AWIDTH = 32
        C_SDMA_CTRL0_DWIDTH = 64
        C_SDMA_CTRL0_NATIVE_DWIDTH = 32
        C_SDMA_CTRL0_NUM_MASTERS = 1
        C_SDMA_CTRL0_MID_WIDTH = 1
        C_SDMA_CTRL0_P2P = 1
        C_SDMA_CTRL0_SUPPORT_BURSTS = 0
        C_SDMA_CTRL0_SMALLEST_MASTER = 32
        C_SDMA0_COMPLETED_ERR_TX = 1
        C_SDMA0_COMPLETED_ERR_RX = 1
        C_SDMA0_PRESCALAR = 1023
        C_SDMA0_PI2LL_CLK_RATIO = 1
        C_PPC440MC0_BURST_LENGTH = 4
        C_PPC440MC0_PIPE_STAGES = 1
        C_VFBC0_CMD_FIFO_DEPTH = 32
        C_VFBC0_CMD_AFULL_COUNT = 3
        C_VFBC0_RDWD_DATA_WIDTH = 32
        C_VFBC0_RDWD_FIFO_DEPTH = 1024
        C_VFBC0_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI0_ADDRACK_PIPELINE = 1
        C_PI0_RD_FIFO_TYPE = "BRAM"
        C_PI0_WR_FIFO_TYPE = "BRAM"
        C_PI0_RD_FIFO_APP_PIPELINE = 1
        C_PI0_RD_FIFO_MEM_PIPELINE = 1
        C_PI0_WR_FIFO_APP_PIPELINE = 1
        C_PI0_WR_FIFO_MEM_PIPELINE = 1
        C_PI0_PM_USED = 1
        C_PI0_PM_DC_CNTR = 1
        C_PIM1_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM1_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM1_OFFSET = 32'b00000000000000000000000000000000
        C_PIM1_DATA_WIDTH = 64
        C_PIM1_BASETYPE = 0
        C_PIM1_SUBTYPE = "INACTIVE"
        C_PIM1_B_SUBTYPE = "INACTIVE"
        C_XCL1_LINESIZE = 4
        C_XCL1_WRITEXFER = 1
        C_XCL1_PIPE_STAGES = 2
        C_XCL1_B_IN_USE = 0
        C_XCL1_B_LINESIZE = 4
        C_XCL1_B_WRITEXFER = 1
        C_SPLB1_AWIDTH = 32
        C_SPLB1_DWIDTH = 64
        C_SPLB1_NATIVE_DWIDTH = 64
        C_SPLB1_NUM_MASTERS = 1
        C_SPLB1_MID_WIDTH = 1
        C_SPLB1_P2P = 1
        C_SPLB1_SUPPORT_BURSTS = 0
        C_SPLB1_SMALLEST_MASTER = 32
        C_SDMA_CTRL1_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL1_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL1_AWIDTH = 32
        C_SDMA_CTRL1_DWIDTH = 64
        C_SDMA_CTRL1_NATIVE_DWIDTH = 32
        C_SDMA_CTRL1_NUM_MASTERS = 1
        C_SDMA_CTRL1_MID_WIDTH = 1
        C_SDMA_CTRL1_P2P = 1
        C_SDMA_CTRL1_SUPPORT_BURSTS = 0
        C_SDMA_CTRL1_SMALLEST_MASTER = 32
        C_SDMA1_COMPLETED_ERR_TX = 1
        C_SDMA1_COMPLETED_ERR_RX = 1
        C_SDMA1_PRESCALAR = 1023
        C_SDMA1_PI2LL_CLK_RATIO = 1
        C_PPC440MC1_BURST_LENGTH = 4
        C_PPC440MC1_PIPE_STAGES = 1
        C_VFBC1_CMD_FIFO_DEPTH = 32
        C_VFBC1_CMD_AFULL_COUNT = 3
        C_VFBC1_RDWD_DATA_WIDTH = 32
        C_VFBC1_RDWD_FIFO_DEPTH = 1024
        C_VFBC1_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI1_ADDRACK_PIPELINE = 1
        C_PI1_RD_FIFO_TYPE = "BRAM"
        C_PI1_WR_FIFO_TYPE = "BRAM"
        C_PI1_RD_FIFO_APP_PIPELINE = 1
        C_PI1_RD_FIFO_MEM_PIPELINE = 1
        C_PI1_WR_FIFO_APP_PIPELINE = 1
        C_PI1_WR_FIFO_MEM_PIPELINE = 1
        C_PI1_PM_USED = 1
        C_PI1_PM_DC_CNTR = 1
        C_PIM2_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM2_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM2_OFFSET = 32'b00000000000000000000000000000000
        C_PIM2_DATA_WIDTH = 64
        C_PIM2_BASETYPE = 0
        C_PIM2_SUBTYPE = "INACTIVE"
        C_PIM2_B_SUBTYPE = "INACTIVE"
        C_XCL2_LINESIZE = 4
        C_XCL2_WRITEXFER = 1
        C_XCL2_PIPE_STAGES = 2
        C_XCL2_B_IN_USE = 0
        C_XCL2_B_LINESIZE = 4
        C_XCL2_B_WRITEXFER = 1
        C_SPLB2_AWIDTH = 32
        C_SPLB2_DWIDTH = 64
        C_SPLB2_NATIVE_DWIDTH = 64
        C_SPLB2_NUM_MASTERS = 1
        C_SPLB2_MID_WIDTH = 1
        C_SPLB2_P2P = 1
        C_SPLB2_SUPPORT_BURSTS = 0
        C_SPLB2_SMALLEST_MASTER = 32
        C_SDMA_CTRL2_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL2_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL2_AWIDTH = 32
        C_SDMA_CTRL2_DWIDTH = 64
        C_SDMA_CTRL2_NATIVE_DWIDTH = 32
        C_SDMA_CTRL2_NUM_MASTERS = 1
        C_SDMA_CTRL2_MID_WIDTH = 1
        C_SDMA_CTRL2_P2P = 1
        C_SDMA_CTRL2_SUPPORT_BURSTS = 0
        C_SDMA_CTRL2_SMALLEST_MASTER = 32
        C_SDMA2_COMPLETED_ERR_TX = 1
        C_SDMA2_COMPLETED_ERR_RX = 1
        C_SDMA2_PRESCALAR = 1023
        C_SDMA2_PI2LL_CLK_RATIO = 1
        C_PPC440MC2_BURST_LENGTH = 4
        C_PPC440MC2_PIPE_STAGES = 1
        C_VFBC2_CMD_FIFO_DEPTH = 32
        C_VFBC2_CMD_AFULL_COUNT = 3
        C_VFBC2_RDWD_DATA_WIDTH = 32
        C_VFBC2_RDWD_FIFO_DEPTH = 1024
        C_VFBC2_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI2_ADDRACK_PIPELINE = 1
        C_PI2_RD_FIFO_TYPE = "BRAM"
        C_PI2_WR_FIFO_TYPE = "BRAM"
        C_PI2_RD_FIFO_APP_PIPELINE = 1
        C_PI2_RD_FIFO_MEM_PIPELINE = 1
        C_PI2_WR_FIFO_APP_PIPELINE = 1
        C_PI2_WR_FIFO_MEM_PIPELINE = 1
        C_PI2_PM_USED = 1
        C_PI2_PM_DC_CNTR = 1
        C_PIM3_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM3_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM3_OFFSET = 32'b00000000000000000000000000000000
        C_PIM3_DATA_WIDTH = 64
        C_PIM3_BASETYPE = 0
        C_PIM3_SUBTYPE = "INACTIVE"
        C_PIM3_B_SUBTYPE = "INACTIVE"
        C_XCL3_LINESIZE = 4
        C_XCL3_WRITEXFER = 1
        C_XCL3_PIPE_STAGES = 2
        C_XCL3_B_IN_USE = 0
        C_XCL3_B_LINESIZE = 4
        C_XCL3_B_WRITEXFER = 1
        C_SPLB3_AWIDTH = 32
        C_SPLB3_DWIDTH = 64
        C_SPLB3_NATIVE_DWIDTH = 64
        C_SPLB3_NUM_MASTERS = 1
        C_SPLB3_MID_WIDTH = 1
        C_SPLB3_P2P = 1
        C_SPLB3_SUPPORT_BURSTS = 0
        C_SPLB3_SMALLEST_MASTER = 32
        C_SDMA_CTRL3_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL3_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL3_AWIDTH = 32
        C_SDMA_CTRL3_DWIDTH = 64
        C_SDMA_CTRL3_NATIVE_DWIDTH = 32
        C_SDMA_CTRL3_NUM_MASTERS = 1
        C_SDMA_CTRL3_MID_WIDTH = 1
        C_SDMA_CTRL3_P2P = 1
        C_SDMA_CTRL3_SUPPORT_BURSTS = 0
        C_SDMA_CTRL3_SMALLEST_MASTER = 32
        C_SDMA3_COMPLETED_ERR_TX = 1
        C_SDMA3_COMPLETED_ERR_RX = 1
        C_SDMA3_PRESCALAR = 1023
        C_SDMA3_PI2LL_CLK_RATIO = 1
        C_PPC440MC3_BURST_LENGTH = 4
        C_PPC440MC3_PIPE_STAGES = 1
        C_VFBC3_CMD_FIFO_DEPTH = 32
        C_VFBC3_CMD_AFULL_COUNT = 3
        C_VFBC3_RDWD_DATA_WIDTH = 32
        C_VFBC3_RDWD_FIFO_DEPTH = 1024
        C_VFBC3_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI3_ADDRACK_PIPELINE = 1
        C_PI3_RD_FIFO_TYPE = "BRAM"
        C_PI3_WR_FIFO_TYPE = "BRAM"
        C_PI3_RD_FIFO_APP_PIPELINE = 1
        C_PI3_RD_FIFO_MEM_PIPELINE = 1
        C_PI3_WR_FIFO_APP_PIPELINE = 1
        C_PI3_WR_FIFO_MEM_PIPELINE = 1
        C_PI3_PM_USED = 1
        C_PI3_PM_DC_CNTR = 1
        C_PIM4_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM4_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM4_OFFSET = 32'b00000000000000000000000000000000
        C_PIM4_DATA_WIDTH = 64
        C_PIM4_BASETYPE = 0
        C_PIM4_SUBTYPE = "INACTIVE"
        C_PIM4_B_SUBTYPE = "INACTIVE"
        C_XCL4_LINESIZE = 4
        C_XCL4_WRITEXFER = 1
        C_XCL4_PIPE_STAGES = 2
        C_XCL4_B_IN_USE = 0
        C_XCL4_B_LINESIZE = 4
        C_XCL4_B_WRITEXFER = 1
        C_SPLB4_AWIDTH = 32
        C_SPLB4_DWIDTH = 64
        C_SPLB4_NATIVE_DWIDTH = 64
        C_SPLB4_NUM_MASTERS = 1
        C_SPLB4_MID_WIDTH = 1
        C_SPLB4_P2P = 1
        C_SPLB4_SUPPORT_BURSTS = 0
        C_SPLB4_SMALLEST_MASTER = 32
        C_SDMA_CTRL4_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL4_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL4_AWIDTH = 32
        C_SDMA_CTRL4_DWIDTH = 64
        C_SDMA_CTRL4_NATIVE_DWIDTH = 32
        C_SDMA_CTRL4_NUM_MASTERS = 1
        C_SDMA_CTRL4_MID_WIDTH = 1
        C_SDMA_CTRL4_P2P = 1
        C_SDMA_CTRL4_SUPPORT_BURSTS = 0
        C_SDMA_CTRL4_SMALLEST_MASTER = 32
        C_SDMA4_COMPLETED_ERR_TX = 1
        C_SDMA4_COMPLETED_ERR_RX = 1
        C_SDMA4_PRESCALAR = 1023
        C_SDMA4_PI2LL_CLK_RATIO = 1
        C_PPC440MC4_BURST_LENGTH = 4
        C_PPC440MC4_PIPE_STAGES = 1
        C_VFBC4_CMD_FIFO_DEPTH = 32
        C_VFBC4_CMD_AFULL_COUNT = 3
        C_VFBC4_RDWD_DATA_WIDTH = 32
        C_VFBC4_RDWD_FIFO_DEPTH = 1024
        C_VFBC4_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI4_ADDRACK_PIPELINE = 1
        C_PI4_RD_FIFO_TYPE = "BRAM"
        C_PI4_WR_FIFO_TYPE = "BRAM"
        C_PI4_RD_FIFO_APP_PIPELINE = 1
        C_PI4_RD_FIFO_MEM_PIPELINE = 1
        C_PI4_WR_FIFO_APP_PIPELINE = 1
        C_PI4_WR_FIFO_MEM_PIPELINE = 1
        C_PI4_PM_USED = 1
        C_PI4_PM_DC_CNTR = 1
        C_PIM5_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM5_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM5_OFFSET = 32'b00000000000000000000000000000000
        C_PIM5_DATA_WIDTH = 64
        C_PIM5_BASETYPE = 0
        C_PIM5_SUBTYPE = "INACTIVE"
        C_PIM5_B_SUBTYPE = "INACTIVE"
        C_XCL5_LINESIZE = 4
        C_XCL5_WRITEXFER = 1
        C_XCL5_PIPE_STAGES = 2
        C_XCL5_B_IN_USE = 0
        C_XCL5_B_LINESIZE = 4
        C_XCL5_B_WRITEXFER = 1
        C_SPLB5_AWIDTH = 32
        C_SPLB5_DWIDTH = 64
        C_SPLB5_NATIVE_DWIDTH = 64
        C_SPLB5_NUM_MASTERS = 1
        C_SPLB5_MID_WIDTH = 1
        C_SPLB5_P2P = 1
        C_SPLB5_SUPPORT_BURSTS = 0
        C_SPLB5_SMALLEST_MASTER = 32
        C_SDMA_CTRL5_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL5_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL5_AWIDTH = 32
        C_SDMA_CTRL5_DWIDTH = 64
        C_SDMA_CTRL5_NATIVE_DWIDTH = 32
        C_SDMA_CTRL5_NUM_MASTERS = 1
        C_SDMA_CTRL5_MID_WIDTH = 1
        C_SDMA_CTRL5_P2P = 1
        C_SDMA_CTRL5_SUPPORT_BURSTS = 0
        C_SDMA_CTRL5_SMALLEST_MASTER = 32
        C_SDMA5_COMPLETED_ERR_TX = 1
        C_SDMA5_COMPLETED_ERR_RX = 1
        C_SDMA5_PRESCALAR = 1023
        C_SDMA5_PI2LL_CLK_RATIO = 1
        C_PPC440MC5_BURST_LENGTH = 4
        C_PPC440MC5_PIPE_STAGES = 1
        C_VFBC5_CMD_FIFO_DEPTH = 32
        C_VFBC5_CMD_AFULL_COUNT = 3
        C_VFBC5_RDWD_DATA_WIDTH = 32
        C_VFBC5_RDWD_FIFO_DEPTH = 1024
        C_VFBC5_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI5_ADDRACK_PIPELINE = 1
        C_PI5_RD_FIFO_TYPE = "BRAM"
        C_PI5_WR_FIFO_TYPE = "BRAM"
        C_PI5_RD_FIFO_APP_PIPELINE = 1
        C_PI5_RD_FIFO_MEM_PIPELINE = 1
        C_PI5_WR_FIFO_APP_PIPELINE = 1
        C_PI5_WR_FIFO_MEM_PIPELINE = 1
        C_PI5_PM_USED = 1
        C_PI5_PM_DC_CNTR = 1
        C_PIM6_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM6_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM6_OFFSET = 32'b00000000000000000000000000000000
        C_PIM6_DATA_WIDTH = 64
        C_PIM6_BASETYPE = 0
        C_PIM6_SUBTYPE = "INACTIVE"
        C_PIM6_B_SUBTYPE = "INACTIVE"
        C_XCL6_LINESIZE = 4
        C_XCL6_WRITEXFER = 1
        C_XCL6_PIPE_STAGES = 2
        C_XCL6_B_IN_USE = 0
        C_XCL6_B_LINESIZE = 4
        C_XCL6_B_WRITEXFER = 1
        C_SPLB6_AWIDTH = 32
        C_SPLB6_DWIDTH = 64
        C_SPLB6_NATIVE_DWIDTH = 64
        C_SPLB6_NUM_MASTERS = 1
        C_SPLB6_MID_WIDTH = 1
        C_SPLB6_P2P = 1
        C_SPLB6_SUPPORT_BURSTS = 0
        C_SPLB6_SMALLEST_MASTER = 32
        C_SDMA_CTRL6_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL6_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL6_AWIDTH = 32
        C_SDMA_CTRL6_DWIDTH = 64
        C_SDMA_CTRL6_NATIVE_DWIDTH = 32
        C_SDMA_CTRL6_NUM_MASTERS = 1
        C_SDMA_CTRL6_MID_WIDTH = 1
        C_SDMA_CTRL6_P2P = 1
        C_SDMA_CTRL6_SUPPORT_BURSTS = 0
        C_SDMA_CTRL6_SMALLEST_MASTER = 32
        C_SDMA6_COMPLETED_ERR_TX = 1
        C_SDMA6_COMPLETED_ERR_RX = 1
        C_SDMA6_PRESCALAR = 1023
        C_SDMA6_PI2LL_CLK_RATIO = 1
        C_PPC440MC6_BURST_LENGTH = 4
        C_PPC440MC6_PIPE_STAGES = 1
        C_VFBC6_CMD_FIFO_DEPTH = 32
        C_VFBC6_CMD_AFULL_COUNT = 3
        C_VFBC6_RDWD_DATA_WIDTH = 32
        C_VFBC6_RDWD_FIFO_DEPTH = 1024
        C_VFBC6_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI6_ADDRACK_PIPELINE = 1
        C_PI6_RD_FIFO_TYPE = "BRAM"
        C_PI6_WR_FIFO_TYPE = "BRAM"
        C_PI6_RD_FIFO_APP_PIPELINE = 1
        C_PI6_RD_FIFO_MEM_PIPELINE = 1
        C_PI6_WR_FIFO_APP_PIPELINE = 1
        C_PI6_WR_FIFO_MEM_PIPELINE = 1
        C_PI6_PM_USED = 1
        C_PI6_PM_DC_CNTR = 1
        C_PIM7_BASEADDR = 32'b11111111111111111111111111111111
        C_PIM7_HIGHADDR = 32'b00000000000000000000000000000000
        C_PIM7_OFFSET = 32'b00000000000000000000000000000000
        C_PIM7_DATA_WIDTH = 64
        C_PIM7_BASETYPE = 0
        C_PIM7_SUBTYPE = "INACTIVE"
        C_PIM7_B_SUBTYPE = "INACTIVE"
        C_XCL7_LINESIZE = 4
        C_XCL7_WRITEXFER = 1
        C_XCL7_PIPE_STAGES = 2
        C_XCL7_B_IN_USE = 0
        C_XCL7_B_LINESIZE = 4
        C_XCL7_B_WRITEXFER = 1
        C_SPLB7_AWIDTH = 32
        C_SPLB7_DWIDTH = 64
        C_SPLB7_NATIVE_DWIDTH = 64
        C_SPLB7_NUM_MASTERS = 1
        C_SPLB7_MID_WIDTH = 1
        C_SPLB7_P2P = 1
        C_SPLB7_SUPPORT_BURSTS = 0
        C_SPLB7_SMALLEST_MASTER = 32
        C_SDMA_CTRL7_BASEADDR = 32'b11111111111111111111111111111111
        C_SDMA_CTRL7_HIGHADDR = 32'b00000000000000000000000000000000
        C_SDMA_CTRL7_AWIDTH = 32
        C_SDMA_CTRL7_DWIDTH = 64
        C_SDMA_CTRL7_NATIVE_DWIDTH = 32
        C_SDMA_CTRL7_NUM_MASTERS = 1
        C_SDMA_CTRL7_MID_WIDTH = 1
        C_SDMA_CTRL7_P2P = 1
        C_SDMA_CTRL7_SUPPORT_BURSTS = 0
        C_SDMA_CTRL7_SMALLEST_MASTER = 32
        C_SDMA7_COMPLETED_ERR_TX = 1
        C_SDMA7_COMPLETED_ERR_RX = 1
        C_SDMA7_PRESCALAR = 1023
        C_SDMA7_PI2LL_CLK_RATIO = 1
        C_PPC440MC7_BURST_LENGTH = 4
        C_PPC440MC7_PIPE_STAGES = 1
        C_VFBC7_CMD_FIFO_DEPTH = 32
        C_VFBC7_CMD_AFULL_COUNT = 3
        C_VFBC7_RDWD_DATA_WIDTH = 32
        C_VFBC7_RDWD_FIFO_DEPTH = 1024
        C_VFBC7_RD_AEMPTY_WD_AFULL_COUNT = 3
        C_PI7_ADDRACK_PIPELINE = 1
        C_PI7_RD_FIFO_TYPE = "BRAM"
        C_PI7_WR_FIFO_TYPE = "BRAM"
        C_PI7_RD_FIFO_APP_PIPELINE = 1
        C_PI7_RD_FIFO_MEM_PIPELINE = 1
        C_PI7_WR_FIFO_APP_PIPELINE = 1
        C_PI7_WR_FIFO_MEM_PIPELINE = 1
        C_PI7_PM_USED = 1
        C_PI7_PM_DC_CNTR = 1
        C_WR_TRAINING_PORT = 0
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_NCK_PER_CLK = 1
        C_TWR = 0
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 0
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 0
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0
        C_CTRL_AP_ROW_COL_SEL_INDEX = 0
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 0
        C_CTRL_DFI_RAS_N_0_INDEX = 0
        C_CTRL_DFI_CAS_N_0_INDEX = 0
        C_CTRL_DFI_WE_N_0_INDEX = 0
        C_CTRL_DFI_RAS_N_1_INDEX = 0
        C_CTRL_DFI_CAS_N_1_INDEX = 0
        C_CTRL_DFI_WE_N_1_INDEX = 0
        C_CTRL_DP_WRFIFO_POP_INDEX = 0
        C_CTRL_DFI_WRDATA_EN_INDEX = 0
        C_CTRL_DFI_RDDATA_EN_INDEX = 0
        C_CTRL_AP_OTF_ADDR12_INDEX = 0
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 0
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0
        C_CTRL_DP_SIZE_DELAY = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0
        C_CTRL_Q0_DELAY = 0
        C_CTRL_Q1_DELAY = 0
        C_CTRL_Q2_DELAY = 0
        C_CTRL_Q3_DELAY = 0
        C_CTRL_Q4_DELAY = 0
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 0
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 0
        C_CTRL_Q13_DELAY = 0
        C_CTRL_Q14_DELAY = 0
        C_CTRL_Q15_DELAY = 0
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 0
        C_CTRL_Q18_DELAY = 0
        C_CTRL_Q19_DELAY = 0
        C_CTRL_Q20_DELAY = 0
        C_CTRL_Q21_DELAY = 0
        C_CTRL_Q22_DELAY = 0
        C_CTRL_Q23_DELAY = 0
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_SKIP_1_VALUE = 15
        C_SKIP_2_VALUE = 15
        C_SKIP_3_VALUE = 15
        C_SKIP_4_VALUE = 20
        C_SKIP_5_VALUE = 36
        C_SKIP_6_VALUE = 20
        C_SKIP_7_VALUE = 36
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001101
        C_BASEADDR_CTRL1 = 12'b000000001110
        C_HIGHADDR_CTRL1 = 12'b000000010111
        C_BASEADDR_CTRL2 = 12'b000000011000
        C_HIGHADDR_CTRL2 = 12'b000000100101
        C_BASEADDR_CTRL3 = 12'b000000100110
        C_HIGHADDR_CTRL3 = 12'b000000101111
        C_BASEADDR_CTRL4 = 12'b000000110000
        C_HIGHADDR_CTRL4 = 12'b000000111101
        C_BASEADDR_CTRL5 = 12'b000000111110
        C_HIGHADDR_CTRL5 = 12'b000001000111
        C_BASEADDR_CTRL6 = 12'b000001001000
        C_HIGHADDR_CTRL6 = 12'b000001011011
        C_BASEADDR_CTRL7 = 12'b000001011100
        C_HIGHADDR_CTRL7 = 12'b000001101010
        C_BASEADDR_CTRL8 = 12'b000001101011
        C_HIGHADDR_CTRL8 = 12'b000010000110
        C_BASEADDR_CTRL9 = 12'b000010000111
        C_HIGHADDR_CTRL9 = 12'b000010011101
        C_BASEADDR_CTRL10 = 12'b000010011110
        C_HIGHADDR_CTRL10 = 12'b000010100101
        C_BASEADDR_CTRL11 = 12'b000010100110
        C_HIGHADDR_CTRL11 = 12'b000010101101
        C_BASEADDR_CTRL12 = 12'b000010101110
        C_HIGHADDR_CTRL12 = 12'b000010110101
        C_BASEADDR_CTRL13 = 12'b000010110110
        C_HIGHADDR_CTRL13 = 12'b000010111101
        C_BASEADDR_CTRL14 = 12'b000010111110
        C_HIGHADDR_CTRL14 = 12'b000011010000
        C_BASEADDR_CTRL15 = 12'b000011010001
        C_HIGHADDR_CTRL15 = 12'b000011011000
        C_BASEADDR_CTRL16 = 12'b000011011001
        C_HIGHADDR_CTRL16 = 12'b000011011010
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_04 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_07 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_09 = 256'b0000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100
        C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000
        C_CTRL_BRAM_INIT_0C = 256'b0000000000000000010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100
        C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_0E = 256'b0000000000000000000010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_10 = 256'b0000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100
        C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100
        C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100
        C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101
        C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_15 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0001000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001
        C_CTRL_BRAM_INITP_01 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001
        C_CTRL_BRAM_INITP_02 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    Set property "syn_maxfan = 20" for signal <Rst_tocore<6>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<6>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<5>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<5>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<4>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<4>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<3>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<3>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<2>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<2>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<1>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<1>>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore<0>>.
    Set property "equivalent_register_removal = no" for signal <Rst_tocore<0>>.
    Set property "syn_maxfan = 20" for signal <Rst_topim>.
    Set property "equivalent_register_removal = no" for signal <Rst_topim>.
    Set property "syn_maxfan = 20" for signal <Rst_tocore_tmp>.
WARNING:Xst:647 - Input <FSL0_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Data<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_D<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Rem<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_Size<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_BE<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddress<0:35>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteData<0:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCByteEnable<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Data_BE<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_ABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_masterID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_BE<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_size<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_type<0:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrDBus<0:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA0_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL0_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM0_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC0_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC0_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA1_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL1_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM1_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC1_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC1_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA2_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL2_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM2_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC2_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC2_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA3_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL3_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM3_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC3_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC3_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA4_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL4_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM4_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC4_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC4_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA5_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL5_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM5_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC5_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC5_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA6_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL6_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM6_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC6_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC6_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB6_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_M_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_B_S_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_TX_Dst_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOF> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_SOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_EOP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA7_RX_Src_Rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SDMA_CTRL7_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_AddrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Push> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Pop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_WrFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PIM7_RdFIFO_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCReadNotWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCAddressValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCWriteDataValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCBankConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PPC440MC7_MIMCRowConflict> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Cmd_End> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Wd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_End_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <VFBC7_Rd_Flush> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB7_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_PAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MPMC_CTRL_PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DDR2_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_Clk_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_Clk_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_CE_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_CS_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_ODT_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_BankAddr_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_Addr_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_DM_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Debug_Ctrl_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <ECC_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Static_Phy_Reg_Out> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_RAS_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_CAS_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_WE_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_Reset_n_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc.v" line 4256: Output port <Mem_DQS_Div_O> of the instance <mpmc_core_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <MEM_DQS_Div_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <Rst_d2>.
    Found 1-bit register for signal <Rst_topim>.
    Found 1-bit register for signal <Rst_tocore_tmp>.
    Found 1-bit register for signal <Rst_tocore<0>>.
    Found 1-bit register for signal <Rst_tocore<1>>.
    Found 1-bit register for signal <Rst_tocore<2>>.
    Found 1-bit register for signal <Rst_tocore<3>>.
    Found 1-bit register for signal <Rst_tocore<4>>.
    Found 1-bit register for signal <Rst_tocore<5>>.
    Found 1-bit register for signal <Rst_tocore<6>>.
    Found 1-bit register for signal <Rst270>.
    Found 1-bit register for signal <Rst90>.
    Found 1-bit register for signal <Rst_d1>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <mpmc> synthesized.

Synthesizing Unit <mpmc_core>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_core.v".
        C_FAMILY = "spartan6"
        C_USE_MIG_S3_PHY = 0
        C_USE_MIG_V4_PHY = 0
        C_USE_MIG_V5_PHY = 0
        C_USE_MIG_V6_PHY = 0
        C_USE_MCB_S6_PHY = 1
        C_IODELAY_GRP = "MCB3_LPDDR"
        C_SPEEDGRADE_INT = 2
        C_MEM_TYPE = "LPDDR"
        C_SKIP_INIT_DELAY = 1'b0
        C_FAST_CALIBRATION = 1'b0
        C_MMCM_ADV_PS_WA = "ON"
        C_DEBUG_REG_ENABLE = 0
        C_USE_STATIC_PHY = 0
        C_STATIC_PHY_RDDATA_CLK_SEL = 0
        C_STATIC_PHY_RDDATA_SWAP_RISE = 0
        C_STATIC_PHY_RDEN_DELAY = 5
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "FALSE"
        C_MEM_SKIP_IN_TERM_CAL = 1
        C_MEM_SKIP_DYNAMIC_CAL = 1
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 512
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 2500
        C_MCB_USE_EXTERNAL_BUFPLL = 0
        C_INCLUDE_ECC_SUPPORT = 0
        C_INCLUDE_ECC_TEST = 0
        C_ECC_DEFAULT_ON = 1
        C_ECC_SEC_THRESHOLD = 1
        C_ECC_DEC_THRESHOLD = 1
        C_ECC_PEC_THRESHOLD = 1
        C_IS_DDR = 1'b1
        C_SPECIAL_BOARD = 0
        C_NUM_PORTS = 1
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = -1
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_WRLVL = 1
        C_IDELAY_CLK_FREQ = "DEFAULT"
        C_MEM_PHASE_DETECT = "DEFAULT"
        C_MEM_IBUF_LPWR_MODE = "DEFAULT"
        C_MEM_IODELAY_HP_MODE = "DEFAULT"
        C_MEM_SIM_INIT_OPTION = "DEFAULT"
        C_MEM_SIM_CAL_OPTION = "DEFAULT"
        C_MEM_CAL_WIDTH = "DEFAULT"
        C_MEM_NDQS_COL0 = 0
        C_MEM_NDQS_COL1 = 0
        C_MEM_NDQS_COL2 = 0
        C_MEM_NDQS_COL3 = 0
        C_MEM_DQS_LOC_COL0 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL1 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL2 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_LOC_COL3 = 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_IO_COL = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQ_IO_MS = 72'b000000000000000000000000000000000000000000000000000000000000000000000000
        C_MEM_DQS_MATCHED = 1'b0
        C_MEM_CAS_LATENCY0 = 3
        C_MEM_CAS_LATENCY1 = 0
        C_MEM_BURST_LENGTH = 4'b0100
        C_MEM_ADDITIVE_LATENCY = 0
        C_MEM_ODT_TYPE = 0
        C_MEM_REDUCED_DRV = 0
        C_MEM_REG_DIMM = 0
        C_MPMC_CLK_PERIOD = 15000
        C_MEM_PART_TRAS = 40000
        C_MEM_PART_TRCD = 15000
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 15000
        C_MEM_PART_TRFC = 97500
        C_MEM_PART_TWTR = 2
        C_MEM_PART_TRTP = 7500
        C_MEM_PART_TPRDI = 1000000
        C_MEM_PART_TZQI = 128000000
        C_MEM_DDR2_ENABLE = 1'b0
        C_MEM_DQSN_ENABLE = 1'b0
        C_MEM_DQS_GATE_EN = 1'b1
        C_MEM_IDEL_HIGH_PERF = "FALSE"
        C_MEM_CLK_WIDTH = 1
        C_MEM_ODT_WIDTH = 1
        C_MEM_CE_WIDTH = 1
        C_MEM_CS_N_WIDTH = 1
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_DATA_WIDTH = 16
        C_MEM_DATA_WIDTH_INT = 32'b00000000000000000000000000100000
        C_ECC_DATA_WIDTH = 0
        C_ECC_DATA_WIDTH_INT = 0
        C_ECC_DM_WIDTH = 0
        C_ECC_DM_WIDTH_INT = 32'b00000000000000000000000000000000
        C_ECC_DQS_WIDTH = 0
        C_ECC_DQS_WIDTH_INT = 32'b00000000000000000000000000000000
        C_MEM_DM_WIDTH = 2
        C_MEM_DM_WIDTH_INT = 32'b00000000000000000000000000000100
        C_MEM_DQS_WIDTH = 2
        C_MEM_DQS_WIDTH_INT = 32'b00000000000000000000000000000100
        C_MEM_BITS_DATA_PER_DQS = 8
        C_MEM_NUM_DIMMS = 1
        C_MEM_NUM_RANKS = 1
        C_MEM_SUPPORTED_TOTAL_OFFSETS = 32'b00000100000000000000000000000000
        C_MEM_SUPPORTED_DIMM_OFFSETS = 32'b00000100000000000000000000000000
        C_MEM_SUPPORTED_RANK_OFFSETS = 32'b00000100000000000000000000000000
        C_MEM_SUPPORTED_BANK_OFFSETS = 32'b00000001000000000000000000000000
        C_MEM_SUPPORTED_ROW_OFFSETS = 32'b00000000000000000000100000000000
        C_MEM_SUPPORTED_COL_OFFSETS = 32'b00000000000000000000000000000010
        C_WR_TRAINING_PORT = 0
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 32
        C_PI_DATA_WIDTH = 8'b00000000
        C_PI_RD_FIFO_TYPE = 16'b1010101010101010
        C_PI_WR_FIFO_TYPE = 16'b1010101010101010
        C_RD_FIFO_APP_PIPELINE = 8'b11111111
        C_RD_FIFO_MEM_PIPELINE = 8'b11111111
        C_WR_FIFO_APP_PIPELINE = 8'b11111111
        C_WR_FIFO_MEM_PIPELINE = 8'b11111111
        C_PIX_BE_WIDTH_MAX = 4
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_WR_DATAPATH_TML_PIPELINE = 1
        C_RD_DATAPATH_TML_MAX_FANOUT = 0
        C_AP_PIPELINE1 = 1'b1
        C_AP_PIPELINE2 = 1'b1
        C_NUM_CTRL_SIGNALS = 36
        C_PIPELINE_ADDRACK = 8'b11111111
        C_CP_PIPELINE = 1'b1
        C_ARB_PIPELINE = 1
        C_MAX_REQ_ALLOWED = 1
        C_REQ_PENDING_CNTR_WIDTH = 1
        C_REFRESH_CNT_MAX = 520
        C_REFRESH_CNT_WIDTH = 10
        C_MAINT_PRESCALER_DIV = 13
        C_REFRESH_TIMER_DIV = 37
        C_PERIODIC_RD_TIMER_DIV = 5
        C_MAINT_PRESCALER_PERIOD_NS = 200
        C_ZQ_TIMER_DIV = 640000
        C_ECC_NUM_REG = 16
        C_STATIC_PHY_NUM_REG = 1
        C_WORD_WRITE_SEQ = 0
        C_WORD_READ_SEQ = 1
        C_DOUBLEWORD_WRITE_SEQ = 2
        C_DOUBLEWORD_READ_SEQ = 3
        C_CL4_WRITE_SEQ = 4
        C_CL4_READ_SEQ = 5
        C_CL8_WRITE_SEQ = 6
        C_CL8_READ_SEQ = 7
        C_B16_WRITE_SEQ = 8
        C_B16_READ_SEQ = 9
        C_B32_WRITE_SEQ = 10
        C_B32_READ_SEQ = 11
        C_B64_WRITE_SEQ = 12
        C_B64_READ_SEQ = 13
        C_NOP_SEQ = 15
        C_REFH_SEQ = 14
        C_NCK_PER_CLK = 1
        C_TWR = 0
        C_CTRL_COMPLETE_INDEX = 0
        C_CTRL_IS_WRITE_INDEX = 0
        C_CTRL_PHYIF_RAS_N_INDEX = 0
        C_CTRL_PHYIF_CAS_N_INDEX = 0
        C_CTRL_PHYIF_WE_N_INDEX = 0
        C_CTRL_RMW_INDEX = 0
        C_CTRL_SKIP_0_INDEX = 0
        C_CTRL_PHYIF_DQS_O_INDEX = 0
        C_CTRL_SKIP_1_INDEX = 0
        C_CTRL_DP_RDFIFO_PUSH_INDEX = 0
        C_CTRL_SKIP_2_INDEX = 0
        C_CTRL_AP_COL_CNT_LOAD_INDEX = 0
        C_CTRL_AP_COL_CNT_ENABLE_INDEX = 0
        C_CTRL_AP_PRECHARGE_ADDR10_INDEX = 0
        C_CTRL_AP_ROW_COL_SEL_INDEX = 0
        C_CTRL_PHYIF_FORCE_DM_INDEX = 0
        C_CTRL_REPEAT4_INDEX = 0
        C_CTRL_DFI_RAS_N_0_INDEX = 0
        C_CTRL_DFI_CAS_N_0_INDEX = 0
        C_CTRL_DFI_WE_N_0_INDEX = 0
        C_CTRL_DFI_RAS_N_1_INDEX = 0
        C_CTRL_DFI_CAS_N_1_INDEX = 0
        C_CTRL_DFI_WE_N_1_INDEX = 0
        C_CTRL_DP_WRFIFO_POP_INDEX = 0
        C_CTRL_DFI_WRDATA_EN_INDEX = 0
        C_CTRL_DFI_RDDATA_EN_INDEX = 0
        C_CTRL_AP_OTF_ADDR12_INDEX = 0
        C_CTRL_ARB_RDMODWR_DELAY = 0
        C_CTRL_AP_COL_DELAY = 0
        C_CTRL_AP_PI_ADDR_CE_DELAY = 0
        C_CTRL_AP_PORT_SELECT_DELAY = 0
        C_CTRL_AP_PIPELINE1_CE_DELAY = 0
        C_CTRL_DP_LOAD_RDWDADDR_DELAY = 0
        C_CTRL_DP_RDFIFO_WHICHPORT_DELAY = 0
        C_CTRL_DP_SIZE_DELAY = 0
        C_CTRL_DP_WRFIFO_WHICHPORT_DELAY = 0
        C_CTRL_PHYIF_DUMMYREADSTART_DELAY = 0
        C_CTRL_Q0_DELAY = 0
        C_CTRL_Q1_DELAY = 0
        C_CTRL_Q2_DELAY = 0
        C_CTRL_Q3_DELAY = 0
        C_CTRL_Q4_DELAY = 0
        C_CTRL_Q5_DELAY = 0
        C_CTRL_Q6_DELAY = 0
        C_CTRL_Q7_DELAY = 0
        C_CTRL_Q8_DELAY = 0
        C_CTRL_Q9_DELAY = 0
        C_CTRL_Q10_DELAY = 0
        C_CTRL_Q11_DELAY = 0
        C_CTRL_Q12_DELAY = 0
        C_CTRL_Q13_DELAY = 0
        C_CTRL_Q14_DELAY = 0
        C_CTRL_Q15_DELAY = 0
        C_CTRL_Q16_DELAY = 0
        C_CTRL_Q17_DELAY = 0
        C_CTRL_Q18_DELAY = 0
        C_CTRL_Q19_DELAY = 0
        C_CTRL_Q20_DELAY = 0
        C_CTRL_Q21_DELAY = 0
        C_CTRL_Q22_DELAY = 0
        C_CTRL_Q23_DELAY = 0
        C_CTRL_Q24_DELAY = 0
        C_CTRL_Q25_DELAY = 0
        C_CTRL_Q26_DELAY = 0
        C_CTRL_Q27_DELAY = 0
        C_CTRL_Q28_DELAY = 0
        C_CTRL_Q29_DELAY = 0
        C_CTRL_Q30_DELAY = 0
        C_CTRL_Q31_DELAY = 0
        C_CTRL_Q32_DELAY = 0
        C_CTRL_Q33_DELAY = 0
        C_CTRL_Q34_DELAY = 0
        C_CTRL_Q35_DELAY = 0
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_BASEADDR_ARB0 = 9'b000000000
        C_HIGHADDR_ARB0 = 32'b00000000000000000000000000000111
        C_BASEADDR_ARB1 = 9'b000010000
        C_HIGHADDR_ARB1 = 9'b000011111
        C_BASEADDR_ARB2 = 9'b000100000
        C_HIGHADDR_ARB2 = 9'b000101111
        C_BASEADDR_ARB3 = 9'b000110000
        C_HIGHADDR_ARB3 = 9'b000111111
        C_BASEADDR_ARB4 = 9'b001000000
        C_HIGHADDR_ARB4 = 9'b001001111
        C_BASEADDR_ARB5 = 9'b001010000
        C_HIGHADDR_ARB5 = 9'b001011111
        C_BASEADDR_ARB6 = 9'b001100000
        C_HIGHADDR_ARB6 = 9'b001101111
        C_BASEADDR_ARB7 = 9'b001110000
        C_HIGHADDR_ARB7 = 9'b001111111
        C_BASEADDR_ARB8 = 9'b010000000
        C_HIGHADDR_ARB8 = 9'b010001111
        C_BASEADDR_ARB9 = 9'b010010000
        C_HIGHADDR_ARB9 = 9'b010011111
        C_BASEADDR_ARB10 = 9'b010100000
        C_HIGHADDR_ARB10 = 9'b010101111
        C_BASEADDR_ARB11 = 9'b010110000
        C_HIGHADDR_ARB11 = 9'b010111111
        C_BASEADDR_ARB12 = 9'b011000000
        C_HIGHADDR_ARB12 = 9'b011001111
        C_BASEADDR_ARB13 = 9'b011010000
        C_HIGHADDR_ARB13 = 9'b011011111
        C_BASEADDR_ARB14 = 9'b011100000
        C_HIGHADDR_ARB14 = 9'b011101111
        C_BASEADDR_ARB15 = 9'b011110000
        C_HIGHADDR_ARB15 = 9'b011111111
        C_ARB_BRAM_SRVAL_A = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_SRVAL_B = 36'b000000000000000000000000000000000000
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_01 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_02 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_03 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_04 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_ARB_BRAM_INIT_05 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_06 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111011010001000000000001111111111110110100010000000000011111111111101101000100000000000111111111111011010001000
        C_ARB_BRAM_INIT_07 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111111111111111
        C_ARB_BRAM_INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_ARB_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_USE_FIXED_BASEADDR_CTRL = 0
        C_B16_REPEAT_CNT = 0
        C_B32_REPEAT_CNT = 0
        C_B64_REPEAT_CNT = 0
        C_ZQCS_REPEAT_CNT = 0
        C_BASEADDR_CTRL0 = 12'b000000000000
        C_HIGHADDR_CTRL0 = 12'b000000001101
        C_BASEADDR_CTRL1 = 12'b000000001110
        C_HIGHADDR_CTRL1 = 12'b000000010111
        C_BASEADDR_CTRL2 = 12'b000000011000
        C_HIGHADDR_CTRL2 = 12'b000000100101
        C_BASEADDR_CTRL3 = 12'b000000100110
        C_HIGHADDR_CTRL3 = 12'b000000101111
        C_BASEADDR_CTRL4 = 12'b000000110000
        C_HIGHADDR_CTRL4 = 12'b000000111101
        C_BASEADDR_CTRL5 = 12'b000000111110
        C_HIGHADDR_CTRL5 = 12'b000001000111
        C_BASEADDR_CTRL6 = 12'b000001001000
        C_HIGHADDR_CTRL6 = 12'b000001011011
        C_BASEADDR_CTRL7 = 12'b000001011100
        C_HIGHADDR_CTRL7 = 12'b000001101010
        C_BASEADDR_CTRL8 = 12'b000001101011
        C_HIGHADDR_CTRL8 = 12'b000010000110
        C_BASEADDR_CTRL9 = 12'b000010000111
        C_HIGHADDR_CTRL9 = 12'b000010011101
        C_BASEADDR_CTRL10 = 12'b000010011110
        C_HIGHADDR_CTRL10 = 12'b000010100101
        C_BASEADDR_CTRL11 = 12'b000010100110
        C_HIGHADDR_CTRL11 = 12'b000010101101
        C_BASEADDR_CTRL12 = 12'b000010101110
        C_HIGHADDR_CTRL12 = 12'b000010110101
        C_BASEADDR_CTRL13 = 12'b000010110110
        C_HIGHADDR_CTRL13 = 12'b000010111101
        C_BASEADDR_CTRL14 = 12'b000010111110
        C_HIGHADDR_CTRL14 = 12'b000011010000
        C_BASEADDR_CTRL15 = 12'b000011010001
        C_HIGHADDR_CTRL15 = 12'b000011011000
        C_BASEADDR_CTRL16 = 12'b000011011001
        C_HIGHADDR_CTRL16 = 12'b000011011010
        C_CTRL_BRAM_SRVAL = 36'b000000000000000000000000001011111100
        C_CTRL_BRAM_INIT_00 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_01 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_02 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_03 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_04 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_05 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000010111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_06 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_07 = 256'b0000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000000101111110000000000000000000000001011111101
        C_CTRL_BRAM_INIT_08 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000010000101110100000000000000000000000001011111100000000000000000000000110111111010000000000000000000101101111010000000000000000001000001011111100
        C_CTRL_BRAM_INIT_09 = 256'b0000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000
        C_CTRL_BRAM_INIT_0A = 256'b0000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100
        C_CTRL_BRAM_INIT_0B = 256'b0000000000000000000101101111010000000000000000001000001011111100000000000000000010000010111111000000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000
        C_CTRL_BRAM_INIT_0C = 256'b0000000000000000010000101110100000000000000000000000011011111100000000000000000000100110111101010000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100
        C_CTRL_BRAM_INIT_0D = 256'b0000000000000000000010010011110000000000000000000001100100100100000000000000000010000000001111000000000000000000100000101111110000000000000000001000001011111000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_0E = 256'b0000000000000000000010010011110000000000000000000010100100100100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_0F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000001001001111000000000000000000001010010010010000000000000000000000100100111100000000000000000000101001001001000000000000000000000010010011110000000000000000000010100100100100
        C_CTRL_BRAM_INIT_10 = 256'b0000000000000000100000101111100000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110100000000000000000000001011111100
        C_CTRL_BRAM_INIT_11 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000010110111101000000000000000000100000101111110000000000000000001000001011111100
        C_CTRL_BRAM_INIT_12 = 256'b0000000000000000000001101111110000000000000000000010011011110100000000000000000000000110111111000000000000000000001001101111010000000000000000000000011011111100000000000000000000100110111101000000000000000000000001101111110000000000000000000010011011110100
        C_CTRL_BRAM_INIT_13 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000001000010111010000000000000000000000001101111110000000000000000000010011011110101
        C_CTRL_BRAM_INIT_14 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_15 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_16 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_17 = 256'b0000000000000000000000101111110000000000000000000100001011101000000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_18 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111100000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_19 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111101000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_1F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_20 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_21 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_22 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_23 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_24 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_25 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_26 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_27 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_28 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_29 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_2F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_30 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_31 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_32 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_33 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_34 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_35 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_36 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_37 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_38 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_39 = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3A = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3B = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3C = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3D = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3E = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INIT_3F = 256'b0000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100000000000000000000000010111111000000000000000000000000101111110000000000000000000000001011111100
        C_CTRL_BRAM_INITP_00 = 256'b0001000100010001000100010001000100010001000100010000000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001000100010001000100010000000100010001000100010001000100010001000100010001000100010001000000000001
        C_CTRL_BRAM_INITP_01 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000010001
        C_CTRL_BRAM_INITP_02 = 256'b0001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100010001000100010001000100010001000100010001000100010001
        C_CTRL_BRAM_INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_CTRL_BRAM_INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        C_SKIP_1_VALUE = 15
        C_SKIP_2_VALUE = 15
        C_SKIP_3_VALUE = 15
        C_SKIP_4_VALUE = 20
        C_SKIP_5_VALUE = 36
        C_SKIP_6_VALUE = 20
        C_SKIP_7_VALUE = 36
        C_PIM0_BASETYPE = 2
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 0
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 64
        C_PI1_BE_WIDTH = 8
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 0
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 64
        C_PI2_BE_WIDTH = 8
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
        C_TBY4TAPVALUE = 48
    Set property "equivalent_register_removal = no" for signal <Ctrl_PhyIF_Force_DM_d1>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i2>.
    Set property "equivalent_register_removal = no" for signal <InitDone>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1a>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_tmp_d1b>.
    Set property "equivalent_register_removal = no" for signal <PhyIF_Ctrl_InitDone_270>.
    Set property "equivalent_register_removal = no" for signal <InitDone_i>.
WARNING:Xst:647 - Input <Rst<6:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_In<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_CE<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ECC_Reg_In<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_CE<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Static_Phy_Reg_In<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk0_DIV2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_200MHz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Mem_2x_CE90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Clk_Rd_Base> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst90> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCM_PSDONE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Idelayctrl_Rdy_O> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Mem_DQS_Div_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Debug_Ctrl_WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Static_Phy_Reg_Out> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Mem_Reset_n_O> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <InitDone>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mpmc_core> synthesized.

Synthesizing Unit <s6_phy_top>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v".
        C_MEM_TYPE = "LPDDR"
        C_PORT_CONFIG = 1
        C_MEM_PART_NUM_COL_BITS = 10
        C_ARB0_NUM_SLOTS = 8
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_MEM_CALIBRATION_MODE = 1
        C_MEM_CALIBRATION_DELAY = "HALF"
        C_MEM_CALIBRATION_SOFT_IP = "FALSE"
        C_MEM_SKIP_IN_TERM_CAL = 1
        C_MEM_SKIP_DYNAMIC_CAL = 1
        C_MEM_SKIP_DYN_IN_TERM = 1
        C_MEM_CALIBRATION_BYPASS = "NO"
        C_MCB_DRP_CLK_PRESENT = 0
        C_MEM_TZQINIT_MAXCNT = 512
        C_MPMC_CLK_MEM_2X_PERIOD_PS = 2500
        C_NUM_PORTS = 1
        C_MEM_PA_SR = 0
        C_MEM_CAS_WR_LATENCY = -1
        C_MEM_AUTO_SR = "ENABLED"
        C_MEM_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DYNAMIC_WRITE_ODT = "OFF"
        C_MEM_CAS_LATENCY0 = 3
        C_MEM_BURST_LENGTH = 4'b0100
        C_MEM_ODT_TYPE = 0
        C_MEM_REDUCED_DRV = 0
        C_MEM_PART_TRAS = 40000
        C_MEM_PART_TRCD = 15000
        C_MEM_PART_TREFI = 7800000
        C_MEM_PART_TWR = 15000
        C_MEM_PART_TRP = 15000
        C_MEM_PART_TRFC = 97500
        C_MEM_PART_TWTR = 2
        C_MEM_PART_TRTP = 7500
        C_MEM_DQSN_ENABLE = 1'b0
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_DATA_WIDTH = 16
        C_PIX_ADDR_WIDTH_MAX = 32
        C_PIX_DATA_WIDTH_MAX = 32
        C_PI_DATA_WIDTH = 8'b00000000
        C_PIX_BE_WIDTH_MAX = 4
        C_PIX_RDWDADDR_WIDTH_MAX = 4
        C_ARB0_ALGO = "ROUND_ROBIN"
        C_ARB_BRAM_INIT_00 = 256'b0000000011111111111111111111111100000000111111111111111111111111000000001111111111111111111111110000000011111111111111111111111100000000111111111111010001000011000000001111111111110010000110100000000011111111111100001101000100000000111111111111011010001000
        C_PIM0_BASETYPE = 2
        C_PI0_ADDR_WIDTH = 32
        C_PI0_DATA_WIDTH = 64
        C_PI0_BE_WIDTH = 8
        C_PI0_RDWDADDR_WIDTH = 4
        C_PIM1_BASETYPE = 0
        C_PI1_ADDR_WIDTH = 32
        C_PI1_DATA_WIDTH = 64
        C_PI1_BE_WIDTH = 8
        C_PI1_RDWDADDR_WIDTH = 4
        C_PIM2_BASETYPE = 0
        C_PI2_ADDR_WIDTH = 32
        C_PI2_DATA_WIDTH = 64
        C_PI2_BE_WIDTH = 8
        C_PI2_RDWDADDR_WIDTH = 4
        C_PIM3_BASETYPE = 0
        C_PI3_ADDR_WIDTH = 32
        C_PI3_DATA_WIDTH = 64
        C_PI3_BE_WIDTH = 8
        C_PI3_RDWDADDR_WIDTH = 4
        C_PIM4_BASETYPE = 0
        C_PI4_ADDR_WIDTH = 32
        C_PI4_DATA_WIDTH = 64
        C_PI4_BE_WIDTH = 8
        C_PI4_RDWDADDR_WIDTH = 4
        C_PIM5_BASETYPE = 0
        C_PI5_ADDR_WIDTH = 32
        C_PI5_DATA_WIDTH = 64
        C_PI5_BE_WIDTH = 8
        C_PI5_RDWDADDR_WIDTH = 4
        C_PI6_ADDR_WIDTH = 32
        C_PI6_DATA_WIDTH = 64
        C_PI6_BE_WIDTH = 8
        C_PI6_RDWDADDR_WIDTH = 4
        C_PI7_ADDR_WIDTH = 32
        C_PI7_DATA_WIDTH = 64
        C_PI7_BE_WIDTH = 8
        C_PI7_RDWDADDR_WIDTH = 4
        C_MCB_LDQSP_TAP_DELAY_VAL = 0
        C_MCB_UDQSP_TAP_DELAY_VAL = 0
        C_MCB_LDQSN_TAP_DELAY_VAL = 0
        C_MCB_UDQSN_TAP_DELAY_VAL = 0
        C_MCB_DQ0_TAP_DELAY_VAL = 0
        C_MCB_DQ1_TAP_DELAY_VAL = 0
        C_MCB_DQ2_TAP_DELAY_VAL = 0
        C_MCB_DQ3_TAP_DELAY_VAL = 0
        C_MCB_DQ4_TAP_DELAY_VAL = 0
        C_MCB_DQ5_TAP_DELAY_VAL = 0
        C_MCB_DQ6_TAP_DELAY_VAL = 0
        C_MCB_DQ7_TAP_DELAY_VAL = 0
        C_MCB_DQ8_TAP_DELAY_VAL = 0
        C_MCB_DQ9_TAP_DELAY_VAL = 0
        C_MCB_DQ10_TAP_DELAY_VAL = 0
        C_MCB_DQ11_TAP_DELAY_VAL = 0
        C_MCB_DQ12_TAP_DELAY_VAL = 0
        C_MCB_DQ13_TAP_DELAY_VAL = 0
        C_MCB_DQ14_TAP_DELAY_VAL = 0
        C_MCB_DQ15_TAP_DELAY_VAL = 0
WARNING:Xst:647 - Input <MCB0_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_mask<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_data<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_DRP_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB0_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 833: Output port <PI_Error> of the instance <NPI_BRIDGE_INST_0.mpmc_npi2mcb_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_wr_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_rd_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_rd_count> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <uo_data> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <status> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p1_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p2_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p3_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p4_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_cmd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_cmd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_wr_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_wr_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_wr_underrun> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_wr_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_rd_full> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_rd_empty> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_rd_overflow> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <p5_rd_error> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <uo_data_valid> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <uo_cmd_ready_in> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <uo_refrsh_flag> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <uo_cal_start> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/s6_phy_top.v" line 1716: Output port <uo_sdo> of the instance <mpmc_mcb_raw_wrapper_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <s6_phy_top> synthesized.

Synthesizing Unit <mpmc_npi2mcb>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_npi2mcb.v".
        C_PI_BASETYPE = 2
        C_PI_ADDR_WIDTH = 32
        C_PI_DATA_WIDTH = 32
        C_PI_BE_WIDTH = 4
        C_PI_RDWDADDR_WIDTH = 4
WARNING:Xst:647 - Input <PI_Addr<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_Addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_count<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI_RdModWr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_cmd_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_wr_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_rd_full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <full> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_npi2mcb.v" line 347: Output port <exists> of the instance <XFER_FIFO_ADDR> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <xfer_fifo_addr_we>.
    Found 7-bit register for signal <lutaddr_baseaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_i2>.
    Found 7-bit register for signal <lutaddr_highaddr_d1>.
    Found 1-bit register for signal <last_pop_d1>.
    Found 32-bit register for signal <PI_RdFIFO_Data>.
    Found 7-bit register for signal <lutaddr>.
    Found 5-bit register for signal <num_xfers_in_fifo>.
    Found 1-bit register for signal <bridge_flush_hold>.
    Found 1-bit register for signal <wrfifo_almostfull_q>.
    Found 4-bit register for signal <PI_RdFIFO_RdWdAddr>.
    Found 30-bit register for signal <PLB_DELAY_CMD.modified_pi_addr_q>.
    Found 6-bit register for signal <PLB_DELAY_CMD.cmd_bl_q>.
    Found 1-bit register for signal <PLB_DELAY_CMD.read_transfer_q>.
    Found 2-bit register for signal <PLB_DELAY_CMD.plb_xfer_state>.
    Found 1-bit register for signal <PLB_DELAY_CMD.PI_AddrAck_q>.
    Found 1-bit register for signal <num_xfers_in_fifo_eq_zero_q>.
    Found 5-bit subtractor for signal <num_xfers_in_fifo[4]_GND_6_o_sub_15_OUT>.
    Found 7-bit adder for signal <lutaddr[6]_GND_6_o_add_11_OUT> created at line 225.
    Found 5-bit adder for signal <num_xfers_in_fifo[4]_GND_6_o_add_15_OUT> created at line 235.
    Found 8x4-bit Read Only RAM for signal <_n0222>
    Found 8x13-bit Read Only RAM for signal <_n0255>
    Found 2-bit 4-to-1 multiplexer for signal <PLB_DELAY_CMD.plb_xfer_state[1]_GND_6_o_wide_mux_58_OUT> created at line 430.
    Found 1-bit 4-to-1 multiplexer for signal <PLB_DELAY_CMD.plb_xfer_state[1]_GND_6_o_Mux_59_o> created at line 430.
    Found 7-bit comparator equal for signal <highaddr_eq_lutaddr> created at line 168
    Found 7-bit comparator lessequal for signal <n0008> created at line 205
    WARNING:Xst:2404 -  FFs/Latches <sdma_read_fifo_hold<0:0>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <PLB_DELAY_CMD.plb_xfer_state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 114 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <mpmc_npi2mcb> synthesized.

Synthesizing Unit <mpmc_rdcntr>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mpmc_rdcntr.v".
    Found 5-bit register for signal <raddr>.
    Found 6-bit subtractor for signal <GND_7_o_GND_7_o_sub_6_OUT>.
    Found 6-bit adder for signal <n0019[5:0]> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mpmc_rdcntr> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/verilog/mcb_raw_wrapper.v".
        C_MEMCLK_PERIOD = 5000
        C_PORT_ENABLE = 6'b000001
        C_MEM_ADDR_ORDER = "BANK_ROW_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = 18'b111111100010001000
        C_ARB_TIME_SLOT_1 = 18'b111111000100010001
        C_ARB_TIME_SLOT_2 = 18'b111111001000100010
        C_ARB_TIME_SLOT_3 = 18'b111111010001000100
        C_ARB_TIME_SLOT_4 = 18'b111111100010001000
        C_ARB_TIME_SLOT_5 = 18'b111111000100010001
        C_ARB_TIME_SLOT_6 = 18'b111111001000100010
        C_ARB_TIME_SLOT_7 = 18'b111111010001000100
        C_ARB_TIME_SLOT_8 = 18'b111111100010001000
        C_ARB_TIME_SLOT_9 = 18'b111111000100010001
        C_ARB_TIME_SLOT_10 = 18'b111111001000100010
        C_ARB_TIME_SLOT_11 = 18'b111111010001000100
        C_PORT_CONFIG = "B32_B32_B32_B32"
        C_MEM_TRAS = 40000
        C_MEM_TRCD = 15000
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 97500
        C_MEM_TRP = 15000
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 2
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "MDDR"
        C_MEM_DENSITY = "512M"
        C_MEM_BURST_LEN = 4'b0100
        C_MEM_CAS_LATENCY = 3
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 2
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 7
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "OFF"
        C_MEM_DDR3_RTT = "OFF"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = 512
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = 13'b1111111111111
        C_MC_CALIBRATION_BA = 2'b11
        C_CALIB_SOFT_IP = "FALSE"
        C_SKIP_IN_TERM_CAL = 1
        C_SKIP_DYNAMIC_CAL = 1
        C_SKIP_DYN_IN_TERM = 1
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = 32'b00000000000000000000001111111100
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr<29:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <p4_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_count> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mcb_ui_dqcount> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p4_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_underrun> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_wr_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_full> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_empty> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p5_rd_error> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <selfrefresh_mcb_enter> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <plbv46_pim_wrapper>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim_wrapper.vhd".
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_PIM_BASEADDR = 587202560
        C_MPMC_PIM_HIGHADDR = 603979775
        C_MPMC_PIM_OFFSET = 0
        C_MPMC_PIM_DATA_WIDTH = 32
        C_MPMC_PIM_ADDR_WIDTH = 32
        C_MPMC_PIM_RDFIFO_LATENCY = 1
        C_MPMC_PIM_RDWDADDR_WIDTH = 4
        C_MPMC_PIM_SDR_DWIDTH = 32
        C_MPMC_PIM_MEM_HAS_BE = 1
        C_MPMC_PIM_WR_FIFO_TYPE = "SRL"
        C_MPMC_PIM_RD_FIFO_TYPE = "SRL"
        C_FAMILY = "spartan6"
    Summary:
	no macro.
Unit <plbv46_pim_wrapper> synthesized.

Synthesizing Unit <plbv46_pim>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd".
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_PIPE_STAGES = 1
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_PIM_BASEADDR = "10001100000000000000000000000000"
        C_MPMC_PIM_HIGHADDR = "10001111111111111111111111111111"
        C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
        C_MPMC_PIM_DATA_WIDTH = 32
        C_MPMC_PIM_ADDR_WIDTH = 32
        C_MPMC_PIM_RDFIFO_LATENCY = 1
        C_MPMC_PIM_RDWDADDR_WIDTH = 4
        C_MPMC_PIM_SDR_DWIDTH = 32
        C_MPMC_PIM_MEM_HAS_BE = 1
        C_MPMC_PIM_WR_FIFO_TYPE = "SRL"
        C_MPMC_PIM_RD_FIFO_TYPE = "SRL"
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <SPLB_PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd" line 1467: Output port <Ad2rd_mid> of the instance <GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd" line 1467: Output port <sync_rst> of the instance <GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_pim.vhd" line 1467: Output port <Ad2wr_burst_64> of the instance <GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <plbv46_pim> synthesized.

Synthesizing Unit <plbv46_address_decoder_single>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_address_decoder_single.vhd".
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_MID_WIDTH = 1
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_PIM_BASEADDR = "10001100000000000000000000000000"
        C_MPMC_PIM_HIGHADDR = "10001111111111111111111111111111"
        C_MPMC_PIM_OFFSET = "00000000000000000000000000000000"
        C_MPMC_PIM_DATA_WIDTH = 32
        C_MPMC_PIM_ADDR_WIDTH = 32
        C_MPMC_PIM_RDFIFO_LATENCY = 1
        C_MPMC_PIM_RDWDADDR_WIDTH = 4
        C_MPMC_PIM_SDR_DWIDTH = 32
        C_MPMC_PIM_MEM_HAS_BE = 1
        C_FAMILY = "spartan6"
WARNING:Xst:647 - Input <Splb_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Plb_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Pi2ad_wrFifo_empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2ad_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rd2Ad_Rd_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr2ad_block_infifo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Wr2ad_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <Ad2Wr_clk_ratio_1_1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_masterid_rd_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_masterid_wr_pipe>.
    Found 32-bit register for signal <GENERATE_SHARED_REGISTERS.plb_abus_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_pavalid_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_savalid_pipe>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_rnw_pipe>.
    Found 4-bit register for signal <GENERATE_SHARED_REGISTERS.plb_be_pipe>.
    Found 2-bit register for signal <GENERATE_SHARED_REGISTERS.plb_msize_pipe>.
    Found 4-bit register for signal <GENERATE_SHARED_REGISTERS.plb_size_pipe>.
    Found 3-bit register for signal <GENERATE_SHARED_REGISTERS.plb_type_pipe>.
    Found 4-bit register for signal <ad2wr_wrbe_i>.
    Found 5-bit register for signal <GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt>.
    Found 32-bit register for signal <GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q>.
    Found 1-bit register for signal <addr_wr_busy_pre>.
    Found 1-bit register for signal <wr2ad_busy_reg>.
    Found 1-bit register for signal <addr_rd_busy>.
    Found 1-bit register for signal <addr_rd_busy_sm>.
    Found 2-bit register for signal <rd_cmplt_cnt>.
    Found 1-bit register for signal <rd_support_busy>.
    Found 1-bit register for signal <wait_2clks>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 1-bit register for signal <rnw_tb0_q>.
    Found 4-bit register for signal <mpmc_size_tb0_q>.
    Found 32-bit register for signal <pa_address>.
    Found 32-bit register for signal <sa_address>.
    Found 1-bit register for signal <address_hit>.
    Found 3-bit register for signal <addr_cs>.
    Found 1-bit register for signal <sa_act_reg>.
    Found 1-bit register for signal <mpmc_ack_reg>.
    Found 1-bit register for signal <rd_new_cmd_reg_flag>.
    Found 1-bit register for signal <pa_act_reg>.
    Found 1-bit register for signal <pa_act_reg2>.
    Found 1-bit register for signal <rd_new_cmd_reg>.
    Found 1-bit register for signal <sl_addrack_reg>.
    Found 1-bit register for signal <sl_addrack_reg2>.
    Found 1-bit register for signal <sl_rearb_reg>.
    Found 1-bit register for signal <single_reg>.
    Found 32-bit register for signal <rd_wr_module_addr>.
    Found 1-bit register for signal <mpmc_addrReq_reg>.
    Found 1-bit register for signal <mpmc_addrReq_reg2>.
    Found 1-bit register for signal <mpmc_ackd_req>.
    Found 1-bit register for signal <sm_ack>.
    Found 1-bit register for signal <Pi2ad_wrfifo_almostFull_reg>.
    Found 1-bit register for signal <rdmodwr_tb0_q>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg>.
    Found 1-bit register for signal <Pi2ad_InitDone_reg2>.
    Found 1-bit register for signal <GENERATE_SHARED_REGISTERS.plb_masterid_pipe>.
INFO:Xst:1799 - State wait_wr_sngl_ack is never reached in FSM <addr_cs>.
    Found finite state machine <FSM_2> for signal <addr_cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 17                                             |
    | Outputs            | 5                                              |
    | Clock              | Splb_Clk (rising_edge)                         |
    | Reset              | plb_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt_i[0]_GND_47_o_add_42_OUT> created at line 1241.
    Found 2-bit adder for signal <rd_cmplt_cnt[1]_GND_47_o_add_55_OUT> created at line 1593.
    Found 32-bit subtractor for signal <GND_47_o_GND_47_o_add_47_OUT>.
    Found 2-bit subtractor for signal <GND_47_o_GND_47_o_sub_57_OUT<1:0>>.
    Found 1-bit 8-to-1 multiplexer for signal <rearb_rd> created at line 1914.
    Found 1-bit 7-to-1 multiplexer for signal <sa_act_set> created at line 1914.
    Found 32-bit comparator lessequal for signal <n0058> created at line 848
    Found 32-bit comparator lessequal for signal <n0060> created at line 849
    Found 32-bit comparator equal for signal <sa_address[0]_pa_address[0]_equal_84_o> created at line 1855
    WARNING:Xst:2404 -  FFs/Latches <wr_new_cmd_reg<0:0>> (without init value) have a constant value of 0 in block <plbv46_address_decoder_single>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 218 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  88 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <plbv46_address_decoder_single> synthesized.

Synthesizing Unit <plbv46_sample_cycle>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_sample_cycle.vhd".
    Set property "MAX_FANOUT = 30" for signal <plb_rst_pipe>.
    Set property "KEEP = TRUE" for signal <sc2ad_sample_cycle_i>.
    Set property "equivalent_register_removal = no" for signal <sc2ad_sample_cycle_i>.
    Set property "KEEP = TRUE" for signal <sc2rd_sample_cycle_i>.
    Set property "equivalent_register_removal = no" for signal <sc2rd_sample_cycle_i>.
    Set property "KEEP = TRUE" for signal <sc2wr_sample_cycle_i>.
    Set property "equivalent_register_removal = no" for signal <sc2wr_sample_cycle_i>.
    Found 1-bit register for signal <slow_clk_div2_del>.
    Found 5-bit register for signal <count>.
    Found 5-bit register for signal <ratio>.
    Found 5-bit register for signal <ratio_minus1>.
    Found 5-bit register for signal <new_count>.
    Found 1-bit register for signal <clk_1_to_1>.
    Found 1-bit register for signal <sc2ad_sample_cycle_i>.
    Found 1-bit register for signal <sc2rd_sample_cycle_i>.
    Found 1-bit register for signal <sc2wr_sample_cycle_i>.
    Found 1-bit register for signal <sync_rst_i>.
    Found 2-bit register for signal <mpmc_rst_pipe>.
    Found 2-bit register for signal <plb_rst_pipe>.
    Found 1-bit register for signal <slow_clk_div2>.
    Found 5-bit adder for signal <count[0]_GND_49_o_add_0_OUT> created at line 1241.
    Found 5-bit adder for signal <new_count[0]_GND_49_o_add_8_OUT> created at line 1241.
    Found 5-bit subtractor for signal <GND_49_o_GND_49_o_sub_6_OUT<4:0>>.
    Found 5-bit comparator equal for signal <clear_count_p1> created at line 287
    Found 5-bit comparator equal for signal <scnd_slwclk_pair[0]_new_count[0]_equal_15_o> created at line 343
    Found 5-bit comparator equal for signal <frst_slwclk_pair[0]_new_count[0]_equal_16_o> created at line 344
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <plbv46_sample_cycle> synthesized.

Synthesizing Unit <plbv46_write_module>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_write_module.vhd".
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_PLBV46_PIM_TYPE = "PLB"
        C_MPMC_WR_FIFO_TYPE = "SRL"
        C_SPLB_SUPPORT_BURSTS = 0
        C_MPMC_PIM_DATA_WIDTH = 32
WARNING:Xst:647 - Input <AD2Wr_MID<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Strt_Addr<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Xfer_WrdCnt<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Xfer_Width<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Sync_Mpmc_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Cacheline_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Cacheline_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Burst_16> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_Burst_32> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Wr_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PI2Wr_WrFIFO_AlmostFull> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <Wr2Ad_Wr_Cmplt> equivalent to <sl_wrdack_reg> has been removed
    Register <sl_wrcomp_reg> equivalent to <sl_wrdack_reg> has been removed
    Register <Wr2PI_WrFIFO_Push> equivalent to <wr2pi_wrfifo_push_d1> has been removed
    Found 1-bit register for signal <wrfifo_busy>.
    Found 1-bit register for signal <plb_busy_i>.
    Found 1-bit register for signal <wr2ad_wr_cmplt_i>.
    Found 1-bit register for signal <sl_wrdack_reg>.
    Found 1-bit register for signal <wr2pi_wrfifo_push_dly>.
    Found 4-bit register for signal <wr2pi_wrfifo_be_dly>.
    Found 1-bit register for signal <wr2pi_wrfifo_push_d1>.
    Found 4-bit register for signal <Wr2PI_WrFIFO_BE>.
    Found 32-bit register for signal <Wr2PI_WrFIFO_Data>.
    Found 1-bit register for signal <GEN_FOR_SINGLES_ONLY.single_s_h>.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <plbv46_write_module> synthesized.

Synthesizing Unit <plbv46_rd_support_single>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_rd_support_single.vhd".
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_MID_WIDTH = 1
        C_SPLB_NUM_MASTERS = 2
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 32
        C_PLBV46_PIM_TYPE = "PLB"
        C_SPLB_SUPPORT_BURSTS = 0
        C_NPI_DWIDTH = 32
        C_PI_RDWDADDR_WIDTH = 4
        C_PI_RDFIFO_LATENCY = 1
        C_FAMILY = "spartan6"
    Set property "KEEP = TRUE" for signal <sig_sl_rdack>.
    Set property "equivalent_register_removal = no" for signal <sig_sl_rdack>.
    Set property "KEEP = TRUE" for signal <sig_sl_rdack_i>.
    Set property "equivalent_register_removal = no" for signal <sig_sl_rdack_i>.
WARNING:Xst:647 - Input <Ad2Rd_Strt_Addr<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Xfer_Width<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Xfer_WdCnt<0:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_RdWdAddr<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Latency<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SPLB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Cacheline_4> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Cacheline_8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Burst_16> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Burst_32> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2Rd_Burst_64> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ad2rd_clk_ratio_1_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <NPI2RD_RdFIFO_Data_Available> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'sig_steer_addr_incr', unconnected in block 'plbv46_rd_support_single', is tied to its initial value (00000).
    Found 1-bit register for signal <Rd2NPI_RdFIFO_Pop_reg>.
    Found 1-bit register for signal <sa_xfer>.
    Found 1-bit register for signal <sig_plb_busy_reg>.
    Found 1-bit register for signal <sig_xfer_go>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg>.
    Found 1-bit register for signal <sig_cmd_busy_reg>.
    Found 1-bit register for signal <sig_decr_npi_rdcnt_int>.
    Found 9-bit register for signal <sig_npi_rdcnt>.
    Found 1-bit register for signal <sig_pop_valid_reg>.
    Found 1-bit register for signal <RdFIFO_Empty>.
    Found 1-bit register for signal <sig_advance_data2plb>.
    Found 10-bit register for signal <sig_steer_addr[9]_GND_65_o_add_25_OUT>.
    Found 1-bit register for signal <sig_rdcomp_reg>.
    Found 1-bit register for signal <sig_plb_done>.
    Found 32-bit register for signal <sig_plb_rd_dreg>.
    Found 1-bit register for signal <sig_sl_rdack>.
    Found 1-bit register for signal <sig_sl_rdack_i>.
    Found 1-bit register for signal <Sl_rdDAck_to_plb>.
    Found 32-bit register for signal <Sl_rdDBus_to_plb>.
    Found 1-bit register for signal <Sl_rdComp_to_plb>.
    Found 1-bit register for signal <sig_cmd_cmplt_reg_dly>.
    Found 1-bit register for signal <RdFIFO_Empty_reg>.
    Found 9-bit subtractor for signal <GND_65_o_GND_65_o_sub_13_OUT<8:0>>.
    WARNING:Xst:2404 -  FFs/Latches <Sl_rdBTerm_to_plb<0:0>> (without init value) have a constant value of 0 in block <plbv46_rd_support_single>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sig_sl_rdack may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal sig_sl_rdack_i may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <plbv46_rd_support_single> synthesized.

Synthesizing Unit <plbv46_data_steer_mirror>.
    Related source file is "c:/xilinx/12.1/ise_ds/edk/hw/xilinxprocessoriplib/pcores/mpmc_v6_00_a/hdl/vhdl/plbv46_data_steer_mirror.vhd".
        C_STEER_ADDR_WIDTH = 10
        C_SPLB_DWIDTH = 32
        C_SPLB_NATIVE_DWIDTH = 32
        C_SMALLEST_MASTER = 32
WARNING:Xst:647 - Input <Steer_Addr_In<0:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <plbv46_data_steer_mirror> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x13-bit single-port Read Only RAM                    : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 2-bit addsub                                          : 1
 32-bit subtractor                                     : 1
 5-bit adder                                           : 3
 5-bit addsub                                          : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 117
 1-bit register                                        : 79
 10-bit register                                       : 1
 2-bit register                                        : 6
 3-bit register                                        : 1
 30-bit register                                       : 1
 32-bit register                                       : 9
 4-bit register                                        : 6
 5-bit register                                        : 7
 6-bit register                                        : 1
 7-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 8
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 2
 5-bit comparator equal                                : 3
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 105
 1-bit 2-to-1 multiplexer                              : 92
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <lutaddr_baseaddr_i2<6:4>> (without init value) have a constant value of 0 in block <mpmc_npi2mcb>.

Synthesizing (advanced) Unit <mpmc_npi2mcb>.
The following registers are absorbed into counter <num_xfers_in_fifo>: 1 register on signal <num_xfers_in_fifo>.
The following registers are absorbed into counter <lutaddr>: 1 register on signal <lutaddr>.
INFO:Xst:3048 - The small RAM <Mram__n0222> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <lutaddr<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram__n0255> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PI_Size<2:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mpmc_npi2mcb> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_address_decoder_single>.
The following registers are absorbed into counter <rd_cmplt_cnt>: 1 register on signal <rd_cmplt_cnt>.
Unit <plbv46_address_decoder_single> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_rd_support_single>.
The following registers are absorbed into counter <sig_npi_rdcnt>: 1 register on signal <sig_npi_rdcnt>.
Unit <plbv46_rd_support_single> synthesized (advanced).

Synthesizing (advanced) Unit <plbv46_sample_cycle>.
The following registers are absorbed into counter <new_count>: 1 register on signal <new_count>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <plbv46_sample_cycle> synthesized (advanced).
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_31> of sequential type is unconnected in block <plbv46_address_decoder_single>.
WARNING:Xst:2677 - Node <GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_30> of sequential type is unconnected in block <plbv46_address_decoder_single>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x13-bit single-port distributed Read Only RAM        : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 32-bit subtractor                                     : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
# Counters                                             : 6
 2-bit updown counter                                  : 1
 5-bit up counter                                      : 2
 5-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Registers                                            : 493
 Flip-Flops                                            : 493
# Comparators                                          : 8
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 2
 5-bit comparator equal                                : 3
 7-bit comparator equal                                : 1
 7-bit comparator lessequal                            : 1
# Multiplexers                                         : 101
 1-bit 2-to-1 multiplexer                              : 92
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sig_steer_addr_4> has a constant value of 0 in block <plbv46_rd_support_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_5> has a constant value of 0 in block <plbv46_rd_support_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_6> has a constant value of 0 in block <plbv46_rd_support_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_7> has a constant value of 0 in block <plbv46_rd_support_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_8> has a constant value of 0 in block <plbv46_rd_support_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sig_steer_addr_9> has a constant value of 0 in block <plbv46_rd_support_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lutaddr_baseaddr_i2_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lutaddr_baseaddr_i2_2> (without init value) has a constant value of 0 in block <mpmc_npi2mcb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLB_DELAY_CMD.modified_pi_addr_q_0> (without init value) has a constant value of 0 in block <mpmc_npi2mcb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLB_DELAY_CMD.modified_pi_addr_q_1> (without init value) has a constant value of 0 in block <mpmc_npi2mcb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Rst_tocore_tmp> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_0> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_1> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_2> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_4> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_5> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst_tocore_6> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst270> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <Rst90> of sequential type is unconnected in block <mpmc>.
WARNING:Xst:2677 - Node <sig_steer_addr_0> of sequential type is unconnected in block <plbv46_rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_1> of sequential type is unconnected in block <plbv46_rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_2> of sequential type is unconnected in block <plbv46_rd_support_single>.
WARNING:Xst:2677 - Node <sig_steer_addr_3> of sequential type is unconnected in block <plbv46_rd_support_single>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs> on signal <addr_cs[1:3]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 idle                   | 000
 pa_rd_xfer_type        | 001
 wait_pa_rdsngl_addrack | 010
 sa_rd_xfer_type        | 011
 wait_sa_rdsngl_addrack | 100
 wait_rd2ad_rd_cmplt    | 101
 wait_wr_sngl_ack       | unreached
 initiate_single_wr     | 111
------------------------------------
WARNING:Xst:1710 - FF/Latch <PI_RdFIFO_RdWdAddr_3> (without init value) has a constant value of 0 in block <mpmc_npi2mcb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt_2> (without init value) has a constant value of 0 in block <plbv46_address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt_1> (without init value) has a constant value of 0 in block <plbv46_address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt_0> (without init value) has a constant value of 0 in block <plbv46_address_decoder_single>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lutaddr_highaddr_i2_0> in Unit <mpmc_npi2mcb> is equivalent to the following FF/Latch, which will be removed : <lutaddr_highaddr_i2_1> 
INFO:Xst:2261 - The FF/Latch <PLB_DELAY_CMD.cmd_bl_q_0> in Unit <mpmc_npi2mcb> is equivalent to the following FF/Latch, which will be removed : <PLB_DELAY_CMD.cmd_bl_q_1> 

Optimizing unit <mcb3_lpddr_wrapper> ...

Optimizing unit <plbv46_address_decoder_single> ...

Optimizing unit <plbv46_sample_cycle> ...

Optimizing unit <plbv46_write_module> ...
WARNING:Xst:2677 - Node <GEN_FOR_SINGLES_ONLY.single_s_h> of sequential type is unconnected in block <plbv46_write_module>.
WARNING:Xst:2677 - Node <GEN_FOR_SINGLES_ONLY.single_s_h> of sequential type is unconnected in block <plbv46_write_module>.

Optimizing unit <plbv46_rd_support_single> ...

Optimizing unit <mpmc_npi2mcb> ...

Optimizing unit <mpmc_rdcntr> ...
WARNING:Xst:1710 - FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/bridge_flush_hold> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.cmd_bl_q_5> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.cmd_bl_q_4> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.cmd_bl_q_3> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.cmd_bl_q_2> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.cmd_bl_q_0> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_6> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_5> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_4> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_3> (without init value) has a constant value of 1 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_2> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_highaddr_i2_0> (without init value) has a constant value of 0 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/lutaddr_baseaddr_i2_3> (without init value) has a constant value of 1 in block <mcb3_lpddr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_0> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_1> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_2> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_3> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_4> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_5> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_6> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_7> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_8> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_9> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_10> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_11> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_12> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_13> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_14> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_15> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_16> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_17> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_18> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_19> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_20> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_21> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_22> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_23> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_24> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_25> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_26> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_27> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_28> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_29> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_30> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_wr_module_addr_31> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_0> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_1> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_2> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_3> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_4> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_5> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt_3> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.xfer_wdcnt_4> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rdmodwr_tb0_q> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_0> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/mpmc_rst_pipe_1> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sync_rst_i> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_plb_busy_reg> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_RdWdAddr_2> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_RdWdAddr_1> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PI_RdFIFO_RdWdAddr_0> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_29> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_28> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_27> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_26> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.
WARNING:Xst:2677 - Node <MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/XFER_FIFO_ADDR/raddr_4> of sequential type is unconnected in block <mcb3_lpddr_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/GEN_FOR_SINGLES_ONLY.wr_cs> in Unit <mcb3_lpddr_wrapper> is equivalent to the following FF/Latch, which will be removed : <MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_dly> 
Found area constraint ratio of 100 (+ 0) on block mcb3_lpddr_wrapper, actual ratio is 12.
FlipFlop MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1 has been replicated 17 time(s)
FlipFlop MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_rnw_pipe has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 449
 Flip-Flops                                            : 449

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mcb3_lpddr_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 318
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 30
#      LUT3                        : 24
#      LUT4                        : 69
#      LUT5                        : 42
#      LUT6                        : 106
#      MUXCY                       : 19
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 449
#      FD                          : 82
#      FDE                         : 30
#      FDR                         : 134
#      FDRE                        : 180
#      FDS                         : 23
# Shift Registers                  : 14
#      SRL16E                      : 14
# IO Buffers                       : 40
#      IOBUF                       : 18
#      OBUFT                       : 21
#      OBUFTDS                     : 1
# Others                           : 68
#      BUFPLL_MCB                  : 1
#      IODRP2_MCB                  : 22
#      MCB                         : 1
#      OSERDES2                    : 42
#      PULLDOWN                    : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             449  out of  11440     3%  
 Number of Slice LUTs:                  293  out of   5720     5%  
    Number used as Logic:               279  out of   5720     4%  
    Number used as Memory:               14  out of   1440     0%  
       Number used as SRL:               14

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    596
   Number with an unused Flip Flop:     147  out of    596    24%  
   Number with an unused LUT:           303  out of    596    50%  
   Number of fully used LUT-FF pairs:   146  out of    596    24%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                       13199
 Number of bonded IOBs:                  41  out of    200    20%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                    | Load  |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
MPMC_Clk0                          | NONE(MCB3_LPDDR/mpmc_core_0/InitDone)                                                                                    | 193   |
SPLB0_Clk                          | NONE(MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1)| 270   |
-----------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.588ns (Maximum Frequency: 151.791MHz)
   Minimum input arrival time before clock: 3.925ns
   Maximum output required time after clock: 3.894ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPMC_Clk0'
  Clock period: 5.881ns (frequency: 170.039MHz)
  Total number of paths / destination ports: 1524 / 322
-------------------------------------------------------------------------
Delay:               5.881ns (Levels of Logic = 3)
  Source:            MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_6 (FF)
  Destination:       MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_8 (FF)
  Source Clock:      MPMC_Clk0 rising
  Destination Clock: MPMC_Clk0 rising

  Data Path: MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_6 to MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.633   1.104  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_6 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_6)
     LUT4:I0->O            2   0.364   0.726  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_eq_0<8>_SW0 (N18)
     LUT6:I5->O            5   0.373   0.841  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_eq_0<8> (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_eq_0)
     LUT4:I3->O            9   0.373   0.975  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/_n0210_inv1 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/_n0210_inv)
     FDRE:CE                   0.492          MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_0
    ----------------------------------------
    Total                      5.881ns (2.235ns logic, 3.646ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB0_Clk'
  Clock period: 6.588ns (frequency: 151.791MHz)
  Total number of paths / destination ports: 2611 / 524
-------------------------------------------------------------------------
Delay:               6.588ns (Levels of Logic = 4)
  Source:            MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_0 (FF)
  Destination:       MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_17 (FF)
  Source Clock:      SPLB0_Clk rising
  Destination Clock: SPLB0_Clk rising

  Data Path: MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_0 to MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.633   1.343  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_0 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_type_pipe_0)
     LUT6:I0->O            1   0.373   0.970  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set211 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set211)
     LUT6:I3->O            7   0.373   0.910  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set213 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set213)
     LUT4:I3->O           13   0.373   1.098  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set221_cepot_rstpot (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/Mmux_sa_act_set221_cepot_rstpot)
     LUT4:I3->O            1   0.373   0.000  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_29_dpot1 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_29_dpot1)
     FDRE:D                    0.142          MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_MPMC_SIZE_32BIT_NPI.addr_tb0_q_29
    ----------------------------------------
    Total                      6.588ns (2.267ns logic, 4.321ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 130 / 92
-------------------------------------------------------------------------
Offset:              3.613ns (Levels of Logic = 1)
  Source:            MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL (PAD)
  Destination:       MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.read_transfer_q (FF)
  Destination Clock: MPMC_Clk0 rising

  Data Path: MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL to MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.read_transfer_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          8   0.000   1.322  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_cmd_full_i)
     LUT4:I0->O           27   0.364   1.435  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/Mmux_PI_AddrAck11 (MCB3_LPDDR/NPI_AddrAck)
     FDE:CE                    0.492          MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/PLB_DELAY_CMD.modified_pi_addr_q_2
    ----------------------------------------
    Total                      3.613ns (0.856ns logic, 2.757ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB0_Clk'
  Total number of paths / destination ports: 134 / 120
-------------------------------------------------------------------------
Offset:              3.925ns (Levels of Logic = 2)
  Source:            MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL (PAD)
  Destination:       MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack (FF)
  Destination Clock: SPLB0_Clk rising

  Data Path: MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0CMDFULL to MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0CMDFULL          8   0.000   1.322  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0 (MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_cmd_full_i)
     LUT4:I0->O           27   0.364   1.724  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/Mmux_PI_AddrAck11 (MCB3_LPDDR/NPI_AddrAck)
     LUT4:I1->O            1   0.373   0.000  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack_rstpot1 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack_rstpot1)
     FD:D                      0.142          MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack
    ----------------------------------------
    Total                      3.925ns (0.879ns logic, 3.046ns route)
                                       (22.4% logic, 77.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB0_Clk'
  Total number of paths / destination ports: 76 / 76
-------------------------------------------------------------------------
Offset:              2.369ns (Levels of Logic = 1)
  Source:            MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_0 (FF)
  Destination:       MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0RWRMASK3 (PAD)
  Source Clock:      SPLB0_Clk rising

  Data Path: MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_0 to MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0:P0RWRMASK3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.633   0.681  MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_0 (MCB3_LPDDR/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_BE_0)
     INV:I->O              1   0.374   0.681  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/NPI_BRIDGE_INST_0.mpmc_npi2mcb_0/MCB_wr_mask<3>1_INV_0 (MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/p0_wr_mask_i<3>)
    MCB:P0RWRMASK3             0.000          MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      2.369ns (1.007ns logic, 1.362ns route)
                                       (42.5% logic, 57.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPMC_Clk0'
  Total number of paths / destination ports: 111 / 70
-------------------------------------------------------------------------
Offset:              3.894ns (Levels of Logic = 1)
  Source:            MCB3_LPDDR/Rst_tocore_3 (FF)
  Destination:       MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[15].oserdes2_dq_0:RST (PAD)
  Source Clock:      MPMC_Clk0 rising

  Data Path: MCB3_LPDDR/Rst_tocore_3 to MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_dq[15].oserdes2_dq_0:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.633   1.235  MCB3_LPDDR/Rst_tocore_3 (MCB3_LPDDR/Rst_tocore_3)
     LUT2:I1->O           40   0.373   1.653  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/int_sys_rst1 (MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/int_sys_rst)
    MCB:SYSRST                 0.000          MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/samc_0
    ----------------------------------------
    Total                      3.894ns (1.006ns logic, 2.888ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1822 / 1711
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0:OQ (PAD)
  Destination:       mcbx_dram_addr<12> (PAD)

  Data Path: MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0:OQ to mcbx_dram_addr<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_oserdes2[12].ioi_addr_0 (MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/ioi_addr<12>)
     OBUFT:I->O                2.912          MCB3_LPDDR/mpmc_core_0/gen_spartan6_mcb.s6_phy_top_if/mpmc_mcb_raw_wrapper_0/gen_addr_obuft[12].iob_addr_inst (mcbx_dram_addr<12>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.35 secs
 
--> 

Total memory usage is 350636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1269 (   0 filtered)
Number of infos    :  103 (   0 filtered)

