# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../arbitrary_clock_divider.srcs/sources_1/new/ClockDividerHB.v" \
"../../../../arbitrary_clock_divider.srcs/sim_1/imports/Activity 4/TEST_clockDividerHB2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
