$date
	Fri Mar 14 23:14:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_full_adder $end
$var wire 2 ! F_o [1:0] $end
$var reg 1 " A_i $end
$var reg 1 # B_i $end
$var reg 1 $ C_i $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x$
x#
x"
bx !
$end
#1
b1 !
0$
0#
1"
#2
b10 !
1$
#3
0$
1#
