
*** Running vivado
    with args -log design_1_GaussianFilter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GaussianFilter_0_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Jan 11 16:57:15 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_GaussianFilter_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/szymon/Desktop/CORA_Z7/projekt/HLS/gauss_filter/GaussianFilter/GaussianFilter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/szymon/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_GaussianFilter_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32485
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2128.973 ; gain = 438.828 ; free physical = 5791 ; free virtual = 13535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GaussianFilter_0_0' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ip/design_1_GaussianFilter_0_0/synth/design_1_GaussianFilter_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter_control_s_axi' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_control_s_axi.v:245]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter_control_s_axi' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter_mul_8ns_9ns_16_1_1' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mul_8ns_9ns_16_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter_mul_8ns_9ns_16_1_1' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mul_8ns_9ns_16_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:45]
INFO: [Synth 8-6157] synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0' [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:45]
INFO: [Synth 8-6155] done synthesizing module 'GaussianFilter' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GaussianFilter_0_0' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ip/design_1_GaussianFilter_0_0/synth/design_1_GaussianFilter_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_control_s_axi.v:326]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port rst in module GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[1] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module GaussianFilter_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module GaussianFilter_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.941 ; gain = 520.797 ; free physical = 5657 ; free virtual = 13402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.754 ; gain = 538.609 ; free physical = 5657 ; free virtual = 13402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.754 ; gain = 538.609 ; free physical = 5657 ; free virtual = 13402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2228.754 ; gain = 0.000 ; free physical = 5673 ; free virtual = 13418
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ip/design_1_GaussianFilter_0_0/constraints/GaussianFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ip/design_1_GaussianFilter_0_0/constraints/GaussianFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.runs/design_1_GaussianFilter_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.runs/design_1_GaussianFilter_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.523 ; gain = 0.000 ; free physical = 5586 ; free virtual = 13331
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2355.559 ; gain = 0.000 ; free physical = 5585 ; free virtual = 13331
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2355.559 ; gain = 665.414 ; free physical = 5527 ; free virtual = 13274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2363.527 ; gain = 673.383 ; free physical = 5527 ; free virtual = 13274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2363.527 ; gain = 673.383 ; free physical = 5527 ; free virtual = 13274
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'GaussianFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'GaussianFilter_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'GaussianFilter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'GaussianFilter_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2363.527 ; gain = 673.383 ; free physical = 5527 ; free virtual = 13274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   20 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 15    
	                8 Bit    Registers := 31    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '17' bits. [/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.gen/sources_1/bd/design_1/ipshared/ca16/hdl/verilog/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1.v:30]
DSP Report: Generating DSP mul_8ns_9ns_16_1_1_U3/tmp_product, operation Mode is: A2*(B:0x97).
DSP Report: register mul_8ns_9ns_16_1_1_U3/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U3/tmp_product.
DSP Report: operator mul_8ns_9ns_16_1_1_U3/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U3/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*(B:0xa4)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_9ns_16_1_1_U5/tmp_product, operation Mode is: A2*(B:0x97).
DSP Report: register mul_8ns_9ns_16_1_1_U5/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U5/tmp_product.
DSP Report: operator mul_8ns_9ns_16_1_1_U5/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U5/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x97)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_9ns_16_1_1_U1/tmp_product, operation Mode is: A''*(B:0xa4).
DSP Report: register mul_8ns_9ns_16_1_1_U1/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U1/tmp_product.
DSP Report: register mul_8ns_9ns_16_1_1_U1/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U1/tmp_product.
DSP Report: operator mul_8ns_9ns_16_1_1_U1/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U1/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0xae)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0xaa)')')'.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0xae)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0xb1)')')'.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U14/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0xa4)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_9ns_16_1_1_U4/tmp_product, operation Mode is: A''*(B:0xaa).
DSP Report: register mul_8ns_9ns_16_1_1_U4/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U4/tmp_product.
DSP Report: register mul_8ns_9ns_16_1_1_U4/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U4/tmp_product.
DSP Report: operator mul_8ns_9ns_16_1_1_U4/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U4/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0xae)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x97)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_8ns_9ns_16_1_1_U2/tmp_product, operation Mode is: A''*(B:0xae).
DSP Report: register mul_8ns_9ns_16_1_1_U2/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U2/tmp_product.
DSP Report: register mul_8ns_9ns_16_1_1_U2/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U2/tmp_product.
DSP Report: operator mul_8ns_9ns_16_1_1_U2/tmp_product is absorbed into DSP mul_8ns_9ns_16_1_1_U2/tmp_product.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0xaa)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0xaa)')')'.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U11/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_17ns_17_4_1_U15/GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*(B:0xa4)')')'.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[1] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_AWADDR[0] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[9] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[8] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[1] in module GaussianFilter is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module GaussianFilter.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module GaussianFilter.
WARNING: [Synth 8-3332] Sequential element (mul_8ns_9ns_16_1_1_U3/tmp_product) is unused and will be removed from module GaussianFilter.
WARNING: [Synth 8-3332] Sequential element (mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg) is unused and will be removed from module GaussianFilter.
WARNING: [Synth 8-3332] Sequential element (mul_8ns_9ns_16_1_1_U5/tmp_product) is unused and will be removed from module GaussianFilter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2363.527 ; gain = 673.383 ; free physical = 5533 ; free virtual = 13281
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 2400 4800 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U6/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_a : 0 1 : 2400 4800 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 2400 4800 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U7/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_c : 0 1 : 2400 4800 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_4 : 0 0 : 2400 4800 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U8/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_4 : 0 1 : 2400 4800 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U10/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_f : 0 0 : 2400 2400 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U12/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 2400 2400 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U16/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2400 2400 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U17/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_6 : 0 0 : 2400 2400 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U9/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 2400 2400 : Used 1 time 0
 Sort Area is  mac_muladd_8ns_8ns_16ns_17_4_1_U13/GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 2383 2383 : Used 1 time 0
 Sort Area is  mul_8ns_9ns_16_1_1_U1/tmp_product_b : 0 0 : 277 277 : Used 1 time 0
 Sort Area is  mul_8ns_9ns_16_1_1_U2/tmp_product_2 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is  mul_8ns_9ns_16_1_1_U4/tmp_product_7 : 0 0 : 277 277 : Used 1 time 0
 Sort Area is  mul_8ns_9ns_16_1_1_U3/tmp_product_10 : 0 0 : 209 209 : Used 1 time 0
 Sort Area is  mul_8ns_9ns_16_1_1_U5/tmp_product_d : 0 0 : 209 209 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GaussianFilter                                        | A2*(B:0x97)              | 9      | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A2*(B:0xa4)')')'     | 17     | 17     | 17     | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | A2*(B:0x97)              | 9      | 9      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0x97)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | A''*(B:0xa4)             | 9      | 9      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0xae)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 | (PCIN+(A''*(B:0xaa)')')' | 17     | 17     | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0xae)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 | (PCIN+(A''*(B:0xb1)')')' | 17     | 17     | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0xa4)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | A''*(B:0xaa)             | 9      | 9      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0xae)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0x97)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | A''*(B:0xae)             | 9      | 9      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*(B:0xaa)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 | (PCIN+(A''*(B:0xaa)')')' | 17     | 17     | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | (C+(A''*(B:0xa4)')')'    | 17     | 17     | 17     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2449.527 ; gain = 759.383 ; free physical = 5452 ; free virtual = 13201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2454.527 ; gain = 764.383 ; free physical = 5448 ; free virtual = 13197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2473.559 ; gain = 783.414 ; free physical = 5432 ; free virtual = 13181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5255 ; free virtual = 13003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5255 ; free virtual = 13003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5246 ; free virtual = 12995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5246 ; free virtual = 12995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5246 ; free virtual = 12995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5246 ; free virtual = 12995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|GaussianFilter | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_3_3_load_reg_977_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+---------------+----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A'*B')')'     | 8      | 8      | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 0      | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 0      | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 0      | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_16ns_17_4_1_DSP48_0 | (C+(A''*B')')'    | 8      | 8      | 16     | -      | 17     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 | (PCIN+(A''*B')')' | 8      | 8      | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 | (PCIN+(A''*B')')' | 8      | 8      | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|GaussianFilter_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_0 | (PCIN+(A''*B')')' | 8      | 8      | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|GaussianFilter                                        | A''*B             | 8      | 8      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter                                        | A''*B             | 8      | 8      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter                                        | A'*B              | 8      | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter                                        | A''*B             | 8      | 8      | -      | -      | 18     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|GaussianFilter                                        | A'*B              | 8      | 8      | -      | -      | 18     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    53|
|2     |DSP48E1 |    17|
|7     |LUT1    |     1|
|8     |LUT2    |    92|
|9     |LUT3    |   111|
|10    |LUT4    |    59|
|11    |LUT5    |    49|
|12    |LUT6    |    38|
|13    |MUXF7   |     8|
|14    |SRL16E  |     8|
|15    |FDRE    |   385|
|16    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.371 ; gain = 950.227 ; free physical = 5246 ; free virtual = 12995
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2640.371 ; gain = 823.422 ; free physical = 5241 ; free virtual = 12990
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2640.379 ; gain = 950.227 ; free physical = 5241 ; free virtual = 12990
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2640.379 ; gain = 0.000 ; free physical = 5233 ; free virtual = 12982
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.398 ; gain = 0.000 ; free physical = 5361 ; free virtual = 13110
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d08fd013
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2696.434 ; gain = 1165.703 ; free physical = 5345 ; free virtual = 13094
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1698.789; main = 1694.800; forked = 230.316
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3376.391; main = 2696.402; forked = 963.859
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.410 ; gain = 0.000 ; free physical = 5345 ; free virtual = 13094
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.runs/design_1_GaussianFilter_0_0_synth_1/design_1_GaussianFilter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GaussianFilter_0_0, cache-ID = 1ae7be6b7e2be231
INFO: [Coretcl 2-1174] Renamed 31 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2720.410 ; gain = 0.000 ; free physical = 5322 ; free virtual = 13073
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/PLPS_HelloWorld/PLPS_HelloWorld.runs/design_1_GaussianFilter_0_0_synth_1/design_1_GaussianFilter_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_GaussianFilter_0_0_utilization_synth.rpt -pb design_1_GaussianFilter_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 11 16:57:49 2026...
