
---------- Begin Simulation Statistics ----------
final_tick                               165442794000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205025                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714460                       # Number of bytes of host memory used
host_op_rate                                   205434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   487.75                       # Real time elapsed on the host
host_tick_rate                              339198997                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165443                       # Number of seconds simulated
sim_ticks                                165442794000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.654428                       # CPI: cycles per instruction
system.cpu.discardedOps                        197525                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32468482                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604439                       # IPC: instructions per cycle
system.cpu.numCycles                        165442794                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132974312                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565612                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        15635                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369333                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          15649                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397361                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642727                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83177                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112892                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110694                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895972                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51428667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51428667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51429171                       # number of overall hits
system.cpu.dcache.overall_hits::total        51429171                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       729032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         729032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       736947                       # number of overall misses
system.cpu.dcache.overall_misses::total        736947                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43187541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43187541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43187541000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43187541000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52157699                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52157699                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52166118                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52166118                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013977                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013977                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014127                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59239.568359                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59239.568359                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58603.320184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58603.320184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       102926                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3289                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.294010                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       590016                       # number of writebacks
system.cpu.dcache.writebacks::total            590016                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52318                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52318                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52318                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676714                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676714                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684623                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  40187936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40187936000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  41000887999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41000887999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012974                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013124                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59386.884267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59386.884267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59888.271354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59888.271354                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683602                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40791221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40791221                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18557412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18557412000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41180644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41180644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47653.610598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47653.610598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17776458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17776458000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45653.003991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45653.003991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10637446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10637446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24630129000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24630129000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72524.959586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72524.959586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22411478000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22411478000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026176                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77998.545237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77998.545237                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    812951999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    812951999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 102788.215830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 102788.215830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       561000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       561000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       140250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       140250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       553000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       138250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       138250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.838196                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52113869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.120201                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.838196                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          618                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105017014                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105017014                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703650                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555090                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235504                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235504                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235504                       # number of overall hits
system.cpu.icache.overall_hits::total        10235504                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72594000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72594000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72594000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72594000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236277                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236277                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236277                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236277                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93912.031048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93912.031048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93912.031048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93912.031048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71048000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71048000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71048000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71048000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91912.031048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91912.031048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91912.031048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91912.031048                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235504                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235504                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236277                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93912.031048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93912.031048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71048000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71048000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91912.031048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91912.031048                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.780649                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13242.272962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.780649                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.712462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.712462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473327                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473327                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 165442794000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199497                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               398161                       # number of demand (read+write) hits
system.l2.demand_hits::total                   398258                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              398161                       # number of overall hits
system.l2.overall_hits::total                  398258                       # number of overall hits
system.l2.demand_misses::.cpu.inst                676                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286466                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287142                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               676                       # number of overall misses
system.l2.overall_misses::.cpu.data            286466                       # number of overall misses
system.l2.overall_misses::total                287142                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66655000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30569429000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30636084000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66655000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30569429000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30636084000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684627                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684627                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.874515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.418426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.418941                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.874515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.418426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.418941                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98602.071006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106712.241592                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106693.148338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98602.071006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106712.241592                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106693.148338                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199222                       # number of writebacks
system.l2.writebacks::total                    199222                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287137                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53135000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24839818000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24892953000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53135000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24839818000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24892953000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.874515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.418419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.418933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.874515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.418419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.418933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78602.071006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86712.739256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86693.644497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78602.071006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86712.739256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86693.644497                       # average overall mshr miss latency
system.l2.replacements                         289508                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       590016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           590016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       590016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       590016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          326                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4616                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            110832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                110832                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176500                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176500                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19210851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19210851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.614272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.614272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108843.348442                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108843.348442                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176500                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15680871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15680871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.614272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.614272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88843.461756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88843.461756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66655000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66655000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.874515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98602.071006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98602.071006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53135000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.874515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78602.071006                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78602.071006                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11358578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11358578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.276787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.276787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103291.726534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103291.726534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9158947000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9158947000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.276774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.276774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83292.685589                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83292.685589                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.590629                       # Cycle average of tags in use
system.l2.tags.total_refs                     1364513                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    297700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.583517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     160.120202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.605966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7905.864461                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986766                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2047                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          532                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3035970                       # Number of tag accesses
system.l2.tags.data_accesses                  3035970                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007484800500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11682                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11682                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              801098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187845                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199222                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287137                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199222                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    784                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.511556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.094541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.884151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11453     98.04%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          172      1.47%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           18      0.15%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11682                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.051361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.017670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5778     49.46%     49.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              193      1.65%     51.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5069     43.39%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              617      5.28%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11682                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   50176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18376768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12750208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    111.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  165442763000                       # Total gap between requests
system.mem_ctrls.avgGap                     340165.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18283328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12748416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 261504.287699589971                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 110511479.877449363470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 77056338.881704330444                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286461                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199222                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18433250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10100605500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3910170461000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27268.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35259.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19627202.12                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18333440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18376704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12750208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12750208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          676                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287136                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199222                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199222                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       261504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    110814376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        111075880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       261504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       261504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     77067170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        77067170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     77067170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       261504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    110814376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       188143051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286353                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199194                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17276                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        18393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        18900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        19047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        17666                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        18838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        17472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        18204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        12756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11869                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        12607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12011                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4749920000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1431765000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10119038750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16587.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35337.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146242                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101847                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       237455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.866126                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.299716                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   189.202323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       182815     76.99%     76.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29767     12.54%     89.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5519      2.32%     91.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1680      0.71%     92.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9315      3.92%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          617      0.26%     96.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          727      0.31%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          644      0.27%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6371      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       237455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18326592                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12748416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              110.772984                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               77.056339                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       867345780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       461005215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1028395620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     526875480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13059870720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40301268600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29592122880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   85836884295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.831206                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76511834250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5524480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83406479750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       828104340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       440136510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1016164800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     512917200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13059870720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41368107390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  28693732320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   85919033280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   519.327746                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  74170511250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5524480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85747802750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110637                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199222                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79253                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176500                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176499                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110637                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       852748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 852748                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31126912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31126912                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287137                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287137    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287137                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1362500000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1563063750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       789238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          183872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052855                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054732                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81577088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81647744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          289508                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12750208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           974908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.126630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 959059     98.37%     98.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15835      1.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             974908                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 165442794000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2550027000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2319000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2053882995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
