Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 14:47:45 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_methodology -file hweval_adder_methodology_drc_routed.rpt -pb hweval_adder_methodology_drc_routed.pb -rpx hweval_adder_methodology_drc_routed.rpx
| Design       : hweval_adder
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 2          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) clk_gen
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on data_ok relative to clock(s) clk_gen
Related violations: <none>


