

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   64.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
b59ee25cebf06c2daa2dbf4800e9233b  /home/moh18/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/moh18/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/moh18/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_QEuBQ8
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hDP7yy"
Running: cat _ptx_hDP7yy | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Kz7FhY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Kz7FhY --output-file  /dev/null 2> _ptx_hDP7yyinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hDP7yy _ptx2_Kz7FhY _ptx_hDP7yyinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 161893
gpu_sim_insn = 103760320
gpu_ipc =     640.9191
gpu_tot_sim_cycle = 384043
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     270.1789
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 90542
gpu_stall_icnt2sh    = 294651
partiton_reqs_in_parallel = 3471104
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.4407
partiton_level_parallism_total  =       9.0383
partiton_reqs_in_parallel_util = 3471104
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 159505
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7617
partiton_level_parallism_util_total  =      21.7617
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      66.2966 GB/Sec
L2_BW_total  =      27.9473 GB/Sec
gpu_total_sim_rate=34460

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8242
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1925382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8242
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2435, 3142, 3150, 3141, 3151, 3139, 3149, 2519, 2261, 2830, 2832, 2824, 2832, 2819, 2829, 2259, 2260, 2826, 2833, 2826, 2834, 2822, 2829, 2269, 2512, 3145, 3149, 3141, 3147, 3001, 3004, 2439, 2265, 2833, 2841, 2833, 2839, 2831, 2836, 2267, 2265, 2830, 2839, 2831, 2838, 2830, 2836, 2271, 2262, 2829, 2831, 2824, 2834, 2676, 2693, 2185, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 123675
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74896
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 43893
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152070	W0_Idle:1669297	W0_Scoreboard:4006431	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 596 
maxdqlatency = 0 
maxmflatency = 30960 
averagemflatency = 3251 
max_icnt2mem_latency = 30647 
max_icnt2sh_latency = 384042 
mrq_lat_table:17382 	1606 	1648 	3213 	3676 	4288 	4105 	4489 	4470 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36029 	31749 	1622 	748 	5711 	20311 	16576 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23979 	4573 	739 	465 	36485 	2761 	368 	440 	2414 	11428 	18533 	10925 	126 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14998 	37813 	30666 	2225 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3727 	23409 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	44 	1 	1 	9 	19 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        67        67        68        70        59        55        68        70        59        56        60        60        46        50        57        57 
dram[1]:        67        70        68        70        58        59        68        70        58        61        60        62        46        47        55        52 
dram[2]:        67        70        68        70        59        55        68        70        60        55        58        62        44        43        55        55 
dram[3]:        67        70        68        70        59        60        68        70        59        60        60        60        42        47        53        54 
dram[4]:        66        70        68        70        64        63        68        70        63        65        60        62        42        44        55        53 
dram[5]:        67        70        68        70        63        60        68        70        64        60        63        66        45        45        54        55 
dram[6]:        67        70        68        70        63        63        68        70        62        66        64        65        42        44        54        53 
dram[7]:        68        70        68        70        64        60        68        70        63        61        64        66        43        43        55        54 
dram[8]:        67        68        68        70        59        55        68        70        59        57        64        65        46        48        53        55 
dram[9]:        68        70        68        70        58        60        68        70        58        61        64        66        42        43        55        52 
dram[10]:        68        70        68        70        59        55        68        70        60        56        63        66        44        43        54        54 
maximum service time to same row:
dram[0]:     36995     36920     38279     38183     32973     32698     37009     37019     41225     41226     55513     56508     54628     54789     58805     58490 
dram[1]:     36945     36992     38325     38285     32972     32701     37063     37041     41223     41214     55624     56533     55048     54654     58842     58471 
dram[2]:     37080     36745     38293     38259     32753     32699     37010     37010     41218     41231     55681     55844     54259     54258     58833     58546 
dram[3]:     36744     36923     38279     38381     32962     32688     36997     37014     41223     41221     55600     56582     54689     54708     58927     58547 
dram[4]:     37090     36977     38395     38303     32973     32707     37116     37143     41221     41211     55724     56640     54577     54573     58906     58681 
dram[5]:     36981     36742     38396     38218     32750     32701     37119     37105     55073     56107     55699     55845     54452     54550     58903     58612 
dram[6]:     36746     36927     38381     38399     32961     32692     37135     37113     55205     55366     55687     56571     54471     54579     58936     58640 
dram[7]:     36960     36975     38316     38211     32977     32707     37101     37138     55001     56125     55743     55939     54497     54519     58800     58485 
dram[8]:     36976     36893     38337     38195     32751     32715     37029     37044     41226     41227     55512     55676     54764     54768     58807     58486 
dram[9]:     36946     36986     38324     38285     32967     32701     37048     37018     41215     41219     55551     56517     54438     54692     58838     58458 
dram[10]:     37063     37051     38294     38236     32997     32708     37018     37033     41218     41217     55681     55937     54535     54334     58792     58493 
average row accesses per activate:
dram[0]: 19.538462 19.923077 25.000000 19.666666 12.333333 11.652174 22.363636 23.272728 15.357142 15.357142 13.333333 13.444445 19.142857 22.166666 12.950000  8.062500 
dram[1]: 19.307692 20.461538 18.266666 22.615385 11.130435 12.571428 22.545454 23.181818 15.142858 18.083334 13.500000 13.500000 22.166666 17.799999 13.000000  9.807693 
dram[2]: 23.272728 20.461538 25.090910 22.461538  9.592592 10.480000 22.000000 22.818182 15.857142 15.428572 13.222222 12.400000 16.437500 16.375000 12.285714 10.230769 
dram[3]: 23.363636 24.090910 21.230770 22.615385 10.240000 10.680000 22.181818 23.272728 15.500000 15.428572 13.222222 12.789474 19.071428 22.166666  9.769231  9.629630 
dram[4]: 22.727272 24.454546 21.538462 22.692308 11.217391 11.434783 22.272728 22.909090 13.687500 18.250000 13.277778 13.444445 18.857143 19.214285 11.391304  8.862069 
dram[5]: 22.909090 24.454546 25.000000 19.733334 11.434783 11.608696 22.000000 23.363636 18.250000 18.333334 13.500000 13.777778 19.214285 22.250000 11.727273  8.965517 
dram[6]: 22.727272 24.090910 19.714285 19.733334 11.086957 11.608696 22.181818 23.090910 16.692308 18.250000 12.050000 14.411765 18.928572 17.866667 10.520000  8.500000 
dram[7]: 23.181818 24.000000 21.461538 19.866667 11.304348 10.520000 22.272728 23.181818 15.571428 18.250000 13.388889 13.777778 17.666666 18.785715 11.086957  8.896552 
dram[8]: 23.000000 24.000000 21.384615 19.600000 11.347826 11.608696 22.363636 23.363636 17.833334 15.642858 15.375000 13.944445 22.333334 22.416666 11.636364  6.864865 
dram[9]: 19.461538 24.454546 18.400000 19.600000 10.160000 10.640000 22.454546 23.272728 15.285714 17.833334 13.722222 13.157895 18.928572 18.785715 11.260870  8.193548 
dram[10]: 23.272728 23.818182 21.153847 19.666666 11.173913 12.476191 22.090910 22.818182 15.500000 15.428572 13.555555 14.055555 16.625000 16.250000 10.833333  9.923077 
average row locality = 44906/2881 = 15.586949
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       109       115       131       151       115       124       107       117        87        87       110       112       124       122       115       114 
dram[1]:       107       122       130       150       112       120       109       116        84        89       112       112       122       123       116       111 
dram[2]:       112       122       132       148       115       118       104       113        94        88       107       117       119       118       114       122 
dram[3]:       113       121       132       150       112       123       106       118        89        88       107       112       123       122       110       116 
dram[4]:       106       125       136       151       114       119       107       114        91        91       108       111       120       125       117       112 
dram[5]:       108       125       131       152       119       123       104       119        91        92       112       117       125       123       113       115 
dram[6]:       106       121       132       152       111       123       106       116        89        91       110       114       121       124       118       110 
dram[7]:       111       120       135       154       116       119       107       117        90        91       110       117       121       119       110       113 
dram[8]:       109       120       134       150       117       123       108       119        86        91       115       120       124       125       111       109 
dram[9]:       109       125       132       150       110       122       109       118        86        86       116       119       121       119       114       109 
dram[10]:       112       118       131       151       113       118       105       113        89        88       113       122       122       116       115       114 
total reads: 20316
bank skew: 154/84 = 1.83
chip skew: 1869/1835 = 1.02
average mf latency per bank:
dram[0]:       9407      9307     12543     12058     13714     13466      8851      8652      8058      8210      5105      5142      3190      3329      3473      3609
dram[1]:       9661      9554     12597     12104     14027     13912      8926      8630      8345      8250      5055      5023      3252      3293      3505      3515
dram[2]:       9489      9426     12705     12368     14011     13793      9214      8990      7914      8065      5136      5019      3185      3277      3523      3511
dram[3]:       9371      9241     12826     12412     13672     13445      9079      8783      7825      8139      5073      5046      3180      3286      3591      3660
dram[4]:       9651      9340     12654     12395     14222     14119      9061      8691      8017      8013      4996      4904      3255      3224      3605      3656
dram[5]:       9937      9520     12962     12340     13893     13724      9092      8786      7782      7797      4905      4950      3041      3149      3660      3715
dram[6]:      10010      9826     12743     12288     14151     13943      8975      8745      7671      7932      5106      5106      3096      3148      3651      3787
dram[7]:       9909      9856     12778     12284     14078     13875      9149      8756      7848      7799      5182      5082      3098      3139      3678      3585
dram[8]:      10180      9843     12590     12230     13866     13721      8658      8554      8044      8054      4885      4943      3027      3147      3589      3691
dram[9]:       9954      9764     12769     12392     13897     13510      8843      8543      8062      8285      5047      5015      3084      3183      3626      3678
dram[10]:       9620      9647     12790     12204     13886     13604      9084      8823      7999      7994      5126      5042      3061      3203      3557      3599
maximum mf latency per bank:
dram[0]:      30872     30910     16333     16199     16087     15981     15659     15740     12146     12121      8613      8499      7572      7701      8335      8400
dram[1]:      30886     30890     16210     16023     16096     16026     15715     15716     11991     12045      8521      8456      6123      6124      8331      8348
dram[2]:      30879     30894     16058     16093     16296     16124     15664     15645     11728     11356      8539      8477      6040      5964      8329      8340
dram[3]:      30884     30900     16291     16271     16207     16143     15618     15677     11318     11203      8583      8384      5997      6003      8330      8394
dram[4]:      30888     30868     16221     16149     16046     16066     15735     15594     11231     11228      8369      8331      5886      5580      8325      8359
dram[5]:      30894     30940     16085     16087     16228     16087     15745     15574      8719      8681      8442      8348      5427      5518      8318      8325
dram[6]:      30887     30960     16155     16188     16223     16155     15551     15719      8707      8708      8404      8296      5448      5512      8317      8317
dram[7]:      30892     30912     16124     16130     16097     16065     15739     15661      8759      8680      8367      8410      5450      5459      8347      8332
dram[8]:      30900     30926     16079     16070     16079     16074     15577     15763     12190     12214      8557      8490      7584      7755      8324      8315
dram[9]:      30892     30932     16149     16146     16114     16000     15766     15680     12042     12055      8485      8458      6100      6139      8316      8379
dram[10]:      30871     30898     16074     16072     16103     15934     15770     15612     11705     11362      8549      8463      5988      5952      8332      8357
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287357 n_act=261 n_pre=245 n_req=4075 n_rd=8940 n_write=3807 bw_util=0.08481
n_activity=41066 dram_eff=0.6208
bk0: 580a 296344i bk1: 576a 295875i bk2: 576a 294896i bk3: 576a 294334i bk4: 576a 295272i bk5: 576a 294749i bk6: 556a 296029i bk7: 556a 295686i bk8: 512a 296608i bk9: 512a 296535i bk10: 520a 296054i bk11: 520a 295878i bk12: 576a 296273i bk13: 576a 295732i bk14: 576a 296262i bk15: 576a 295553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287390 n_act=255 n_pre=239 n_req=4071 n_rd=8944 n_write=3782 bw_util=0.08467
n_activity=40787 dram_eff=0.624
bk0: 576a 296400i bk1: 576a 295734i bk2: 576a 295258i bk3: 576a 294077i bk4: 576a 295199i bk5: 576a 294887i bk6: 556a 296295i bk7: 556a 295696i bk8: 512a 296792i bk9: 512a 296399i bk10: 524a 296018i bk11: 524a 296034i bk12: 576a 296286i bk13: 576a 295710i bk14: 576a 296269i bk15: 576a 295815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287336 n_act=267 n_pre=251 n_req=4077 n_rd=8936 n_write=3820 bw_util=0.08487
n_activity=40608 dram_eff=0.6283
bk0: 576a 296101i bk1: 576a 295806i bk2: 576a 294988i bk3: 576a 294384i bk4: 576a 295205i bk5: 576a 294726i bk6: 552a 296068i bk7: 552a 295634i bk8: 512a 296490i bk9: 512a 296349i bk10: 524a 296179i bk11: 524a 295742i bk12: 576a 296319i bk13: 576a 295659i bk14: 576a 296231i bk15: 576a 295498i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287358 n_act=264 n_pre=248 n_req=4076 n_rd=8936 n_write=3804 bw_util=0.08476
n_activity=40671 dram_eff=0.6265
bk0: 576a 296323i bk1: 576a 296003i bk2: 576a 294747i bk3: 576a 294208i bk4: 576a 295424i bk5: 576a 294739i bk6: 552a 296060i bk7: 552a 295880i bk8: 512a 296642i bk9: 512a 296218i bk10: 524a 296229i bk11: 524a 296040i bk12: 576a 296312i bk13: 576a 295797i bk14: 576a 296068i bk15: 576a 295755i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69456
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287355 n_act=260 n_pre=244 n_req=4083 n_rd=8944 n_write=3807 bw_util=0.08483
n_activity=40997 dram_eff=0.622
bk0: 576a 296558i bk1: 576a 296047i bk2: 576a 295142i bk3: 576a 294485i bk4: 576a 295297i bk5: 576a 294828i bk6: 552a 296654i bk7: 552a 296095i bk8: 512a 296737i bk9: 512a 296319i bk10: 524a 296617i bk11: 524a 296116i bk12: 576a 296163i bk13: 576a 295633i bk14: 580a 296122i bk15: 580a 295806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75161
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287318 n_act=253 n_pre=237 n_req=4105 n_rd=8944 n_write=3858 bw_util=0.08517
n_activity=41014 dram_eff=0.6243
bk0: 576a 296238i bk1: 576a 295717i bk2: 576a 294800i bk3: 576a 294417i bk4: 576a 295191i bk5: 576a 294852i bk6: 552a 296193i bk7: 552a 296056i bk8: 512a 296728i bk9: 512a 296287i bk10: 524a 296071i bk11: 524a 296210i bk12: 576a 296186i bk13: 576a 295857i bk14: 580a 296187i bk15: 580a 295770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287351 n_act=265 n_pre=249 n_req=4080 n_rd=8944 n_write=3801 bw_util=0.08479
n_activity=40648 dram_eff=0.6271
bk0: 576a 296398i bk1: 576a 295858i bk2: 576a 294829i bk3: 576a 294492i bk4: 576a 295349i bk5: 576a 294795i bk6: 552a 296470i bk7: 552a 296107i bk8: 512a 296916i bk9: 512a 296314i bk10: 524a 296416i bk11: 524a 296212i bk12: 576a 296425i bk13: 576a 295800i bk14: 580a 295981i bk15: 580a 295615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77242
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287350 n_act=263 n_pre=247 n_req=4086 n_rd=8944 n_write=3806 bw_util=0.08483
n_activity=40762 dram_eff=0.6256
bk0: 576a 296434i bk1: 576a 296105i bk2: 576a 295031i bk3: 576a 294090i bk4: 576a 295061i bk5: 576a 294659i bk6: 552a 296103i bk7: 552a 295763i bk8: 512a 296657i bk9: 512a 296106i bk10: 524a 296398i bk11: 524a 295915i bk12: 576a 296436i bk13: 576a 295906i bk14: 580a 296103i bk15: 580a 295859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.728
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287320 n_act=261 n_pre=245 n_req=4097 n_rd=8944 n_write=3840 bw_util=0.08505
n_activity=40766 dram_eff=0.6272
bk0: 576a 296353i bk1: 576a 295879i bk2: 576a 294943i bk3: 576a 294083i bk4: 576a 295171i bk5: 576a 294649i bk6: 552a 296367i bk7: 552a 295424i bk8: 512a 296682i bk9: 512a 296227i bk10: 524a 296146i bk11: 524a 295926i bk12: 576a 296189i bk13: 576a 295857i bk14: 580a 296299i bk15: 580a 295616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72399
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287329 n_act=271 n_pre=255 n_req=4081 n_rd=8944 n_write=3811 bw_util=0.08486
n_activity=40815 dram_eff=0.625
bk0: 576a 296381i bk1: 576a 295866i bk2: 576a 294788i bk3: 576a 294412i bk4: 576a 294898i bk5: 576a 294694i bk6: 552a 296210i bk7: 552a 295891i bk8: 512a 296429i bk9: 512a 296065i bk10: 524a 296239i bk11: 524a 295741i bk12: 576a 296042i bk13: 576a 295935i bk14: 580a 296039i bk15: 580a 295741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70899
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=300610 n_nop=287358 n_act=262 n_pre=246 n_req=4075 n_rd=8940 n_write=3804 bw_util=0.08479
n_activity=40849 dram_eff=0.624
bk0: 576a 296038i bk1: 576a 295682i bk2: 576a 294556i bk3: 576a 293916i bk4: 576a 295007i bk5: 576a 294664i bk6: 552a 296127i bk7: 552a 295548i bk8: 512a 296710i bk9: 512a 296398i bk10: 524a 296241i bk11: 524a 295870i bk12: 576a 295947i bk13: 576a 295770i bk14: 580a 296325i bk15: 576a 295865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68583

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2199, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2344, Reservation_fails = 0
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2152, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2361, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2190, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2398, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2166, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2380, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2201, Reservation_fails = 0
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2378, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2242, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2393, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2186, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2422, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2179, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2410, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2238, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2391, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2193, Reservation_fails = 0
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2408, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2181, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2380, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 50392
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 19
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 332
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.6527
	minimum = 6
	maximum = 258
Network latency average = 16.0503
	minimum = 6
	maximum = 258
Slowest packet = 191332
Flit latency average = 14.863
	minimum = 6
	maximum = 258
Slowest flit = 408037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0139891
	minimum = 0.0111525 (at node 15)
	maximum = 0.0161991 (at node 41)
Accepted packet rate average = 0.0139891
	minimum = 0.0111525 (at node 15)
	maximum = 0.0161991 (at node 41)
Injected flit rate average = 0.0299029
	minimum = 0.0172553 (at node 15)
	maximum = 0.0452277 (at node 41)
Accepted flit rate average= 0.0299029
	minimum = 0.0233242 (at node 32)
	maximum = 0.0369351 (at node 24)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.6527 (1 samples)
	minimum = 6 (1 samples)
	maximum = 258 (1 samples)
Network latency average = 16.0503 (1 samples)
	minimum = 6 (1 samples)
	maximum = 258 (1 samples)
Flit latency average = 14.863 (1 samples)
	minimum = 6 (1 samples)
	maximum = 258 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0139891 (1 samples)
	minimum = 0.0111525 (1 samples)
	maximum = 0.0161991 (1 samples)
Accepted packet rate average = 0.0139891 (1 samples)
	minimum = 0.0111525 (1 samples)
	maximum = 0.0161991 (1 samples)
Injected flit rate average = 0.0299029 (1 samples)
	minimum = 0.0172553 (1 samples)
	maximum = 0.0452277 (1 samples)
Accepted flit rate average = 0.0299029 (1 samples)
	minimum = 0.0233242 (1 samples)
	maximum = 0.0369351 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 50 min, 11 sec (3011 sec)
gpgpu_simulation_rate = 34460 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4124 Tlb_hit: 1342 Tlb_miss: 2782 Tlb_hit_rate: 0.325412
Shader1: Tlb_access: 4088 Tlb_hit: 1170 Tlb_miss: 2918 Tlb_hit_rate: 0.286204
Shader2: Tlb_access: 3728 Tlb_hit: 926 Tlb_miss: 2802 Tlb_hit_rate: 0.248391
Shader3: Tlb_access: 3864 Tlb_hit: 954 Tlb_miss: 2910 Tlb_hit_rate: 0.246894
Shader4: Tlb_access: 3884 Tlb_hit: 1208 Tlb_miss: 2676 Tlb_hit_rate: 0.311020
Shader5: Tlb_access: 4200 Tlb_hit: 1230 Tlb_miss: 2970 Tlb_hit_rate: 0.292857
Shader6: Tlb_access: 4008 Tlb_hit: 1034 Tlb_miss: 2974 Tlb_hit_rate: 0.257984
Shader7: Tlb_access: 4092 Tlb_hit: 1116 Tlb_miss: 2976 Tlb_hit_rate: 0.272727
Shader8: Tlb_access: 4208 Tlb_hit: 1226 Tlb_miss: 2982 Tlb_hit_rate: 0.291350
Shader9: Tlb_access: 3948 Tlb_hit: 1082 Tlb_miss: 2866 Tlb_hit_rate: 0.274063
Shader10: Tlb_access: 3740 Tlb_hit: 948 Tlb_miss: 2792 Tlb_hit_rate: 0.253476
Shader11: Tlb_access: 4040 Tlb_hit: 858 Tlb_miss: 3182 Tlb_hit_rate: 0.212376
Shader12: Tlb_access: 4020 Tlb_hit: 1012 Tlb_miss: 3008 Tlb_hit_rate: 0.251741
Shader13: Tlb_access: 4212 Tlb_hit: 1152 Tlb_miss: 3060 Tlb_hit_rate: 0.273504
Shader14: Tlb_access: 3868 Tlb_hit: 884 Tlb_miss: 2984 Tlb_hit_rate: 0.228542
Shader15: Tlb_access: 3596 Tlb_hit: 900 Tlb_miss: 2696 Tlb_hit_rate: 0.250278
Shader16: Tlb_access: 4260 Tlb_hit: 1310 Tlb_miss: 2950 Tlb_hit_rate: 0.307512
Shader17: Tlb_access: 3852 Tlb_hit: 1106 Tlb_miss: 2746 Tlb_hit_rate: 0.287124
Shader18: Tlb_access: 3936 Tlb_hit: 1068 Tlb_miss: 2868 Tlb_hit_rate: 0.271341
Shader19: Tlb_access: 4056 Tlb_hit: 856 Tlb_miss: 3200 Tlb_hit_rate: 0.211045
Shader20: Tlb_access: 4132 Tlb_hit: 1130 Tlb_miss: 3002 Tlb_hit_rate: 0.273475
Shader21: Tlb_access: 4120 Tlb_hit: 1022 Tlb_miss: 3098 Tlb_hit_rate: 0.248058
Shader22: Tlb_access: 3880 Tlb_hit: 870 Tlb_miss: 3010 Tlb_hit_rate: 0.224227
Shader23: Tlb_access: 4308 Tlb_hit: 1066 Tlb_miss: 3242 Tlb_hit_rate: 0.247447
Shader24: Tlb_access: 4368 Tlb_hit: 1430 Tlb_miss: 2938 Tlb_hit_rate: 0.327381
Shader25: Tlb_access: 4008 Tlb_hit: 936 Tlb_miss: 3072 Tlb_hit_rate: 0.233533
Shader26: Tlb_access: 4080 Tlb_hit: 1160 Tlb_miss: 2920 Tlb_hit_rate: 0.284314
Shader27: Tlb_access: 4196 Tlb_hit: 1006 Tlb_miss: 3190 Tlb_hit_rate: 0.239752
Tlb_tot_access: 112816 Tlb_tot_hit: 30002, Tlb_tot_miss: 82814, Tlb_tot_hit_rate: 0.265937
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 606 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader1: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader2: Tlb_validate: 624 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader3: Tlb_validate: 628 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader4: Tlb_validate: 648 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader5: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader6: Tlb_validate: 726 Tlb_invalidate: 238 Tlb_evict: 0 Tlb_page_evict: 238
Shader7: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader8: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader9: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader10: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader11: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader12: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader13: Tlb_validate: 716 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader14: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader15: Tlb_validate: 694 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader16: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader17: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader18: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader19: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader20: Tlb_validate: 606 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader21: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader22: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader23: Tlb_validate: 628 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader24: Tlb_validate: 670 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader25: Tlb_validate: 648 Tlb_invalidate: 208 Tlb_evict: 0 Tlb_page_evict: 208
Shader26: Tlb_validate: 660 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader27: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Tlb_tot_valiate: 18674 Tlb_invalidate: 5980, Tlb_tot_evict: 0, Tlb_tot_evict page: 5980
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2782 Page_hit: 1224 Page_miss: 1558 Page_hit_rate: 0.439971 Page_fault: 0 Page_pending: 1557
Shader1: Page_table_access:2918 Page_hit: 1238 Page_miss: 1680 Page_hit_rate: 0.424263 Page_fault: 1 Page_pending: 1678
Shader2: Page_table_access:2802 Page_hit: 1278 Page_miss: 1524 Page_hit_rate: 0.456103 Page_fault: 1 Page_pending: 1522
Shader3: Page_table_access:2910 Page_hit: 1190 Page_miss: 1720 Page_hit_rate: 0.408935 Page_fault: 1 Page_pending: 1719
Shader4: Page_table_access:2676 Page_hit: 1356 Page_miss: 1320 Page_hit_rate: 0.506726 Page_fault: 2 Page_pending: 1319
Shader5: Page_table_access:2970 Page_hit: 1342 Page_miss: 1628 Page_hit_rate: 0.451852 Page_fault: 0 Page_pending: 1628
Shader6: Page_table_access:2974 Page_hit: 1450 Page_miss: 1524 Page_hit_rate: 0.487559 Page_fault: 1 Page_pending: 1523
Shader7: Page_table_access:2976 Page_hit: 1404 Page_miss: 1572 Page_hit_rate: 0.471774 Page_fault: 0 Page_pending: 1572
Shader8: Page_table_access:2982 Page_hit: 1344 Page_miss: 1638 Page_hit_rate: 0.450704 Page_fault: 0 Page_pending: 1638
Shader9: Page_table_access:2866 Page_hit: 1412 Page_miss: 1454 Page_hit_rate: 0.492673 Page_fault: 0 Page_pending: 1454
Shader10: Page_table_access:2792 Page_hit: 1294 Page_miss: 1498 Page_hit_rate: 0.463467 Page_fault: 0 Page_pending: 1498
Shader11: Page_table_access:3182 Page_hit: 1502 Page_miss: 1680 Page_hit_rate: 0.472030 Page_fault: 1 Page_pending: 1679
Shader12: Page_table_access:3008 Page_hit: 1418 Page_miss: 1590 Page_hit_rate: 0.471410 Page_fault: 0 Page_pending: 1589
Shader13: Page_table_access:3060 Page_hit: 1366 Page_miss: 1694 Page_hit_rate: 0.446405 Page_fault: 1 Page_pending: 1693
Shader14: Page_table_access:2984 Page_hit: 1308 Page_miss: 1676 Page_hit_rate: 0.438338 Page_fault: 0 Page_pending: 1676
Shader15: Page_table_access:2696 Page_hit: 1300 Page_miss: 1396 Page_hit_rate: 0.482196 Page_fault: 0 Page_pending: 1396
Shader16: Page_table_access:2950 Page_hit: 1422 Page_miss: 1528 Page_hit_rate: 0.482034 Page_fault: 1 Page_pending: 1527
Shader17: Page_table_access:2746 Page_hit: 1206 Page_miss: 1540 Page_hit_rate: 0.439184 Page_fault: 0 Page_pending: 1540
Shader18: Page_table_access:2868 Page_hit: 1246 Page_miss: 1622 Page_hit_rate: 0.434449 Page_fault: 0 Page_pending: 1622
Shader19: Page_table_access:3200 Page_hit: 1594 Page_miss: 1606 Page_hit_rate: 0.498125 Page_fault: 2 Page_pending: 1604
Shader20: Page_table_access:3002 Page_hit: 1474 Page_miss: 1528 Page_hit_rate: 0.491006 Page_fault: 0 Page_pending: 1528
Shader21: Page_table_access:3098 Page_hit: 1498 Page_miss: 1600 Page_hit_rate: 0.483538 Page_fault: 1 Page_pending: 1599
Shader22: Page_table_access:3010 Page_hit: 1268 Page_miss: 1742 Page_hit_rate: 0.421262 Page_fault: 0 Page_pending: 1742
Shader23: Page_table_access:3242 Page_hit: 1576 Page_miss: 1666 Page_hit_rate: 0.486120 Page_fault: 0 Page_pending: 1666
Shader24: Page_table_access:2938 Page_hit: 1486 Page_miss: 1452 Page_hit_rate: 0.505786 Page_fault: 0 Page_pending: 1452
Shader25: Page_table_access:3072 Page_hit: 1278 Page_miss: 1794 Page_hit_rate: 0.416016 Page_fault: 0 Page_pending: 1794
Shader26: Page_table_access:2920 Page_hit: 1462 Page_miss: 1458 Page_hit_rate: 0.500685 Page_fault: 0 Page_pending: 1458
Shader27: Page_table_access:3190 Page_hit: 1606 Page_miss: 1584 Page_hit_rate: 0.503448 Page_fault: 3 Page_pending: 1584
Page_talbe_tot_access: 82814 Page_tot_hit: 38542, Page_tot_miss 44272, Page_tot_hit_rate: 0.465404 Page_tot_fault: 15 Page_tot_pending: 44257
Total_memory_access_page_fault: 15, Average_latency 261573.656250
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.664002
[0-25]: 0.063729, [26-50]: 0.035800, [51-75]: 0.900472, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   384043 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(109.313301)
F:   223850----T:   225566 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(1.158677)
F:   225566----T:   226423 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.578663)
F:   226423----T:   227123 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   227123----T:   229068 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(1.313302)
F:   229068----T:   229719 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   229719----T:   231779 	 St: c0201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   231779----T:   232430 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   232430----T:   234490 	 St: c0211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   237756----T:   238407 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   238407----T:   240467 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   240467----T:   241118 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   241118----T:   243178 	 St: c0111000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   243178----T:   243878 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   243878----T:   247684 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(2.569885)
F:   247684----T:   248335 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   248335----T:   252258 	 St: c0221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(2.648886)
F:   257192----T:   257843 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   257843----T:   261766 	 St: c0121000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(2.648886)
F:   262663----T:   263363 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   263363----T:   270926 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(5.106685)
F:   270926----T:   271577 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   271577----T:   279257 	 St: c0241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(5.185685)
F:   284469----T:   285120 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   285120----T:   292800 	 St: c0141000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(5.185685)
F:   301620----T:   302320 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   302320----T:   317411 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(10.189736)
F:   317411----T:   318062 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   318062----T:   333271 	 St: c0281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(10.269413)
F:   338093----T:   338744 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   338744----T:   353953 	 St: c0181000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(10.269413)
F:   384043----T:   384694 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   384043----T:   386103 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   386754----T:   387405 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   386754----T:   388814 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   389465----T:   390116 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   389465----T:   393388 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F:   394039----T:   394690 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   394039----T:   401719 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(5.185685)
F:   402370----T:   403021 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   402370----T:   417579 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(10.269413)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 161893(cycle), 109.313301(us)
Tot_kernel_exec_time_and_fault_time: 1161568(cycle), 784.313293(us)
Tot_memcpy_h2d_time: 102152(cycle), 68.975014(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 102152(cycle), 68.975014(us)
Tot_devicesync_time: 34187(cycle), 23.083727(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 34187(cycle), 23.083727(us)
GPGPU-Sim: *** exit detected ***
