Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/prajuval/Downloads/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 40899feb777049c0bb9fafde4b1923e5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_path_tb_try_2_behav xil_defaultlib.data_path_tb_try_2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port less [/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/n_bit_alu.sv:50]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port less [/home/prajuval/Desktop/RISC/RISC/RISC.srcs/sources_1/new/n_bit_alu.sv:46]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
