
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/s267517/.synopsys_dc_gui/preferences.tcl
##################### RI5CY SCAN INSERTION with LBIST  ##########################################
#################################################################################################
set GATE_PATH			../output
../output
set REPORT_PATH			../rpt
../rpt
set LOG_PATH			../log
../log
set TECH 			NangateOpenCell
NangateOpenCell
set TOPLEVEL			riscv_core
riscv_core
set search_path [ join "../techlib/ $search_path" ]
../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "$GATE_PATH $search_path" ]
../output ../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
source ../bin/$TECH.dc_setup_scan.tcl
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Warning: Overwriting design file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'. (DDB-24)
Loaded 0 designs.
analyze -format vhdl -work work ../../../../rtl/lbist_blocks/mux2to1.vhd
Running PRESTO HDLC
Compiling Entity Declaration MUX2TO1_N
Compiling Architecture BHV of MUX2TO1_N
Presto compilation completed successfully.
1
analyze -format vhdl -work work ../../../../rtl/lbist_blocks/bist_controller.vhd
Running PRESTO HDLC
Compiling Entity Declaration BIST_CONTROLLER
Compiling Architecture BHV of BIST_CONTROLLER
Presto compilation completed successfully.
1
analyze -format verilog -work work ../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v
Running PRESTO HDLC
Compiling source file ../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v
Warning:  ../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v:82: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
#analyze -format verilog -work work ../../../../rtl/lbist_blocks/tpg/phase_shifter/phase_shifter.v
analyze -format verilog -work work ../../../../rtl/lbist_blocks/tpg/tpg.v
Running PRESTO HDLC
Compiling source file ../../../../rtl/lbist_blocks/tpg/tpg.v
Presto compilation completed successfully.
1
analyze -format vhdl -work work ../../../../rtl/lbist_blocks/test_counter/counter.vhd
Running PRESTO HDLC
Compiling Entity Declaration COUNTER
Compiling Architecture BEH of COUNTER
Presto compilation completed successfully.
1
analyze -format vhdl -work work ../../../../rtl/lbist_blocks/test_counter/test_counter.vhd
Running PRESTO HDLC
Compiling Entity Declaration TEST_COUNTER
Compiling Architecture STRUCTURE of TEST_COUNTER
Presto compilation completed successfully.
1
analyze -format verilog -work work ../../../../rtl/lbist_blocks/out_eval/misr.v
Running PRESTO HDLC
Compiling source file ../../../../rtl/lbist_blocks/out_eval/misr.v
Warning:  ../../../../rtl/lbist_blocks/out_eval/misr.v:62: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
1
analyze -format vhdl -work work ../../../../rtl/lbist_blocks/out_eval/out_eval.vhd
Running PRESTO HDLC
Compiling Entity Declaration OUTPUT_EVALUATOR
Compiling Architecture STRUCTURE of OUTPUT_EVALUATOR
Presto compilation completed successfully.
1
analyze -format vhdl -work work ../../../../rtl/lbist_blocks/lbist_wrapper.vhd
Running PRESTO HDLC
Compiling Entity Declaration RISCV_LBIST
Compiling Architecture STRUCTURE of RISCV_LBIST
Presto compilation completed successfully.
1
analyze -format verilog -work work ../output/riscv_core_scan.v
Running PRESTO HDLC
Compiling source file ../output/riscv_core_scan.v
Presto compilation completed successfully.
1
analyze -format vhdl -work work ../../../../rtl/riscv_scan_core_lbist.vhd
Running PRESTO HDLC
Compiling Entity Declaration RISCV_CORE
Compiling Architecture STRUCTURE of RISCV_CORE
Presto compilation completed successfully.
1
elaborate ${TOPLEVEL} -work work
Running PRESTO HDLC
Warning:  ../../../../rtl/riscv_scan_core_lbist.vhd:107: Floating pin 'pis[266] of cell lbist' connected to ground. (ELAB-294)
Warning:  ../../../../rtl/riscv_scan_core_lbist.vhd:107: Floating pin 'pis[265] of cell lbist' connected to ground. (ELAB-294)
Warning:  ../../../../rtl/riscv_scan_core_lbist.vhd:107: Floating pin 'pis[264] of cell lbist' connected to ground. (ELAB-294)
Warning:  ../../../../rtl/riscv_scan_core_lbist.vhd:107: Floating pin 'pis[263] of cell lbist' connected to ground. (ELAB-294)
Presto compilation completed successfully. (riscv_core)
Elaborated 1 design.
Current design is now 'riscv_core'.
Information: Building the design 'riscv_lbist'. (HDL-193)
Presto compilation completed successfully. (riscv_lbist)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800)
Information: Building the design 'mux2to1_n' instantiated from design 'riscv_lbist' with
	the parameters "N=267". (HDL-193)
Presto compilation completed successfully. (mux2to1_n_N267)
Information: Building the design 'tpg'. (HDL-193)
Presto compilation completed successfully. (tpg)
Information: Building the design 'bist_controller'. (HDL-193)
Warning:  ../../../../rtl/lbist_blocks/bist_controller.vhd:37: The initial value for signal 'CURRENT_STATE' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../../../rtl/lbist_blocks/bist_controller.vhd:38: The initial value for signal 'NEXT_STATE' is not supported for synthesis. Presto ignores it.  (ELAB-130)
Warning:  ../../../../rtl/lbist_blocks/bist_controller.vhd:57: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../../../../rtl/lbist_blocks/bist_controller.vhd:102: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 55 in file
	'../../../../rtl/lbist_blocks/bist_controller.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 100 in file
	'../../../../rtl/lbist_blocks/bist_controller.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           102            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine bist_controller line 44 in file
		'../../../../rtl/lbist_blocks/bist_controller.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     go_nogo_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  CURRENT_STATE_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (bist_controller)
Information: Building the design 'test_counter' instantiated from design 'riscv_lbist' with
	the parameters "TEST_DURATION=11100,TEST_START=98". (HDL-193)
Presto compilation completed successfully. (test_counter_TEST_DURATION11100_TEST_START98)
Information: Building the design 'output_evaluator' instantiated from design 'riscv_lbist' with
	the parameters "N=239". (HDL-193)
Presto compilation completed successfully. (output_evaluator_N239)
Information: Building the design 'cluster_clock_gating'. (HDL-193)
Presto compilation completed successfully. (cluster_clock_gating)
Information: Building the design 'riscv_if_stage_2_128_0_1a110800_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_if_stage_2_128_0_1a110800_test_1)
Information: Building the design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
Information: Building the design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
Information: Building the design 'riscv_load_store_unit_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_load_store_unit_test_1)
Information: Building the design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1)
Information: Building the design 'riscv_pmp_N_PMP_ENTRIES16_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_pmp_N_PMP_ENTRIES16_test_1)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=0". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED0 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED0)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=24". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED24 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED24)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=48". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED48 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED48)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=72". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED72 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED72)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=96". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED96 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED96)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=120". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED120 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED120)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=144". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED144 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED144)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=168". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED168 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED168)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=192". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED192 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED192)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=216". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED216 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED216)
Information: Building the design 'lfsr' instantiated from design 'tpg' with
	the parameters "N=24,SEED=240". (HDL-193)

Inferred memory devices in process
	in routine lfsr_N24_SEED240 line 30 in file
		'../../../../rtl/lbist_blocks/tpg/lfsr/lfsr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (lfsr_N24_SEED240)
Information: Building the design 'counter' instantiated from design 'test_counter_TEST_DURATION11100_TEST_START98' with
	the parameters "N=24,RST_VALUE=0". (HDL-193)

Inferred memory devices in process
	in routine counter_N24_RST_VALUE0 line 27 in file
		'../../../../rtl/lbist_blocks/test_counter/counter.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       tmp_reg       | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_N24_RST_VALUE0)
Information: Building the design 'misr' instantiated from design 'output_evaluator_N239' with
	the parameters "N=24,SEED=1". (HDL-193)

Inferred memory devices in process
	in routine misr_N24_SEED1 line 24 in file
		'../../../../rtl/lbist_blocks/out_eval/misr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      r_reg_reg      | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_reg_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (misr_N24_SEED1)
Information: Building the design 'riscv_prefetch_L0_buffer_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_prefetch_L0_buffer_test_1)
Information: Building the design 'riscv_hwloop_controller_N_REGS2_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_hwloop_controller_N_REGS2_test_1)
Information: Building the design 'riscv_compressed_decoder_FPU0'. (HDL-193)
Presto compilation completed successfully. (riscv_compressed_decoder_FPU0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0)
Information: Building the design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'. (HDL-193)
Presto compilation completed successfully. (register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1)
Information: Building the design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1)
Information: Building the design 'riscv_controller_FPU0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_controller_FPU0_test_1)
Information: Building the design 'riscv_int_controller_PULP_SECURE1_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_int_controller_PULP_SECURE1_test_1)
Information: Building the design 'riscv_hwloop_regs_N_REGS2_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_hwloop_regs_N_REGS2_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1)
Information: Building the design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_alu_SHARED_INT_DIV0_FPU0_test_1)
Information: Building the design 'riscv_mult_SHARED_DSP_MULT0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_mult_SHARED_DSP_MULT0_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0)
Information: Building the design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'. (HDL-193)
Presto compilation completed successfully. (riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0)
Information: Building the design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_L0_buffer_RDATA_IN_WIDTH128_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2)
Information: Building the design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4)
Information: Building the design 'alu_popcnt'. (HDL-193)
Presto compilation completed successfully. (alu_popcnt)
Information: Building the design 'alu_ff'. (HDL-193)
Presto compilation completed successfully. (alu_ff)
Information: Building the design 'riscv_alu_div_test_1'. (HDL-193)
Presto compilation completed successfully. (riscv_alu_div_test_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1)
Information: Building the design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'. (HDL-193)
Presto compilation completed successfully. (SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2)
1
link

  Linking design 'riscv_core'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary (library) /home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db

1
uniquify
Information: Uniquified 10 instances of design 'misr_N24_SEED1'. (OPT-1056)
1
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP2
Date:        Sat Jan 15 02:26:38 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   1259
    Unconnected ports (LINT-28)                                   898
    Feedthrough (LINT-29)                                          93
    Shorted outputs (LINT-31)                                     136
    Constant outputs (LINT-52)                                    132

Cells                                                             418
    Cells do not drive (LINT-1)                                     5
    Connected to power or ground (LINT-32)                        400
    Nets connected to multiple pins on same cell (LINT-33)         13

Nets                                                              443
    Unloaded nets (LINT-2)                                        443
--------------------------------------------------------------------------------

Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', cell 'U89' does not drive any nets. (LINT-1)
Warning: In design 'counter_N24_RST_VALUE0', cell 'C118' does not drive any nets. (LINT-1)
Warning: In design 'riscv_controller_FPU0_test_1', cell 'U320' does not drive any nets. (LINT-1)
Warning: In design 'riscv_int_controller_PULP_SECURE1_test_1', cell 'U26' does not drive any nets. (LINT-1)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', cell 'U296' does not drive any nets. (LINT-1)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_173' driven by pin 'core/id_stage_i/data_reg_offset_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_172' driven by pin 'core/id_stage_i/data_reg_offset_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_171' driven by pin 'core/id_stage_i/data_sign_ext_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_8' driven by pin 'core/id_stage_i/regfile_alu_waddr_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_7' driven by pin 'core/id_stage_i/regfile_waddr_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_6' driven by pin 'core/id_stage_i/exc_pc_mux_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_288' driven by pin 'core/cs_registers_i/frm_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_287' driven by pin 'core/cs_registers_i/frm_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_286' driven by pin 'core/cs_registers_i/frm_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_293' driven by pin 'core/cs_registers_i/fprec_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_292' driven by pin 'core/cs_registers_i/fprec_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_291' driven by pin 'core/cs_registers_i/fprec_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_290' driven by pin 'core/cs_registers_i/fprec_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_289' driven by pin 'core/cs_registers_i/fprec_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_294' driven by pin 'core/cs_registers_i/mepc_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_295' driven by pin 'core/cs_registers_i/uepc_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_296' driven by pin 'core/cs_registers_i/depc_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_344' driven by pin 'core/cs_registers_i/pmp_cfg_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_343' driven by pin 'core/cs_registers_i/pmp_cfg_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_342' driven by pin 'core/cs_registers_i/pmp_cfg_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_341' driven by pin 'core/cs_registers_i/pmp_cfg_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_340' driven by pin 'core/cs_registers_i/pmp_cfg_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_339' driven by pin 'core/cs_registers_i/pmp_cfg_o[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_338' driven by pin 'core/cs_registers_i/pmp_cfg_o[21]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_337' driven by pin 'core/cs_registers_i/pmp_cfg_o[22]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_336' driven by pin 'core/cs_registers_i/pmp_cfg_o[23]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_335' driven by pin 'core/cs_registers_i/pmp_cfg_o[29]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_334' driven by pin 'core/cs_registers_i/pmp_cfg_o[30]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_333' driven by pin 'core/cs_registers_i/pmp_cfg_o[31]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_332' driven by pin 'core/cs_registers_i/pmp_cfg_o[37]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_331' driven by pin 'core/cs_registers_i/pmp_cfg_o[38]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_330' driven by pin 'core/cs_registers_i/pmp_cfg_o[39]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_329' driven by pin 'core/cs_registers_i/pmp_cfg_o[45]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_328' driven by pin 'core/cs_registers_i/pmp_cfg_o[46]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_327' driven by pin 'core/cs_registers_i/pmp_cfg_o[47]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_326' driven by pin 'core/cs_registers_i/pmp_cfg_o[53]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_325' driven by pin 'core/cs_registers_i/pmp_cfg_o[54]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_324' driven by pin 'core/cs_registers_i/pmp_cfg_o[55]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_323' driven by pin 'core/cs_registers_i/pmp_cfg_o[61]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_322' driven by pin 'core/cs_registers_i/pmp_cfg_o[62]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_321' driven by pin 'core/cs_registers_i/pmp_cfg_o[63]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_320' driven by pin 'core/cs_registers_i/pmp_cfg_o[69]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_319' driven by pin 'core/cs_registers_i/pmp_cfg_o[70]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_318' driven by pin 'core/cs_registers_i/pmp_cfg_o[71]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_317' driven by pin 'core/cs_registers_i/pmp_cfg_o[77]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_316' driven by pin 'core/cs_registers_i/pmp_cfg_o[78]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_315' driven by pin 'core/cs_registers_i/pmp_cfg_o[79]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_314' driven by pin 'core/cs_registers_i/pmp_cfg_o[85]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_313' driven by pin 'core/cs_registers_i/pmp_cfg_o[86]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_312' driven by pin 'core/cs_registers_i/pmp_cfg_o[87]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_311' driven by pin 'core/cs_registers_i/pmp_cfg_o[93]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_310' driven by pin 'core/cs_registers_i/pmp_cfg_o[94]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_309' driven by pin 'core/cs_registers_i/pmp_cfg_o[95]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_308' driven by pin 'core/cs_registers_i/pmp_cfg_o[101]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_307' driven by pin 'core/cs_registers_i/pmp_cfg_o[102]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_306' driven by pin 'core/cs_registers_i/pmp_cfg_o[103]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_305' driven by pin 'core/cs_registers_i/pmp_cfg_o[109]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_304' driven by pin 'core/cs_registers_i/pmp_cfg_o[110]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_303' driven by pin 'core/cs_registers_i/pmp_cfg_o[111]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_302' driven by pin 'core/cs_registers_i/pmp_cfg_o[117]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_301' driven by pin 'core/cs_registers_i/pmp_cfg_o[118]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_300' driven by pin 'core/cs_registers_i/pmp_cfg_o[119]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_299' driven by pin 'core/cs_registers_i/pmp_cfg_o[125]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_298' driven by pin 'core/cs_registers_i/pmp_cfg_o[126]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_297' driven by pin 'core/cs_registers_i/pmp_cfg_o[127]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_180' driven by pin 'core/ex_stage_i/fpu_fflags_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_179' driven by pin 'core/ex_stage_i/fpu_fflags_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_178' driven by pin 'core/ex_stage_i/fpu_fflags_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_177' driven by pin 'core/ex_stage_i/fpu_fflags_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_176' driven by pin 'core/ex_stage_i/fpu_fflags_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_276' driven by pin 'core/ex_stage_i/apu_master_operands_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_275' driven by pin 'core/ex_stage_i/apu_master_operands_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_274' driven by pin 'core/ex_stage_i/apu_master_operands_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_273' driven by pin 'core/ex_stage_i/apu_master_operands_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_272' driven by pin 'core/ex_stage_i/apu_master_operands_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_271' driven by pin 'core/ex_stage_i/apu_master_operands_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_270' driven by pin 'core/ex_stage_i/apu_master_operands_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_269' driven by pin 'core/ex_stage_i/apu_master_operands_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_268' driven by pin 'core/ex_stage_i/apu_master_operands_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_267' driven by pin 'core/ex_stage_i/apu_master_operands_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_266' driven by pin 'core/ex_stage_i/apu_master_operands_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_265' driven by pin 'core/ex_stage_i/apu_master_operands_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_264' driven by pin 'core/ex_stage_i/apu_master_operands_o[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_263' driven by pin 'core/ex_stage_i/apu_master_operands_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_262' driven by pin 'core/ex_stage_i/apu_master_operands_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_261' driven by pin 'core/ex_stage_i/apu_master_operands_o[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_260' driven by pin 'core/ex_stage_i/apu_master_operands_o[16]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_259' driven by pin 'core/ex_stage_i/apu_master_operands_o[17]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_258' driven by pin 'core/ex_stage_i/apu_master_operands_o[18]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_257' driven by pin 'core/ex_stage_i/apu_master_operands_o[19]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_256' driven by pin 'core/ex_stage_i/apu_master_operands_o[20]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_255' driven by pin 'core/ex_stage_i/apu_master_operands_o[21]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_254' driven by pin 'core/ex_stage_i/apu_master_operands_o[22]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_253' driven by pin 'core/ex_stage_i/apu_master_operands_o[23]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_252' driven by pin 'core/ex_stage_i/apu_master_operands_o[24]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_251' driven by pin 'core/ex_stage_i/apu_master_operands_o[25]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_250' driven by pin 'core/ex_stage_i/apu_master_operands_o[26]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_249' driven by pin 'core/ex_stage_i/apu_master_operands_o[27]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_248' driven by pin 'core/ex_stage_i/apu_master_operands_o[28]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_247' driven by pin 'core/ex_stage_i/apu_master_operands_o[29]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_246' driven by pin 'core/ex_stage_i/apu_master_operands_o[30]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_245' driven by pin 'core/ex_stage_i/apu_master_operands_o[31]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_244' driven by pin 'core/ex_stage_i/apu_master_operands_o[32]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_243' driven by pin 'core/ex_stage_i/apu_master_operands_o[33]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_242' driven by pin 'core/ex_stage_i/apu_master_operands_o[34]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_241' driven by pin 'core/ex_stage_i/apu_master_operands_o[35]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_240' driven by pin 'core/ex_stage_i/apu_master_operands_o[36]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_239' driven by pin 'core/ex_stage_i/apu_master_operands_o[37]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_238' driven by pin 'core/ex_stage_i/apu_master_operands_o[38]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_237' driven by pin 'core/ex_stage_i/apu_master_operands_o[39]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_236' driven by pin 'core/ex_stage_i/apu_master_operands_o[40]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_235' driven by pin 'core/ex_stage_i/apu_master_operands_o[41]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_234' driven by pin 'core/ex_stage_i/apu_master_operands_o[42]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_233' driven by pin 'core/ex_stage_i/apu_master_operands_o[43]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_232' driven by pin 'core/ex_stage_i/apu_master_operands_o[44]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_231' driven by pin 'core/ex_stage_i/apu_master_operands_o[45]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_230' driven by pin 'core/ex_stage_i/apu_master_operands_o[46]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_229' driven by pin 'core/ex_stage_i/apu_master_operands_o[47]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_228' driven by pin 'core/ex_stage_i/apu_master_operands_o[48]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_227' driven by pin 'core/ex_stage_i/apu_master_operands_o[49]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_226' driven by pin 'core/ex_stage_i/apu_master_operands_o[50]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_225' driven by pin 'core/ex_stage_i/apu_master_operands_o[51]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_224' driven by pin 'core/ex_stage_i/apu_master_operands_o[52]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_223' driven by pin 'core/ex_stage_i/apu_master_operands_o[53]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_222' driven by pin 'core/ex_stage_i/apu_master_operands_o[54]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_221' driven by pin 'core/ex_stage_i/apu_master_operands_o[55]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_220' driven by pin 'core/ex_stage_i/apu_master_operands_o[56]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_219' driven by pin 'core/ex_stage_i/apu_master_operands_o[57]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_218' driven by pin 'core/ex_stage_i/apu_master_operands_o[58]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_217' driven by pin 'core/ex_stage_i/apu_master_operands_o[59]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_216' driven by pin 'core/ex_stage_i/apu_master_operands_o[60]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_215' driven by pin 'core/ex_stage_i/apu_master_operands_o[61]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_214' driven by pin 'core/ex_stage_i/apu_master_operands_o[62]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_213' driven by pin 'core/ex_stage_i/apu_master_operands_o[63]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_212' driven by pin 'core/ex_stage_i/apu_master_operands_o[64]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_211' driven by pin 'core/ex_stage_i/apu_master_operands_o[65]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_210' driven by pin 'core/ex_stage_i/apu_master_operands_o[66]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_209' driven by pin 'core/ex_stage_i/apu_master_operands_o[67]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_208' driven by pin 'core/ex_stage_i/apu_master_operands_o[68]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_207' driven by pin 'core/ex_stage_i/apu_master_operands_o[69]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_206' driven by pin 'core/ex_stage_i/apu_master_operands_o[70]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_205' driven by pin 'core/ex_stage_i/apu_master_operands_o[71]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_204' driven by pin 'core/ex_stage_i/apu_master_operands_o[72]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_203' driven by pin 'core/ex_stage_i/apu_master_operands_o[73]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_202' driven by pin 'core/ex_stage_i/apu_master_operands_o[74]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_201' driven by pin 'core/ex_stage_i/apu_master_operands_o[75]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_200' driven by pin 'core/ex_stage_i/apu_master_operands_o[76]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_199' driven by pin 'core/ex_stage_i/apu_master_operands_o[77]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_198' driven by pin 'core/ex_stage_i/apu_master_operands_o[78]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_197' driven by pin 'core/ex_stage_i/apu_master_operands_o[79]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_196' driven by pin 'core/ex_stage_i/apu_master_operands_o[80]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_195' driven by pin 'core/ex_stage_i/apu_master_operands_o[81]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_194' driven by pin 'core/ex_stage_i/apu_master_operands_o[82]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_193' driven by pin 'core/ex_stage_i/apu_master_operands_o[83]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_192' driven by pin 'core/ex_stage_i/apu_master_operands_o[84]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_191' driven by pin 'core/ex_stage_i/apu_master_operands_o[85]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_190' driven by pin 'core/ex_stage_i/apu_master_operands_o[86]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_189' driven by pin 'core/ex_stage_i/apu_master_operands_o[87]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_188' driven by pin 'core/ex_stage_i/apu_master_operands_o[88]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_187' driven by pin 'core/ex_stage_i/apu_master_operands_o[89]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_186' driven by pin 'core/ex_stage_i/apu_master_operands_o[90]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_185' driven by pin 'core/ex_stage_i/apu_master_operands_o[91]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_184' driven by pin 'core/ex_stage_i/apu_master_operands_o[92]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_183' driven by pin 'core/ex_stage_i/apu_master_operands_o[93]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_182' driven by pin 'core/ex_stage_i/apu_master_operands_o[94]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_181' driven by pin 'core/ex_stage_i/apu_master_operands_o[95]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_282' driven by pin 'core/ex_stage_i/apu_master_op_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_281' driven by pin 'core/ex_stage_i/apu_master_op_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_280' driven by pin 'core/ex_stage_i/apu_master_op_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_279' driven by pin 'core/ex_stage_i/apu_master_op_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_278' driven by pin 'core/ex_stage_i/apu_master_op_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_277' driven by pin 'core/ex_stage_i/apu_master_op_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_283' driven by pin 'core/ex_stage_i/regfile_waddr_wb_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_284' driven by pin 'core/ex_stage_i/regfile_alu_waddr_fw_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_285' driven by pin 'core/ex_stage_i/jump_target_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_5' driven by pin 'core/id_stage_i/jump_target_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_10' driven by pin 'core/id_stage_i/apu_type_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_9' driven by pin 'core/id_stage_i/apu_type_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_16' driven by pin 'core/id_stage_i/apu_op_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_15' driven by pin 'core/id_stage_i/apu_op_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_14' driven by pin 'core/id_stage_i/apu_op_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_13' driven by pin 'core/id_stage_i/apu_op_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_12' driven by pin 'core/id_stage_i/apu_op_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_11' driven by pin 'core/id_stage_i/apu_op_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_18' driven by pin 'core/id_stage_i/apu_lat_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_17' driven by pin 'core/id_stage_i/apu_lat_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_114' driven by pin 'core/id_stage_i/apu_operands_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_113' driven by pin 'core/id_stage_i/apu_operands_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_112' driven by pin 'core/id_stage_i/apu_operands_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_111' driven by pin 'core/id_stage_i/apu_operands_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_110' driven by pin 'core/id_stage_i/apu_operands_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_109' driven by pin 'core/id_stage_i/apu_operands_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_108' driven by pin 'core/id_stage_i/apu_operands_ex_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_107' driven by pin 'core/id_stage_i/apu_operands_ex_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_106' driven by pin 'core/id_stage_i/apu_operands_ex_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_105' driven by pin 'core/id_stage_i/apu_operands_ex_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_104' driven by pin 'core/id_stage_i/apu_operands_ex_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_103' driven by pin 'core/id_stage_i/apu_operands_ex_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_102' driven by pin 'core/id_stage_i/apu_operands_ex_o[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_101' driven by pin 'core/id_stage_i/apu_operands_ex_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_100' driven by pin 'core/id_stage_i/apu_operands_ex_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_99' driven by pin 'core/id_stage_i/apu_operands_ex_o[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_98' driven by pin 'core/id_stage_i/apu_operands_ex_o[16]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_97' driven by pin 'core/id_stage_i/apu_operands_ex_o[17]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_96' driven by pin 'core/id_stage_i/apu_operands_ex_o[18]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_95' driven by pin 'core/id_stage_i/apu_operands_ex_o[19]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_94' driven by pin 'core/id_stage_i/apu_operands_ex_o[20]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_93' driven by pin 'core/id_stage_i/apu_operands_ex_o[21]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_92' driven by pin 'core/id_stage_i/apu_operands_ex_o[22]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_91' driven by pin 'core/id_stage_i/apu_operands_ex_o[23]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_90' driven by pin 'core/id_stage_i/apu_operands_ex_o[24]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_89' driven by pin 'core/id_stage_i/apu_operands_ex_o[25]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_88' driven by pin 'core/id_stage_i/apu_operands_ex_o[26]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_87' driven by pin 'core/id_stage_i/apu_operands_ex_o[27]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_86' driven by pin 'core/id_stage_i/apu_operands_ex_o[28]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_85' driven by pin 'core/id_stage_i/apu_operands_ex_o[29]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_84' driven by pin 'core/id_stage_i/apu_operands_ex_o[30]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_83' driven by pin 'core/id_stage_i/apu_operands_ex_o[31]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_82' driven by pin 'core/id_stage_i/apu_operands_ex_o[32]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_81' driven by pin 'core/id_stage_i/apu_operands_ex_o[33]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_80' driven by pin 'core/id_stage_i/apu_operands_ex_o[34]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_79' driven by pin 'core/id_stage_i/apu_operands_ex_o[35]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_78' driven by pin 'core/id_stage_i/apu_operands_ex_o[36]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_77' driven by pin 'core/id_stage_i/apu_operands_ex_o[37]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_76' driven by pin 'core/id_stage_i/apu_operands_ex_o[38]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_75' driven by pin 'core/id_stage_i/apu_operands_ex_o[39]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_74' driven by pin 'core/id_stage_i/apu_operands_ex_o[40]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_73' driven by pin 'core/id_stage_i/apu_operands_ex_o[41]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_72' driven by pin 'core/id_stage_i/apu_operands_ex_o[42]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_71' driven by pin 'core/id_stage_i/apu_operands_ex_o[43]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_70' driven by pin 'core/id_stage_i/apu_operands_ex_o[44]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_69' driven by pin 'core/id_stage_i/apu_operands_ex_o[45]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_68' driven by pin 'core/id_stage_i/apu_operands_ex_o[46]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_67' driven by pin 'core/id_stage_i/apu_operands_ex_o[47]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_66' driven by pin 'core/id_stage_i/apu_operands_ex_o[48]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_65' driven by pin 'core/id_stage_i/apu_operands_ex_o[49]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_64' driven by pin 'core/id_stage_i/apu_operands_ex_o[50]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_63' driven by pin 'core/id_stage_i/apu_operands_ex_o[51]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_62' driven by pin 'core/id_stage_i/apu_operands_ex_o[52]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_61' driven by pin 'core/id_stage_i/apu_operands_ex_o[53]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_60' driven by pin 'core/id_stage_i/apu_operands_ex_o[54]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_59' driven by pin 'core/id_stage_i/apu_operands_ex_o[55]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_58' driven by pin 'core/id_stage_i/apu_operands_ex_o[56]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_57' driven by pin 'core/id_stage_i/apu_operands_ex_o[57]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_56' driven by pin 'core/id_stage_i/apu_operands_ex_o[58]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_55' driven by pin 'core/id_stage_i/apu_operands_ex_o[59]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_54' driven by pin 'core/id_stage_i/apu_operands_ex_o[60]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_53' driven by pin 'core/id_stage_i/apu_operands_ex_o[61]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_52' driven by pin 'core/id_stage_i/apu_operands_ex_o[62]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_51' driven by pin 'core/id_stage_i/apu_operands_ex_o[63]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_50' driven by pin 'core/id_stage_i/apu_operands_ex_o[64]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_49' driven by pin 'core/id_stage_i/apu_operands_ex_o[65]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_48' driven by pin 'core/id_stage_i/apu_operands_ex_o[66]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_47' driven by pin 'core/id_stage_i/apu_operands_ex_o[67]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_46' driven by pin 'core/id_stage_i/apu_operands_ex_o[68]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_45' driven by pin 'core/id_stage_i/apu_operands_ex_o[69]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_44' driven by pin 'core/id_stage_i/apu_operands_ex_o[70]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_43' driven by pin 'core/id_stage_i/apu_operands_ex_o[71]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_42' driven by pin 'core/id_stage_i/apu_operands_ex_o[72]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_41' driven by pin 'core/id_stage_i/apu_operands_ex_o[73]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_40' driven by pin 'core/id_stage_i/apu_operands_ex_o[74]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_39' driven by pin 'core/id_stage_i/apu_operands_ex_o[75]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_38' driven by pin 'core/id_stage_i/apu_operands_ex_o[76]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_37' driven by pin 'core/id_stage_i/apu_operands_ex_o[77]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_36' driven by pin 'core/id_stage_i/apu_operands_ex_o[78]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_35' driven by pin 'core/id_stage_i/apu_operands_ex_o[79]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_34' driven by pin 'core/id_stage_i/apu_operands_ex_o[80]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_33' driven by pin 'core/id_stage_i/apu_operands_ex_o[81]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_32' driven by pin 'core/id_stage_i/apu_operands_ex_o[82]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_31' driven by pin 'core/id_stage_i/apu_operands_ex_o[83]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_30' driven by pin 'core/id_stage_i/apu_operands_ex_o[84]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_29' driven by pin 'core/id_stage_i/apu_operands_ex_o[85]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_28' driven by pin 'core/id_stage_i/apu_operands_ex_o[86]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_27' driven by pin 'core/id_stage_i/apu_operands_ex_o[87]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_26' driven by pin 'core/id_stage_i/apu_operands_ex_o[88]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_25' driven by pin 'core/id_stage_i/apu_operands_ex_o[89]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_24' driven by pin 'core/id_stage_i/apu_operands_ex_o[90]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_23' driven by pin 'core/id_stage_i/apu_operands_ex_o[91]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_22' driven by pin 'core/id_stage_i/apu_operands_ex_o[92]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_21' driven by pin 'core/id_stage_i/apu_operands_ex_o[93]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_20' driven by pin 'core/id_stage_i/apu_operands_ex_o[94]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_19' driven by pin 'core/id_stage_i/apu_operands_ex_o[95]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_129' driven by pin 'core/id_stage_i/apu_flags_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_128' driven by pin 'core/id_stage_i/apu_flags_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_127' driven by pin 'core/id_stage_i/apu_flags_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_126' driven by pin 'core/id_stage_i/apu_flags_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_125' driven by pin 'core/id_stage_i/apu_flags_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_124' driven by pin 'core/id_stage_i/apu_flags_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_123' driven by pin 'core/id_stage_i/apu_flags_ex_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_122' driven by pin 'core/id_stage_i/apu_flags_ex_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_121' driven by pin 'core/id_stage_i/apu_flags_ex_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_120' driven by pin 'core/id_stage_i/apu_flags_ex_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_119' driven by pin 'core/id_stage_i/apu_flags_ex_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_118' driven by pin 'core/id_stage_i/apu_flags_ex_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_117' driven by pin 'core/id_stage_i/apu_flags_ex_o[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_116' driven by pin 'core/id_stage_i/apu_flags_ex_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_115' driven by pin 'core/id_stage_i/apu_flags_ex_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_135' driven by pin 'core/id_stage_i/apu_waddr_ex_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_134' driven by pin 'core/id_stage_i/apu_waddr_ex_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_133' driven by pin 'core/id_stage_i/apu_waddr_ex_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_132' driven by pin 'core/id_stage_i/apu_waddr_ex_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_131' driven by pin 'core/id_stage_i/apu_waddr_ex_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_130' driven by pin 'core/id_stage_i/apu_waddr_ex_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_153' driven by pin 'core/id_stage_i/apu_read_regs_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_152' driven by pin 'core/id_stage_i/apu_read_regs_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_151' driven by pin 'core/id_stage_i/apu_read_regs_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_150' driven by pin 'core/id_stage_i/apu_read_regs_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_149' driven by pin 'core/id_stage_i/apu_read_regs_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_148' driven by pin 'core/id_stage_i/apu_read_regs_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_147' driven by pin 'core/id_stage_i/apu_read_regs_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_146' driven by pin 'core/id_stage_i/apu_read_regs_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_145' driven by pin 'core/id_stage_i/apu_read_regs_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_144' driven by pin 'core/id_stage_i/apu_read_regs_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_143' driven by pin 'core/id_stage_i/apu_read_regs_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_142' driven by pin 'core/id_stage_i/apu_read_regs_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_141' driven by pin 'core/id_stage_i/apu_read_regs_o[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_140' driven by pin 'core/id_stage_i/apu_read_regs_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_139' driven by pin 'core/id_stage_i/apu_read_regs_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_138' driven by pin 'core/id_stage_i/apu_read_regs_o[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_137' driven by pin 'core/id_stage_i/apu_read_regs_o[16]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_136' driven by pin 'core/id_stage_i/apu_read_regs_o[17]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_156' driven by pin 'core/id_stage_i/apu_read_regs_valid_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_155' driven by pin 'core/id_stage_i/apu_read_regs_valid_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_154' driven by pin 'core/id_stage_i/apu_read_regs_valid_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_168' driven by pin 'core/id_stage_i/apu_write_regs_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_167' driven by pin 'core/id_stage_i/apu_write_regs_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_166' driven by pin 'core/id_stage_i/apu_write_regs_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_165' driven by pin 'core/id_stage_i/apu_write_regs_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_164' driven by pin 'core/id_stage_i/apu_write_regs_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_163' driven by pin 'core/id_stage_i/apu_write_regs_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_162' driven by pin 'core/id_stage_i/apu_write_regs_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_161' driven by pin 'core/id_stage_i/apu_write_regs_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_160' driven by pin 'core/id_stage_i/apu_write_regs_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_159' driven by pin 'core/id_stage_i/apu_write_regs_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_158' driven by pin 'core/id_stage_i/apu_write_regs_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_157' driven by pin 'core/id_stage_i/apu_write_regs_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_170' driven by pin 'core/id_stage_i/apu_write_regs_valid_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_169' driven by pin 'core/id_stage_i/apu_write_regs_valid_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_174' driven by pin 'core/id_stage_i/exc_cause_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_175' driven by pin 'core/id_stage_i/debug_cause_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_4' driven by pin 'core/if_stage_i/instr_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_3' driven by pin 'core/if_stage_i/instr_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_2' driven by pin 'core/if_stage_i/instr_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/SYNOPSYS_UNCONNECTED_1' driven by pin 'core/if_stage_i/instr_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/SYNOPSYS_UNCONNECTED_5' driven by pin 'core/if_stage_i/compressed_decoder_i/instr_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/SYNOPSYS_UNCONNECTED_4' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/SYNOPSYS_UNCONNECTED_3' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/SYNOPSYS_UNCONNECTED_2' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/SYNOPSYS_UNCONNECTED_1' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/instr_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_59' driven by pin 'core/id_stage_i/controller_i/exc_pc_mux_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_60' driven by pin 'core/id_stage_i/controller_i/exc_cause_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_61' driven by pin 'core/id_stage_i/controller_i/debug_cause_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_35' driven by pin 'core/id_stage_i/decoder_i/fpu_dst_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_34' driven by pin 'core/id_stage_i/decoder_i/fpu_dst_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_33' driven by pin 'core/id_stage_i/decoder_i/fpu_dst_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_38' driven by pin 'core/id_stage_i/decoder_i/fpu_src_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_37' driven by pin 'core/id_stage_i/decoder_i/fpu_src_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_36' driven by pin 'core/id_stage_i/decoder_i/fpu_src_fmt_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_40' driven by pin 'core/id_stage_i/decoder_i/fpu_int_fmt_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_39' driven by pin 'core/id_stage_i/decoder_i/fpu_int_fmt_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_42' driven by pin 'core/id_stage_i/decoder_i/apu_type_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_41' driven by pin 'core/id_stage_i/decoder_i/apu_type_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_48' driven by pin 'core/id_stage_i/decoder_i/apu_op_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_47' driven by pin 'core/id_stage_i/decoder_i/apu_op_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_46' driven by pin 'core/id_stage_i/decoder_i/apu_op_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_45' driven by pin 'core/id_stage_i/decoder_i/apu_op_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_44' driven by pin 'core/id_stage_i/decoder_i/apu_op_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_43' driven by pin 'core/id_stage_i/decoder_i/apu_op_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_50' driven by pin 'core/id_stage_i/decoder_i/apu_lat_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_49' driven by pin 'core/id_stage_i/decoder_i/apu_lat_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_52' driven by pin 'core/id_stage_i/decoder_i/apu_flags_src_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_51' driven by pin 'core/id_stage_i/decoder_i/apu_flags_src_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_55' driven by pin 'core/id_stage_i/decoder_i/fp_rnd_mode_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_54' driven by pin 'core/id_stage_i/decoder_i/fp_rnd_mode_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_53' driven by pin 'core/id_stage_i/decoder_i/fp_rnd_mode_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_56' driven by pin 'core/id_stage_i/decoder_i/data_sign_extension_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_58' driven by pin 'core/id_stage_i/decoder_i/data_reg_offset_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_57' driven by pin 'core/id_stage_i/decoder_i/data_reg_offset_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_32' driven by pin 'core/id_stage_i/registers_i/Q_T[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_31' driven by pin 'core/id_stage_i/registers_i/Q_T[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_30' driven by pin 'core/id_stage_i/registers_i/Q_T[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_29' driven by pin 'core/id_stage_i/registers_i/Q_T[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_28' driven by pin 'core/id_stage_i/registers_i/Q_T[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_27' driven by pin 'core/id_stage_i/registers_i/Q_T[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_26' driven by pin 'core/id_stage_i/registers_i/Q_T[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_25' driven by pin 'core/id_stage_i/registers_i/Q_T[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_24' driven by pin 'core/id_stage_i/registers_i/Q_T[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_23' driven by pin 'core/id_stage_i/registers_i/Q_T[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_22' driven by pin 'core/id_stage_i/registers_i/Q_T[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_21' driven by pin 'core/id_stage_i/registers_i/Q_T[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_20' driven by pin 'core/id_stage_i/registers_i/Q_T[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_19' driven by pin 'core/id_stage_i/registers_i/Q_T[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_18' driven by pin 'core/id_stage_i/registers_i/Q_T[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_17' driven by pin 'core/id_stage_i/registers_i/Q_T[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_16' driven by pin 'core/id_stage_i/registers_i/Q_T[16]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_15' driven by pin 'core/id_stage_i/registers_i/Q_T[17]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_14' driven by pin 'core/id_stage_i/registers_i/Q_T[18]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_13' driven by pin 'core/id_stage_i/registers_i/Q_T[19]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_12' driven by pin 'core/id_stage_i/registers_i/Q_T[20]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_11' driven by pin 'core/id_stage_i/registers_i/Q_T[21]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_10' driven by pin 'core/id_stage_i/registers_i/Q_T[22]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_9' driven by pin 'core/id_stage_i/registers_i/Q_T[23]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_8' driven by pin 'core/id_stage_i/registers_i/Q_T[24]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_7' driven by pin 'core/id_stage_i/registers_i/Q_T[25]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_6' driven by pin 'core/id_stage_i/registers_i/Q_T[26]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_5' driven by pin 'core/id_stage_i/registers_i/Q_T[27]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_4' driven by pin 'core/id_stage_i/registers_i/Q_T[28]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_3' driven by pin 'core/id_stage_i/registers_i/Q_T[29]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_2' driven by pin 'core/id_stage_i/registers_i/Q_T[30]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/id_stage_i/SYNOPSYS_UNCONNECTED_1' driven by pin 'core/id_stage_i/registers_i/Q_T[31]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_29' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_28' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[4]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_27' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[5]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_26' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[6]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_25' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[7]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_24' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[8]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_23' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[9]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_22' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[10]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_21' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[11]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_20' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[12]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_19' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[13]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_18' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[14]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_17' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[15]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_16' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[16]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_15' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[17]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_14' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[18]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_13' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[19]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_12' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[20]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_11' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[21]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_10' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[22]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_9' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[23]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_8' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[24]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_7' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[25]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_6' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[26]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_5' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[27]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_4' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[28]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_3' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[29]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_2' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[30]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_1' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/addr_o[31]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_33' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[0]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_32' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[1]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_31' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[2]' has no loads. (LINT-2)
Warning: In design 'riscv_core', net 'core/if_stage_i/prefetch_128_prefetch_buffer_i/SYNOPSYS_UNCONNECTED_30' driven by pin 'core/if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/instr_addr_o[3]' has no loads. (LINT-2)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'fregfile_disable_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'apu_master_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'ext_perf_counters_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', port 'ext_perf_counters_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'instr_err_pmp_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'is_fetch_failed_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'mepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'uepc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'depc_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'exc_pc_mux_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'jump_target_id_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', port 'jump_target_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fregfile_disable_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'jump_target_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'is_fetch_failed_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_type_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_type_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_ex_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_dep_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_busy_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'exc_cause_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'debug_mode_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'debug_cause_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_waddr_wb_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_alu_waddr_fw_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_prec_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'fpu_fflags_we_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_op_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_lat_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[92]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[91]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[90]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[89]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[88]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[84]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[83]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[82]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[81]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[80]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[76]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[75]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[74]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[73]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[72]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[68]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[67]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[66]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[65]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[64]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[60]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[59]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[58]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[57]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[56]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[52]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[51]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[50]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[49]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[48]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[44]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[43]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[42]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[41]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[40]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[36]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[35]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[34]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[33]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[32]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_operands_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_waddr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_flags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_read_dep_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_regs_valid_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_write_dep_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_type_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_cont_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_perf_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_busy_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_ready_wb_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_req_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_ready_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_gnt_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[92]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[91]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[90]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[89]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[88]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[84]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[83]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[82]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[81]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[80]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[76]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[75]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[74]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[73]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[72]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[68]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[67]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[66]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[65]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[64]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[60]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[59]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[58]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[57]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[56]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[52]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[51]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[50]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[49]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[48]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[44]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[43]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[42]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[41]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[40]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[36]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[35]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[34]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[33]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[32]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_operands_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_op_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_valid_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'apu_master_result_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_alu_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_waddr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_waddr_wb_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'regfile_alu_waddr_fw_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', port 'jump_target_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_load_store_unit_test_1', port 'data_reg_offset_ex_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_load_store_unit_test_1', port 'data_reg_offset_ex_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_load_store_unit_test_1', port 'data_sign_ext_ex_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'boot_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'frm_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'frm_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'frm_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fprec_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'fflags_we_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'mepc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'uepc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'debug_mode_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'debug_cause_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'depc_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[127]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[126]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[125]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[119]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[118]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[117]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[111]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[110]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[109]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[103]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[102]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[101]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_typeconflict_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_contention_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'apu_wb_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'ext_counters_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', port 'ext_counters_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[127]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[126]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[125]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[119]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[118]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[117]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[111]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[110]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[109]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[103]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[102]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[101]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[95]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[94]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[93]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[87]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[86]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[85]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[79]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[78]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[77]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[71]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[70]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[69]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[63]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[62]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[61]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[55]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[54]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[53]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[47]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[46]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[45]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[39]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[38]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[37]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'pmp_cfg_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_err_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_3_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_2_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_1_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', port 'instr_addr_o_0_' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'req_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_prefetch_L0_buffer_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_compressed_decoder_FPU0', port 'instr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'raddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'raddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'raddr_c_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'waddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'waddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'BIST' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'CSN_T' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'WEN_T' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[4]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[3]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[2]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[1]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'A_T[0]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[31]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[30]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[29]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[28]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[27]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[26]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[25]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[24]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[23]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[22]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[21]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[20]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[19]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[18]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[17]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[16]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[15]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[14]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[13]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[12]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[11]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[10]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[9]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[8]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[7]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[6]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[4]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[3]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[2]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[1]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'D_T[0]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[31]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[30]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[29]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[28]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[27]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[26]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[25]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[24]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[23]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[22]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[21]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[20]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[19]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[18]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[17]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[16]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[15]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[14]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[13]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[12]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[11]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[10]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[9]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[8]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[7]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[6]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[5]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[4]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[3]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[2]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[1]' is not connected to any nets. (LINT-28)
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', port 'Q_T[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'instr_multicycle_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'uret_dec_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_a_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_b_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_c_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'reg_fp_d_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'scalar_replication_c_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'frm_i[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'frm_i[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'frm_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_dst_fmt_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_dst_fmt_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_dst_fmt_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_src_fmt_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_src_fmt_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_src_fmt_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_int_fmt_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fpu_int_fmt_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_en_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_type_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_type_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_op_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_lat_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_lat_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_flags_src_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'apu_flags_src_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fp_rnd_mode_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fp_rnd_mode_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'fp_rnd_mode_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'data_sign_extension_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'data_reg_offset_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1', port 'data_reg_offset_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'is_fetch_failed_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'uret_dec_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'instr_multicycle_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'exc_pc_mux_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_read_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_write_dep_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'apu_stall_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'exc_cause_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'debug_mode_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'debug_cause_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'regfile_alu_waddr_id_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_controller_FPU0_test_1', port 'regfile_waddr_ex_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'prefetch_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'branch_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'hwlp_addr_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'valid_o' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[31]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[30]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[29]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[28]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[27]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[26]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[25]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[24]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[23]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[22]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[21]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[20]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[19]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[18]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[17]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[16]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[15]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[14]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[13]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[12]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[11]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[10]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[9]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[8]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[7]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[6]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[4]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[3]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[2]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[1]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', port 'instr_addr_o[0]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'test_en_i' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'raddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'raddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'raddr_c_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'waddr_a_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1', port 'waddr_b_i[5]' is not connected to any nets. (LINT-28)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[31]' is connected directly to output port 'jump_target_o[31]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[30]' is connected directly to output port 'jump_target_o[30]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[29]' is connected directly to output port 'jump_target_o[29]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[28]' is connected directly to output port 'jump_target_o[28]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[27]' is connected directly to output port 'jump_target_o[27]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[26]' is connected directly to output port 'jump_target_o[26]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[25]' is connected directly to output port 'jump_target_o[25]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[24]' is connected directly to output port 'jump_target_o[24]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[23]' is connected directly to output port 'jump_target_o[23]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[22]' is connected directly to output port 'jump_target_o[22]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[21]' is connected directly to output port 'jump_target_o[21]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[20]' is connected directly to output port 'jump_target_o[20]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[19]' is connected directly to output port 'jump_target_o[19]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[18]' is connected directly to output port 'jump_target_o[18]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[17]' is connected directly to output port 'jump_target_o[17]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[16]' is connected directly to output port 'jump_target_o[16]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[15]' is connected directly to output port 'jump_target_o[15]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[14]' is connected directly to output port 'jump_target_o[14]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[13]' is connected directly to output port 'jump_target_o[13]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[12]' is connected directly to output port 'jump_target_o[12]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[11]' is connected directly to output port 'jump_target_o[11]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[10]' is connected directly to output port 'jump_target_o[10]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[9]' is connected directly to output port 'jump_target_o[9]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[8]' is connected directly to output port 'jump_target_o[8]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[7]' is connected directly to output port 'jump_target_o[7]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[6]' is connected directly to output port 'jump_target_o[6]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[5]' is connected directly to output port 'jump_target_o[5]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[4]' is connected directly to output port 'jump_target_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[3]' is connected directly to output port 'jump_target_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[2]' is connected directly to output port 'jump_target_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'alu_operand_c_i[1]' is connected directly to output port 'jump_target_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[31]' is connected directly to output port 'regfile_wdata_wb_o[31]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[30]' is connected directly to output port 'regfile_wdata_wb_o[30]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[29]' is connected directly to output port 'regfile_wdata_wb_o[29]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[28]' is connected directly to output port 'regfile_wdata_wb_o[28]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[27]' is connected directly to output port 'regfile_wdata_wb_o[27]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[26]' is connected directly to output port 'regfile_wdata_wb_o[26]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[25]' is connected directly to output port 'regfile_wdata_wb_o[25]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[24]' is connected directly to output port 'regfile_wdata_wb_o[24]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[23]' is connected directly to output port 'regfile_wdata_wb_o[23]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[22]' is connected directly to output port 'regfile_wdata_wb_o[22]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[21]' is connected directly to output port 'regfile_wdata_wb_o[21]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[20]' is connected directly to output port 'regfile_wdata_wb_o[20]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[19]' is connected directly to output port 'regfile_wdata_wb_o[19]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[18]' is connected directly to output port 'regfile_wdata_wb_o[18]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[17]' is connected directly to output port 'regfile_wdata_wb_o[17]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[16]' is connected directly to output port 'regfile_wdata_wb_o[16]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[15]' is connected directly to output port 'regfile_wdata_wb_o[15]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[14]' is connected directly to output port 'regfile_wdata_wb_o[14]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[13]' is connected directly to output port 'regfile_wdata_wb_o[13]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[12]' is connected directly to output port 'regfile_wdata_wb_o[12]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[11]' is connected directly to output port 'regfile_wdata_wb_o[11]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[10]' is connected directly to output port 'regfile_wdata_wb_o[10]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[9]' is connected directly to output port 'regfile_wdata_wb_o[9]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[8]' is connected directly to output port 'regfile_wdata_wb_o[8]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[7]' is connected directly to output port 'regfile_wdata_wb_o[7]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[6]' is connected directly to output port 'regfile_wdata_wb_o[6]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[5]' is connected directly to output port 'regfile_wdata_wb_o[5]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[4]' is connected directly to output port 'regfile_wdata_wb_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[3]' is connected directly to output port 'regfile_wdata_wb_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[2]' is connected directly to output port 'regfile_wdata_wb_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[1]' is connected directly to output port 'regfile_wdata_wb_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'lsu_rdata_i[0]' is connected directly to output port 'regfile_wdata_wb_o[0]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[4]' is connected directly to output port 'regfile_alu_waddr_fw_o[4]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[3]' is connected directly to output port 'regfile_alu_waddr_fw_o[3]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[2]' is connected directly to output port 'regfile_alu_waddr_fw_o[2]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[1]' is connected directly to output port 'regfile_alu_waddr_fw_o[1]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_waddr_i[0]' is connected directly to output port 'regfile_alu_waddr_fw_o[0]'. (LINT-29)
Warning: In design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', input port 'regfile_alu_we_i' is connected directly to output port 'regfile_alu_we_fw_o'. (LINT-29)
Warning: In design 'riscv_load_store_unit_test_1', input port 'data_we_ex_i' is connected directly to output port 'data_we_o'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[28]' is connected directly to output port 'data_addr_o_28_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[27]' is connected directly to output port 'data_addr_o_27_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[24]' is connected directly to output port 'data_addr_o_24_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[22]' is connected directly to output port 'data_addr_o_22_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[21]' is connected directly to output port 'data_addr_o_21_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[19]' is connected directly to output port 'data_addr_o_19_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[8]' is connected directly to output port 'data_addr_o_8_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[1]' is connected directly to output port 'data_addr_o_1_'. (LINT-29)
Warning: In design 'riscv_pmp_N_PMP_ENTRIES16_test_1', input port 'data_addr_i[0]' is connected directly to output port 'data_addr_o_0_'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR', input port 'din[5]' is connected directly to output port 'dout[5]'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR', input port 'din[4]' is connected directly to output port 'dout[4]'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR', input port 'din[3]' is connected directly to output port 'dout[3]'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR', input port 'din[2]' is connected directly to output port 'dout[2]'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR', input port 'din[1]' is connected directly to output port 'dout[1]'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR', input port 'din[0]' is connected directly to output port 'dout[0]'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1', input port 'A[0]' is connected directly to output port 'B[1]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'data_misaligned_i' is connected directly to output port 'misaligned_stall_o'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[4]' is connected directly to output port 'irq_id_o[4]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[3]' is connected directly to output port 'irq_id_o[3]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[2]' is connected directly to output port 'irq_id_o[2]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[1]' is connected directly to output port 'irq_id_o[1]'. (LINT-29)
Warning: In design 'riscv_controller_FPU0_test_1', input port 'irq_id_ctrl_i[0]' is connected directly to output port 'irq_id_o[0]'. (LINT-29)
Warning: In design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1', input port 'instr_gnt_i' is connected directly to output port 'fetch_gnt_o'. (LINT-29)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'instr_addr_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_req_o'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[95]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[94]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[93]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[92]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[91]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[90]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[89]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[88]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[87]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[86]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[85]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[84]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[83]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[82]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[81]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[80]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[79]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[78]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[77]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[76]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[75]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[74]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[73]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[72]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[71]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[70]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[69]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[68]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[67]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[66]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[65]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[64]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[63]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[62]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[61]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[60]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[59]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[58]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[57]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[56]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[55]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[54]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[53]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[52]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[51]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[50]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[49]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[48]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[47]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[46]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[45]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[44]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[43]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[42]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[41]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[40]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[39]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[38]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[37]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[36]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[35]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[34]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[33]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[32]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[31]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[30]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[29]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[28]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[27]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[26]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[25]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[24]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[23]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[22]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[21]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[20]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[19]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[18]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[17]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[16]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[15]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[14]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[13]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[12]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[11]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[10]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[9]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[8]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[7]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[6]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_operands_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_op_o[0]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_type_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_type_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[14]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[13]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[12]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[11]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[10]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[9]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[8]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[7]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[6]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[5]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[4]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[3]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[2]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[1]'. (LINT-31)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to output port 'apu_master_flags_o[0]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'regfile_waddr_ex_o[5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'regfile_alu_waddr_ex_o[5]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'apu_en_ex_o'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'data_sign_ext_ex_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'data_reg_offset_ex_o[1]'. (LINT-31)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to output port 'data_reg_offset_ex_o[0]'. (LINT-31)
Warning: In design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1', output port 'sec_lvl_o' is connected directly to output port 'priv_lvl_o[0]'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'exc_cause_o[4]' is connected directly to output port 'csr_cause_o_4_'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'jr_stall_o' is connected directly to output port 'perf_jr_stall_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'load_stall_o' is connected directly to output port 'perf_ld_stall_o'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'irq_ack_o_BAR' is connected directly to output port 'exc_ack_o_BAR'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'irq_ack_o_BAR' is connected directly to output port 'csr_cause_o_5__BAR'. (LINT-31)
Warning: In design 'riscv_controller_FPU0_test_1', output port 'data_err_ack_o_BAR' is connected directly to output port 'csr_save_ex_o_BAR'. (LINT-31)
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[266]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[265]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[264]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[263]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[262]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[261]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[260]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[259]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[258]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[257]' is connected to logic 0. 
Warning: In design 'riscv_core', a pin on submodule 'lbist' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pis[256]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_err_pmp_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'mepc_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'uepc_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'depc_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'exc_pc_mux_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'jump_target_id_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'if_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'jump_target_ex_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fregfile_disable_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_fetch_failed_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_dep_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_dep_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_busy_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_waddr_wb_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'id_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_alu_waddr_fw_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fpu_prec_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_en_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_op_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_lat_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_lat_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[95]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[94]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[93]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[92]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[91]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[90]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[89]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[88]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[87]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[86]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[85]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[84]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[83]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[82]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[81]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[80]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[79]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[78]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[77]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[76]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[75]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[74]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[73]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[72]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[71]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[70]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[69]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[68]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[67]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[66]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[65]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[64]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[63]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[62]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[61]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[60]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[59]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[58]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[57]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[56]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[55]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[54]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[53]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[52]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[51]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[50]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[49]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[48]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[47]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[46]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[45]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[44]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[43]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[42]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[41]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[40]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[39]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[38]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[37]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[36]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[35]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[34]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[33]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[32]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[31]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[28]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[27]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[26]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[25]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[24]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[20]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[19]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[18]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_operands_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_waddr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_flags_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_valid_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_valid_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_regs_valid_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_valid_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_regs_valid_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_gnt_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_valid_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[31]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[28]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[27]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[26]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[25]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[24]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[20]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[19]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[18]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_master_result_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_alu_waddr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'ex_stage_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_waddr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_reg_offset_ex_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_reg_offset_ex_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'load_store_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_sign_ext_ex_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[28]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[27]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[26]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[25]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[24]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[20]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[19]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[18]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[17]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[16]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[12]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[11]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[10]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[9]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[8]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'boot_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[4]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'fflags_we_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'debug_mode_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'debug_cause_i[0]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_typeconflict_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_contention_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_dep_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_wb_i' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ext_counters_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'cs_registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'ext_counters_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[127]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[126]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[125]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[119]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[118]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[117]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[111]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[110]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[109]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[103]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[102]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[101]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[95]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[94]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[93]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[87]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[86]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[85]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[79]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[78]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[77]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[71]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[70]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[69]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[63]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[62]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[61]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[55]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[54]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[53]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[47]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[46]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[45]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[39]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[38]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[37]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[31]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[30]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[29]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[23]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[22]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[21]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[15]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[14]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[13]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[7]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[6]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'pmp_cfg_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[3]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[2]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[1]' is connected to logic 0. 
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', a pin on submodule 'RISCY_PMP_pmp_unit_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', a pin on submodule 'prefetch_128_prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'req_i' is connected to logic 1. 
Warning: In design 'riscv_if_stage_2_128_0_1a110800_test_1', a pin on submodule 'prefetch_128_prefetch_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_a_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_b_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_c_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_a_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_b_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BIST' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CSN_T' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'WEN_T' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[4]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[3]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[2]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[1]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A_T[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[31]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[30]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[29]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[28]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[27]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[26]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[25]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[24]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[23]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[22]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[21]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[20]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[19]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[18]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[17]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[16]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[15]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[14]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[13]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[12]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[11]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[10]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[9]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[8]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[7]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[6]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[4]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[3]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[2]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[1]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'registers_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'D_T[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[2]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[1]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'decoder_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'frm_i[0]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'is_fetch_failed_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'uret_dec_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'instr_multicycle_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_en_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_read_dep_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'apu_write_dep_i' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_alu_waddr_id_i[5]' is connected to logic 0. 
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', a pin on submodule 'controller_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'regfile_waddr_ex_i[5]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_L0_buffer_test_1', a pin on submodule 'L0_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'prefetch_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_L0_buffer_test_1', a pin on submodule 'L0_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'branch_addr_i[0]' is connected to logic 0. 
Warning: In design 'riscv_prefetch_L0_buffer_test_1', a pin on submodule 'L0_buffer_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hwlp_addr_i[0]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'test_en_i' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_a_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_b_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'raddr_c_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_a_i[5]' is connected to logic 0. 
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', a pin on submodule 'riscv_register_file_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'waddr_b_i[5]' is connected to logic 0. 
Warning: In design 'riscv_core', the same net is connected to more than one pin on submodule 'lbist'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pis[266]', 'pis[265]'', 'pis[264]', 'pis[263]', 'pis[262]', 'pis[261]', 'pis[260]', 'pis[259]', 'pis[258]', 'pis[257]', 'pis[256]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'if_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'instr_err_pmp_i', 'mepc_i[0]'', 'uepc_i[0]', 'depc_i[0]', 'exc_pc_mux_i[2]', 'jump_target_id_i[0]', 'jump_target_ex_i[0]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'id_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'test_en_i', 'fregfile_disable_i'', 'is_fetch_failed_i', 'apu_read_dep_i', 'apu_write_dep_i', 'apu_busy_i', 'frm_i[2]', 'frm_i[1]', 'frm_i[0]', 'regfile_waddr_wb_i[5]', 'regfile_alu_waddr_fw_i[5]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'ex_stage_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'fpu_prec_i[4]', 'fpu_prec_i[3]'', 'fpu_prec_i[2]', 'fpu_prec_i[1]', 'fpu_prec_i[0]', 'apu_en_i', 'apu_op_i[5]', 'apu_op_i[4]', 'apu_op_i[3]', 'apu_op_i[2]', 'apu_op_i[1]', 'apu_op_i[0]', 'apu_lat_i[1]', 'apu_lat_i[0]', 'apu_operands_i[95]', 'apu_operands_i[94]', 'apu_operands_i[93]', 'apu_operands_i[92]', 'apu_operands_i[91]', 'apu_operands_i[90]', 'apu_operands_i[89]', 'apu_operands_i[88]', 'apu_operands_i[87]', 'apu_operands_i[86]', 'apu_operands_i[85]', 'apu_operands_i[84]', 'apu_operands_i[83]', 'apu_operands_i[82]', 'apu_operands_i[81]', 'apu_operands_i[80]', 'apu_operands_i[79]', 'apu_operands_i[78]', 'apu_operands_i[77]', 'apu_operands_i[76]', 'apu_operands_i[75]', 'apu_operands_i[74]', 'apu_operands_i[73]', 'apu_operands_i[72]', 'apu_operands_i[71]', 'apu_operands_i[70]', 'apu_operands_i[69]', 'apu_operands_i[68]', 'apu_operands_i[67]', 'apu_operands_i[66]', 'apu_operands_i[65]', 'apu_operands_i[64]', 'apu_operands_i[63]', 'apu_operands_i[62]', 'apu_operands_i[61]', 'apu_operands_i[60]', 'apu_operands_i[59]', 'apu_operands_i[58]', 'apu_operands_i[57]', 'apu_operands_i[56]', 'apu_operands_i[55]', 'apu_operands_i[54]', 'apu_operands_i[53]', 'apu_operands_i[52]', 'apu_operands_i[51]', 'apu_operands_i[50]', 'apu_operands_i[49]', 'apu_operands_i[48]', 'apu_operands_i[47]', 'apu_operands_i[46]', 'apu_operands_i[45]', 'apu_operands_i[44]', 'apu_operands_i[43]', 'apu_operands_i[42]', 'apu_operands_i[41]', 'apu_operands_i[40]', 'apu_operands_i[39]', 'apu_operands_i[38]', 'apu_operands_i[37]', 'apu_operands_i[36]', 'apu_operands_i[35]', 'apu_operands_i[34]', 'apu_operands_i[33]', 'apu_operands_i[32]', 'apu_operands_i[31]', 'apu_operands_i[30]', 'apu_operands_i[29]', 'apu_operands_i[28]', 'apu_operands_i[27]', 'apu_operands_i[26]', 'apu_operands_i[25]', 'apu_operands_i[24]', 'apu_operands_i[23]', 'apu_operands_i[22]', 'apu_operands_i[21]', 'apu_operands_i[20]', 'apu_operands_i[19]', 'apu_operands_i[18]', 'apu_operands_i[17]', 'apu_operands_i[16]', 'apu_operands_i[15]', 'apu_operands_i[14]', 'apu_operands_i[13]', 'apu_operands_i[12]', 'apu_operands_i[11]', 'apu_operands_i[10]', 'apu_operands_i[9]', 'apu_operands_i[8]', 'apu_operands_i[7]', 'apu_operands_i[6]', 'apu_operands_i[5]', 'apu_operands_i[4]', 'apu_operands_i[3]', 'apu_operands_i[2]', 'apu_operands_i[1]', 'apu_operands_i[0]', 'apu_waddr_i[5]', 'apu_waddr_i[4]', 'apu_waddr_i[3]', 'apu_waddr_i[2]', 'apu_waddr_i[1]', 'apu_waddr_i[0]', 'apu_flags_i[14]', 'apu_flags_i[13]', 'apu_flags_i[12]', 'apu_flags_i[11]', 'apu_flags_i[10]', 'apu_flags_i[9]', 'apu_flags_i[8]', 'apu_flags_i[7]', 'apu_flags_i[6]', 'apu_flags_i[5]', 'apu_flags_i[4]', 'apu_flags_i[3]', 'apu_flags_i[2]', 'apu_flags_i[1]', 'apu_flags_i[0]', 'apu_read_regs_i[17]', 'apu_read_regs_i[16]', 'apu_read_regs_i[15]', 'apu_read_regs_i[14]', 'apu_read_regs_i[13]', 'apu_read_regs_i[12]', 'apu_read_regs_i[11]', 'apu_read_regs_i[10]', 'apu_read_regs_i[9]', 'apu_read_regs_i[8]', 'apu_read_regs_i[7]', 'apu_read_regs_i[6]', 'apu_read_regs_i[5]', 'apu_read_regs_i[4]', 'apu_read_regs_i[3]', 'apu_read_regs_i[2]', 'apu_read_regs_i[1]', 'apu_read_regs_i[0]', 'apu_read_regs_valid_i[2]', 'apu_read_regs_valid_i[1]', 'apu_read_regs_valid_i[0]', 'apu_write_regs_i[11]', 'apu_write_regs_i[10]', 'apu_write_regs_i[9]', 'apu_write_regs_i[8]', 'apu_write_regs_i[7]', 'apu_write_regs_i[6]', 'apu_write_regs_i[5]', 'apu_write_regs_i[4]', 'apu_write_regs_i[3]', 'apu_write_regs_i[2]', 'apu_write_regs_i[1]', 'apu_write_regs_i[0]', 'apu_write_regs_valid_i[1]', 'apu_write_regs_valid_i[0]', 'apu_master_gnt_i', 'apu_master_valid_i', 'apu_master_result_i[31]', 'apu_master_result_i[30]', 'apu_master_result_i[29]', 'apu_master_result_i[28]', 'apu_master_result_i[27]', 'apu_master_result_i[26]', 'apu_master_result_i[25]', 'apu_master_result_i[24]', 'apu_master_result_i[23]', 'apu_master_result_i[22]', 'apu_master_result_i[21]', 'apu_master_result_i[20]', 'apu_master_result_i[19]', 'apu_master_result_i[18]', 'apu_master_result_i[17]', 'apu_master_result_i[16]', 'apu_master_result_i[15]', 'apu_master_result_i[14]', 'apu_master_result_i[13]', 'apu_master_result_i[12]', 'apu_master_result_i[11]', 'apu_master_result_i[10]', 'apu_master_result_i[9]', 'apu_master_result_i[8]', 'apu_master_result_i[7]', 'apu_master_result_i[6]', 'apu_master_result_i[5]', 'apu_master_result_i[4]', 'apu_master_result_i[3]', 'apu_master_result_i[2]', 'apu_master_result_i[1]', 'apu_master_result_i[0]', 'regfile_alu_waddr_i[5]', 'regfile_waddr_i[5]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'load_store_unit_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_reg_offset_ex_i[1]', 'data_reg_offset_ex_i[0]'', 'data_sign_ext_ex_i[1]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'cs_registers_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'boot_addr_i[30]', 'boot_addr_i[29]'', 'boot_addr_i[28]', 'boot_addr_i[27]', 'boot_addr_i[26]', 'boot_addr_i[25]', 'boot_addr_i[24]', 'boot_addr_i[23]', 'boot_addr_i[22]', 'boot_addr_i[21]', 'boot_addr_i[20]', 'boot_addr_i[19]', 'boot_addr_i[18]', 'boot_addr_i[17]', 'boot_addr_i[16]', 'boot_addr_i[15]', 'boot_addr_i[14]', 'boot_addr_i[13]', 'boot_addr_i[12]', 'boot_addr_i[11]', 'boot_addr_i[10]', 'boot_addr_i[9]', 'boot_addr_i[8]', 'boot_addr_i[7]', 'boot_addr_i[6]', 'boot_addr_i[5]', 'boot_addr_i[4]', 'boot_addr_i[3]', 'boot_addr_i[2]', 'boot_addr_i[1]', 'boot_addr_i[0]', 'fflags_i[4]', 'fflags_i[3]', 'fflags_i[2]', 'fflags_i[1]', 'fflags_i[0]', 'fflags_we_i', 'debug_mode_i', 'debug_cause_i[0]', 'apu_typeconflict_i', 'apu_contention_i', 'apu_dep_i', 'apu_wb_i', 'ext_counters_i[1]', 'ext_counters_i[2]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', the same net is connected to more than one pin on submodule 'RISCY_PMP_pmp_unit_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'pmp_cfg_i[127]', 'pmp_cfg_i[126]'', 'pmp_cfg_i[125]', 'pmp_cfg_i[119]', 'pmp_cfg_i[118]', 'pmp_cfg_i[117]', 'pmp_cfg_i[111]', 'pmp_cfg_i[110]', 'pmp_cfg_i[109]', 'pmp_cfg_i[103]', 'pmp_cfg_i[102]', 'pmp_cfg_i[101]', 'pmp_cfg_i[95]', 'pmp_cfg_i[94]', 'pmp_cfg_i[93]', 'pmp_cfg_i[87]', 'pmp_cfg_i[86]', 'pmp_cfg_i[85]', 'pmp_cfg_i[79]', 'pmp_cfg_i[78]', 'pmp_cfg_i[77]', 'pmp_cfg_i[71]', 'pmp_cfg_i[70]', 'pmp_cfg_i[69]', 'pmp_cfg_i[63]', 'pmp_cfg_i[62]', 'pmp_cfg_i[61]', 'pmp_cfg_i[55]', 'pmp_cfg_i[54]', 'pmp_cfg_i[53]', 'pmp_cfg_i[47]', 'pmp_cfg_i[46]', 'pmp_cfg_i[45]', 'pmp_cfg_i[39]', 'pmp_cfg_i[38]', 'pmp_cfg_i[37]', 'pmp_cfg_i[31]', 'pmp_cfg_i[30]', 'pmp_cfg_i[29]', 'pmp_cfg_i[23]', 'pmp_cfg_i[22]', 'pmp_cfg_i[21]', 'pmp_cfg_i[15]', 'pmp_cfg_i[14]', 'pmp_cfg_i[13]', 'pmp_cfg_i[7]', 'pmp_cfg_i[6]', 'pmp_cfg_i[5]', 'instr_addr_i[3]', 'instr_addr_i[2]', 'instr_addr_i[1]', 'instr_addr_i[0]'.
Warning: In design 'output_evaluator_N239', the same net is connected to more than one pin on submodule 'misr_i_9'. (LINT-33)
   Net 'din[238]' is connected to pins 'din[23]', 'din[22]''.
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', the same net is connected to more than one pin on submodule 'registers_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'test_en_i', 'raddr_a_i[5]'', 'raddr_b_i[5]', 'raddr_c_i[5]', 'waddr_a_i[5]', 'waddr_b_i[5]', 'BIST', 'CSN_T', 'WEN_T', 'A_T[5]', 'A_T[4]', 'A_T[3]', 'A_T[2]', 'A_T[1]', 'A_T[0]', 'D_T[31]', 'D_T[30]', 'D_T[29]', 'D_T[28]', 'D_T[27]', 'D_T[26]', 'D_T[25]', 'D_T[24]', 'D_T[23]', 'D_T[22]', 'D_T[21]', 'D_T[20]', 'D_T[19]', 'D_T[18]', 'D_T[17]', 'D_T[16]', 'D_T[15]', 'D_T[14]', 'D_T[13]', 'D_T[12]', 'D_T[11]', 'D_T[10]', 'D_T[9]', 'D_T[8]', 'D_T[7]', 'D_T[6]', 'D_T[5]', 'D_T[4]', 'D_T[3]', 'D_T[2]', 'D_T[1]', 'D_T[0]'.
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', the same net is connected to more than one pin on submodule 'decoder_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'frm_i[2]', 'frm_i[1]'', 'frm_i[0]'.
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', the same net is connected to more than one pin on submodule 'controller_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'is_fetch_failed_i', 'uret_dec_i'', 'instr_multicycle_i', 'apu_en_i', 'apu_read_dep_i', 'apu_write_dep_i', 'regfile_alu_waddr_id_i[5]', 'regfile_waddr_ex_i[5]'.
Warning: In design 'riscv_prefetch_L0_buffer_test_1', the same net is connected to more than one pin on submodule 'L0_buffer_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'prefetch_addr_i[0]', 'branch_addr_i[0]'', 'hwlp_addr_i[0]'.
Warning: In design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1', the same net is connected to more than one pin on submodule 'riscv_register_file_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'test_en_i', 'raddr_a_i[5]'', 'raddr_b_i[5]', 'raddr_c_i[5]', 'waddr_a_i[5]', 'waddr_b_i[5]'.
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'instr_addr_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_req_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_ready_o' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_operands_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_op_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_type_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800', output port 'apu_master_flags_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'exc_pc_mux_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'regfile_waddr_ex_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'regfile_alu_waddr_ex_o[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'apu_en_ex_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'data_sign_ext_ex_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'data_reg_offset_ex_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1', output port 'data_reg_offset_ex_o[0]' is connected directly to 'logic 0'. (LINT-52)
1
set CLOCK_SPEED 2
2
create_clock [get_ports clk_i] -period $CLOCK_SPEED
1
set_ideal_network [get_ports clk_i]
1
set core_outputs [all_outputs]
{instr_addr_o[31] instr_addr_o[30] instr_addr_o[29] instr_addr_o[28] instr_addr_o[27] instr_addr_o[26] instr_addr_o[25] instr_addr_o[24] instr_addr_o[23] instr_addr_o[22] instr_addr_o[21] instr_addr_o[20] instr_addr_o[19] instr_addr_o[18] instr_addr_o[17] instr_addr_o[16] instr_addr_o[15] instr_addr_o[14] instr_addr_o[13] instr_addr_o[12] instr_addr_o[11] instr_addr_o[10] instr_addr_o[9] instr_addr_o[8] instr_addr_o[7] instr_addr_o[6] instr_addr_o[5] instr_addr_o[4] instr_addr_o[3] instr_addr_o[2] instr_addr_o[1] instr_addr_o[0] data_be_o[3] data_be_o[2] data_be_o[1] data_be_o[0] data_addr_o[31] data_addr_o[30] data_addr_o[29] data_addr_o[28] data_addr_o[27] data_addr_o[26] data_addr_o[25] data_addr_o[24] data_addr_o[23] data_addr_o[22] data_addr_o[21] data_addr_o[20] data_addr_o[19] data_addr_o[18] data_addr_o[17] data_addr_o[16] data_addr_o[15] data_addr_o[14] data_addr_o[13] data_addr_o[12] data_addr_o[11] data_addr_o[10] data_addr_o[9] data_addr_o[8] data_addr_o[7] data_addr_o[6] data_addr_o[5] data_addr_o[4] data_addr_o[3] data_addr_o[2] data_addr_o[1] data_addr_o[0] data_wdata_o[31] data_wdata_o[30] data_wdata_o[29] data_wdata_o[28] data_wdata_o[27] data_wdata_o[26] data_wdata_o[25] data_wdata_o[24] data_wdata_o[23] data_wdata_o[22] data_wdata_o[21] data_wdata_o[20] data_wdata_o[19] data_wdata_o[18] data_wdata_o[17] data_wdata_o[16] data_wdata_o[15] data_wdata_o[14] data_wdata_o[13] data_wdata_o[12] data_wdata_o[11] data_wdata_o[10] data_wdata_o[9] data_wdata_o[8] data_wdata_o[7] data_wdata_o[6] data_wdata_o[5] data_wdata_o[4] data_wdata_o[3] data_wdata_o[2] data_wdata_o[1] data_wdata_o[0] ...}
set core_inputs  [remove_from_collection [all_inputs] [get_ports clk_i]]
{boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] core_id_i[3] core_id_i[2] core_id_i[1] core_id_i[0] cluster_id_i[5] cluster_id_i[4] cluster_id_i[3] cluster_id_i[2] cluster_id_i[1] cluster_id_i[0] instr_rdata_i[127] instr_rdata_i[126] instr_rdata_i[125] instr_rdata_i[124] instr_rdata_i[123] instr_rdata_i[122] instr_rdata_i[121] instr_rdata_i[120] instr_rdata_i[119] instr_rdata_i[118] instr_rdata_i[117] instr_rdata_i[116] instr_rdata_i[115] instr_rdata_i[114] instr_rdata_i[113] instr_rdata_i[112] instr_rdata_i[111] instr_rdata_i[110] instr_rdata_i[109] instr_rdata_i[108] instr_rdata_i[107] instr_rdata_i[106] instr_rdata_i[105] instr_rdata_i[104] instr_rdata_i[103] instr_rdata_i[102] instr_rdata_i[101] instr_rdata_i[100] instr_rdata_i[99] instr_rdata_i[98] instr_rdata_i[97] instr_rdata_i[96] instr_rdata_i[95] instr_rdata_i[94] instr_rdata_i[93] instr_rdata_i[92] instr_rdata_i[91] instr_rdata_i[90] instr_rdata_i[89] instr_rdata_i[88] instr_rdata_i[87] instr_rdata_i[86] instr_rdata_i[85] instr_rdata_i[84] instr_rdata_i[83] instr_rdata_i[82] instr_rdata_i[81] instr_rdata_i[80] instr_rdata_i[79] instr_rdata_i[78] instr_rdata_i[77] instr_rdata_i[76] instr_rdata_i[75] instr_rdata_i[74] instr_rdata_i[73] instr_rdata_i[72] instr_rdata_i[71] instr_rdata_i[70] ...}
set core_inputs  [remove_from_collection $core_inputs [get_ports rst_ni]]
{boot_addr_i[31] boot_addr_i[30] boot_addr_i[29] boot_addr_i[28] boot_addr_i[27] boot_addr_i[26] boot_addr_i[25] boot_addr_i[24] boot_addr_i[23] boot_addr_i[22] boot_addr_i[21] boot_addr_i[20] boot_addr_i[19] boot_addr_i[18] boot_addr_i[17] boot_addr_i[16] boot_addr_i[15] boot_addr_i[14] boot_addr_i[13] boot_addr_i[12] boot_addr_i[11] boot_addr_i[10] boot_addr_i[9] boot_addr_i[8] boot_addr_i[7] boot_addr_i[6] boot_addr_i[5] boot_addr_i[4] boot_addr_i[3] boot_addr_i[2] boot_addr_i[1] boot_addr_i[0] core_id_i[3] core_id_i[2] core_id_i[1] core_id_i[0] cluster_id_i[5] cluster_id_i[4] cluster_id_i[3] cluster_id_i[2] cluster_id_i[1] cluster_id_i[0] instr_rdata_i[127] instr_rdata_i[126] instr_rdata_i[125] instr_rdata_i[124] instr_rdata_i[123] instr_rdata_i[122] instr_rdata_i[121] instr_rdata_i[120] instr_rdata_i[119] instr_rdata_i[118] instr_rdata_i[117] instr_rdata_i[116] instr_rdata_i[115] instr_rdata_i[114] instr_rdata_i[113] instr_rdata_i[112] instr_rdata_i[111] instr_rdata_i[110] instr_rdata_i[109] instr_rdata_i[108] instr_rdata_i[107] instr_rdata_i[106] instr_rdata_i[105] instr_rdata_i[104] instr_rdata_i[103] instr_rdata_i[102] instr_rdata_i[101] instr_rdata_i[100] instr_rdata_i[99] instr_rdata_i[98] instr_rdata_i[97] instr_rdata_i[96] instr_rdata_i[95] instr_rdata_i[94] instr_rdata_i[93] instr_rdata_i[92] instr_rdata_i[91] instr_rdata_i[90] instr_rdata_i[89] instr_rdata_i[88] instr_rdata_i[87] instr_rdata_i[86] instr_rdata_i[85] instr_rdata_i[84] instr_rdata_i[83] instr_rdata_i[82] instr_rdata_i[81] instr_rdata_i[80] instr_rdata_i[79] instr_rdata_i[78] instr_rdata_i[77] instr_rdata_i[76] instr_rdata_i[75] instr_rdata_i[74] instr_rdata_i[73] instr_rdata_i[72] instr_rdata_i[71] instr_rdata_i[70] ...}
set INPUT_DELAY  [expr 0.4*$CLOCK_SPEED]
0.8
set OUTPUT_DELAY [expr 0.4*$CLOCK_SPEED]
0.8
set_input_delay  $INPUT_DELAY  $core_inputs  -clock [get_clock]
1
set_output_delay $OUTPUT_DELAY [all_outputs] -clock [get_clock]
1
set_ideal_network       -no_propagate    [all_connected  [get_ports rst_ni]]
Warning: Transferring ideal_net attribute onto the driver pin rst_ni of net rst_ni. (UID-606)
1
set_ideal_network       -no_propagate    [get_nets rst_ni]
Warning: Transferring ideal_net attribute onto the driver pin rst_ni of net rst_ni. (UID-606)
1
set_dont_touch_network  -no_propagate    [get_ports rst_ni]
1
set_multicycle_path 2   -from            [get_ports   rst_ni]
1
compile_ultra -no_autoungroup
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2120 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'riscv_core'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'riscv_pmp_N_PMP_ENTRIES16_test_1'
  Processing 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'
  Processing 'riscv_mult_SHARED_DSP_MULT0_test_1'
  Processing 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'
  Processing 'riscv_hwloop_regs_N_REGS2_test_1'
  Processing 'riscv_compressed_decoder_FPU0'
  Processing 'lfsr_N24_SEED240'
  Processing 'lfsr_N24_SEED96'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_COMPRESSOR'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'
  Processing 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'
  Processing 'riscv_hwloop_controller_N_REGS2_test_1'
  Processing 'misr_N24_SEED1_1'
  Processing 'lfsr_N24_SEED72'
  Processing 'test_counter_TEST_DURATION11100_TEST_START98'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'
  Processing 'cluster_clock_gating'
  Processing 'riscv_prefetch_L0_buffer_test_1'
  Processing 'alu_popcnt'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'
  Processing 'riscv_if_stage_2_128_0_1a110800_test_1'
  Processing 'riscv_controller_FPU0_test_1'
  Processing 'counter_N24_RST_VALUE0'
 Implement Synthetic for 'counter_N24_RST_VALUE0'.
  Processing 'lfsr_N24_SEED144'
  Processing 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'
  Processing 'riscv_alu_div_test_1'
  Processing 'mux2to1_n_N267'
  Processing 'bist_controller'
  Processing 'lfsr_N24_SEED120'
  Processing 'alu_ff'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'
  Processing 'riscv_load_store_unit_test_1'
  Processing 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'
  Processing 'misr_N24_SEED1_5'
  Processing 'lfsr_N24_SEED168'
  Processing 'lfsr_N24_SEED0'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'
  Processing 'riscv_core'
  Processing 'output_evaluator_N239'
  Processing 'misr_N24_SEED1_0'
  Processing 'tpg'
  Processing 'lfsr_N24_SEED192'
  Processing 'lfsr_N24_SEED24'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'
  Processing 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'
  Processing 'riscv_lbist'
  Processing 'misr_N24_SEED1_6'
  Processing 'misr_N24_SEED1_9'
  Processing 'lfsr_N24_SEED216'
  Processing 'lfsr_N24_SEED48'
  Processing 'riscv_int_controller_PULP_SECURE1_test_1'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'
  Processing 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'
  Processing 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 'test_en_i' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
	 The new name of the port is 'test_en_i_BAR'. (OPT-319)
Information: Complementing port 'testing' in design 'riscv_lbist'.
	 The new name of the port is 'testing_BAR'. (OPT-319)
Information: Complementing port 'test_en_i' in design 'cluster_clock_gating'.
	 The new name of the port is 'test_en_i_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_if_stage_2_128_0_1a110800_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_load_store_unit_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_mult_SHARED_DSP_MULT0_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_int_controller_PULP_SECURE1_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_hwloop_regs_N_REGS2_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'SE' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'.
	 The new name of the port is 'SE_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_prefetch_L0_buffer_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_alu_div_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'test_se' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'test_se_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'TE' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'.
	 The new name of the port is 'TE_BAR'. (OPT-319)
Information: Complementing port 'testing' in design 'bist_controller'.
	 The new name of the port is 'testing_BAR'. (OPT-319)
Information: Complementing port 'test_en_i_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
	 The new name of the port is 'test_en_i'. (OPT-319)
Information: Complementing port 'testing_BAR' in design 'riscv_lbist'.
	 The new name of the port is 'testing'. (OPT-319)
Information: Complementing port 'test_en_i_BAR' in design 'cluster_clock_gating'.
	 The new name of the port is 'test_en_i'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_if_stage_2_128_0_1a110800_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_load_store_unit_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_3'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_2'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_1'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_test_0'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_3'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_4'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_5'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_6'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_7'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_8'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_9'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_10'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_11'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_12'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_13'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_14'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_15'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_16'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_17'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_18'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_19'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_20'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_21'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_22'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_23'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_24'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_25'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_26'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_28'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_29'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_30'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_31'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_32'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_33'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_load_store_unit_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_mult_SHARED_DSP_MULT0_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_int_controller_PULP_SECURE1_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_hwloop_regs_N_REGS2_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_3'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_4'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_5'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_6'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_7'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_8'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_9'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_10'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_11'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_12'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'SE_BAR' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_1'.
	 The new name of the port is 'SE'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_prefetch_L0_buffer_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_if_stage_2_128_0_1a110800_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_alu_div_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_3'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_hwloop_regs_N_REGS2_4'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_int_controller_PULP_SECURE1_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'test_se_BAR' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'test_se'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_prefetch_L0_buffer_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_3'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_4'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_5'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_6'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_7'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_8'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_9'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_10'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_11'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_12'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_13'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_14'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_15'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_16'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_17'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_18'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_19'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_20'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_21'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_22'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_23'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_24'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_25'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_26'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_27'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_28'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_29'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_30'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_0'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_1'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'TE_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_L0_buffer_RDATA_IN_WIDTH128_2'.
	 The new name of the port is 'TE'. (OPT-319)
Information: Complementing port 'testing_BAR' in design 'bist_controller'.
	 The new name of the port is 'testing'. (OPT-319)
Information: Complementing port 'clpx_img_i' in design 'riscv_mult_SHARED_DSP_MULT0_test_1'.
	 The new name of the port is 'clpx_img_i_BAR'. (OPT-319)
Information: Complementing port 'mult_clpx_img_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'mult_clpx_img_i_BAR'. (OPT-319)
Information: Complementing port 'mult_clpx_img_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'mult_clpx_img_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_err_ack_i_BAR' in design 'riscv_pmp_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'data_err_ack_i'. (OPT-319)
Information: Complementing port 'data_err_ack_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'data_err_ack_o'. (OPT-319)
Information: Complementing port 'data_err_ack_o_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'data_err_ack_o'. (OPT-319)
Information: Complementing port 'csr_save_ex_o_BAR' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'csr_save_ex_o'. (OPT-319)
Information: Complementing port 'csr_save_ex_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'csr_save_ex_i'. (OPT-319)
Information: Complementing port 'csr_save_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_save_ex_o'. (OPT-319)
Information: Complementing port 'csr_access_i_BAR' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_access_i'. (OPT-319)
Information: Complementing port 'csr_access_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'csr_access_i'. (OPT-319)
Information: Complementing port 'csr_access_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'csr_access_ex_o'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'CO_1' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_2'.
	 The new name of the port is 'CO_1_BAR'. (OPT-319)
Information: Complementing port 'ctrl_kill_i' in design 'riscv_int_controller_PULP_SECURE1_test_1'.
	 The new name of the port is 'ctrl_kill_i_BAR'. (OPT-319)
Information: Complementing port 'exc_kill_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'exc_kill_o_BAR'. (OPT-319)
Information: Complementing port 'EN' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'.
	 The new name of the port is 'EN_BAR'. (OPT-319)
Information: Complementing port 'first_one_o[4]' in design 'alu_ff'.
	 The new name of the port is 'first_one_o[4]_BAR'. (OPT-319)
Information: Complementing port 'InVld_SI' in design 'riscv_alu_div_test_1'.
	 The new name of the port is 'InVld_SI_BAR'. (OPT-319)
Information: Complementing port 'EN' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'.
	 The new name of the port is 'EN_BAR'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'counter_N24_RST_VALUE0'. (DDB-72)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
Information: Added key list 'DesignWare' to design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'. (DDB-72)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
Information: Added key list 'DesignWare' to design 'riscv_load_store_unit_test_1'. (DDB-72)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
Information: Added key list 'DesignWare' to design 'riscv_mult_SHARED_DSP_MULT0_test_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'alu_popcnt'. (DDB-72)
Information: Added key list 'DesignWare' to design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'. (DDB-72)
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:22  106114.3      3.01    9714.9     437.4                           3060298.7500
    0:16:38  105898.9      3.20    9832.6     622.0                           3053549.5000

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:18:32   80781.8      2.95    7891.3     178.0                           1921808.2500
    0:19:59   81368.1      1.71    5734.8     184.1                           1940265.7500
    0:19:59   81368.1      1.71    5734.8     184.1                           1940265.7500
    0:20:07   81358.8      1.71    5735.6     184.1                           1939953.8750
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...
    0:20:30   81358.0      1.71    5735.6     184.1                           1939940.6250
    0:20:37   81355.3      1.71    5736.0     184.1                           1939864.6250

  Beginning WLM Backend Optimization
  --------------------------------------
    0:21:21   80877.0      1.71    5646.7     172.1                           1906310.3750
    0:21:30   80459.4      1.71    5629.3     160.2                           1881115.6250
    0:21:34   80140.5      1.71    5623.4     159.7                           1869065.7500
    0:21:41   78991.9      1.71    3597.0     114.4                           1814874.0000
    0:21:41   78934.4      1.71    3596.9     114.4                           1812602.3750
    0:21:49   78807.0      1.70    3548.5     112.3                           1802498.5000
    0:21:57   78742.7      1.70    3541.5     112.3                           1797385.5000
    0:21:58   78724.0      1.70    3540.7     112.3                           1795878.6250
    0:21:58   78724.0      1.70    3540.7     112.3                           1795878.6250
    0:22:09   77662.7      1.70    3529.8      99.4                           1719076.1250
    0:22:09   77662.7      1.70    3529.8      99.4                           1719076.1250
    0:22:51   78087.0      1.63    3457.3      95.4                           1734939.3750
    0:22:51   78087.0      1.63    3457.3      95.4                           1734939.3750
    0:22:52   78094.9      1.63    3453.3      95.4                           1735936.1250
    0:22:52   78094.9      1.63    3453.3      95.4                           1735936.1250
    0:24:20   78722.7      1.57    3353.8     169.9                           1758070.8750
    0:24:20   78722.7      1.57    3353.8     169.9                           1758070.8750
    0:24:38   78768.7      1.51    3251.3     178.2                           1761196.3750
    0:24:38   78768.7      1.51    3251.3     178.2                           1761196.3750
    0:24:56   78800.6      1.51    3247.7     178.2                           1762532.1250
    0:24:56   78800.6      1.51    3247.7     178.2                           1762532.1250
    0:25:16   78819.0      1.49    3223.7     178.2                           1763261.3750
    0:25:16   78819.0      1.49    3223.7     178.2                           1763261.3750
    0:25:28   78897.5      1.49    3222.7     179.7                           1766337.3750
    0:25:28   78897.5      1.49    3222.7     179.7                           1766337.3750
    0:25:30   78898.3      1.49    3222.6     179.7                           1766443.3750
    0:25:30   78898.3      1.49    3222.6     179.7                           1766443.3750
    0:25:42   78915.6      1.49    3221.2     179.7                           1766996.6250


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:25:42   78915.6      1.49    3221.2     179.7                           1766996.6250
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    0:25:56   78830.4      1.47    3183.3       0.0                           1760979.1250
    0:26:03   78840.8      1.47    3183.3       0.0                           1761324.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:26:03   78840.8      1.47    3183.3       0.0                           1761324.5000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
Information: Complementing port 'core_ctrl_firstfetch_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'core_ctrl_firstfetch_o_BAR'. (OPT-319)
Information: Complementing port 'first_fetch_o' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'first_fetch_o_BAR'. (OPT-319)
Information: Complementing port 'illegal_c_insn_i' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'.
	 The new name of the port is 'illegal_c_insn_i_BAR'. (OPT-319)
Information: Complementing port 'illegal_c_insn_i' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'illegal_c_insn_i_BAR'. (OPT-319)
Information: Complementing port 'illegal_c_insn_id_o' in design 'riscv_if_stage_2_128_0_1a110800_test_1'.
	 The new name of the port is 'illegal_c_insn_id_o_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_if_stage_2_128_0_1a110800_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_load_store_unit_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_prefetch_L0_buffer_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in' in design 'riscv_L0_buffer_RDATA_IN_WIDTH128_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_in_BAR'. (OPT-319)
Information: Complementing port 'CO_1' in design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0'.
	 The new name of the port is 'CO_1_BAR'. (OPT-319)
Information: Complementing port 'is_subrot_i' in design 'riscv_alu_SHARED_INT_DIV0_FPU0_test_1'.
	 The new name of the port is 'is_subrot_i_BAR'. (OPT-319)
Information: Complementing port 'alu_is_subrot_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'alu_is_subrot_i_BAR'. (OPT-319)
Information: Complementing port 'alu_is_subrot_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'alu_is_subrot_ex_o_BAR'. (OPT-319)
Information: Complementing port 'debug_ebreaku_i' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'debug_ebreaku_i_BAR'. (OPT-319)
Information: Complementing port 'debug_ebreaku_i' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1'.
	 The new name of the port is 'debug_ebreaku_i_BAR'. (OPT-319)
Information: Complementing port 'debug_ebreaku_o' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1'.
	 The new name of the port is 'debug_ebreaku_o_BAR'. (OPT-319)
Information: Complementing port 'alu_op_b_mux_sel_o[2]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'.
	 The new name of the port is 'alu_op_b_mux_sel_o[2]_BAR'. (OPT-319)
Information: Complementing port 'alu_op_a_mux_sel_o[0]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'.
	 The new name of the port is 'alu_op_a_mux_sel_o[0]_BAR'. (OPT-319)
Information: Complementing port 'bmask_a_mux_o[0]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6_test_1'.
	 The new name of the port is 'bmask_a_mux_o[0]_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in' in design 'riscv_int_controller_PULP_SECURE1_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in' in design 'riscv_controller_FPU0_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in' in design 'register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in' in design 'riscv_hwloop_regs_N_REGS2_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in_BAR'. (OPT-319)
Information: Complementing port 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in' in design 'riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0_test_1'.
	 The new name of the port is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_U_dft_tp_sdtc_ip_test_mode_tp_in_BAR'. (OPT-319)
Information: Complementing port 'EN_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_27'.
	 The new name of the port is 'EN'. (OPT-319)
Information: Complementing port 'InVld_SI_BAR' in design 'riscv_alu_div_test_1'.
	 The new name of the port is 'InVld_SI'. (OPT-319)
Information: Complementing port 'EN_BAR' in design 'SNPS_CLOCK_GATE_HIGH_riscv_alu_div_1'.
	 The new name of the port is 'EN'. (OPT-319)
    0:27:28   76737.3      1.45    3876.3       0.0 instr_req_o               1614258.8750
    0:27:34   76764.9      1.43    3859.9       0.0 instr_req_o               1615116.6250
    0:27:36   76771.1      1.43    3852.9       0.0                           1615301.2500
    0:27:48   76809.6      1.43    3849.1       0.0                           1616687.3750
    0:27:49   76809.6      1.43    3849.1       0.0                           1616687.3750
    0:28:00   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:00   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:04   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:04   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:04   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:04   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:08   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:08   76279.5      1.43    3068.7       0.0                           1587790.0000
    0:28:21   76337.5      1.42    3052.4       0.0                           1590464.5000
    0:28:21   76337.5      1.42    3052.4       0.0                           1590464.5000
    0:28:26   76347.6      1.42    3050.8       0.0                           1590765.1250
    0:28:26   76347.6      1.42    3050.8       0.0                           1590765.1250
    0:28:44   76400.3      1.41    3035.3      42.3                           1593553.7500
    0:28:44   76400.3      1.41    3035.3      42.3                           1593553.7500
    0:28:56   76432.4      1.41    3033.6      42.3                           1594784.0000
    0:28:56   76432.4      1.41    3033.6      42.3                           1594784.0000
    0:29:08   76415.7      1.40    2744.6      49.1                           1593750.5000
    0:29:08   76415.7      1.40    2744.6      49.1                           1593750.5000
    0:29:09   76415.7      1.40    2744.6      49.1                           1593750.5000
Begin Combinational loops breaking ...
	Number of combinational loops found: 0
End Combinational loops breaking ...

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:29:20   76412.8      1.40    2744.6      49.1                           1593682.2500
    0:29:35   74825.5      1.42    2539.5      42.3                           1501489.8750
    0:29:40   74821.3      1.42    2533.1      42.3                           1501311.3750
    0:29:44   74818.9      1.42    2534.5      42.3                           1501249.2500
    0:29:47   74811.4      1.42    2534.5      42.3                           1501122.1250
    0:29:52   74808.5      1.42    2532.6      42.3                           1501047.3750
    0:29:53   74800.3      1.42    2532.6      42.3                           1500926.1250
    0:29:53   74800.3      1.42    2532.6      42.3                           1500926.1250
    0:30:04   74804.0      1.42    2512.7      42.3                           1500945.7500
    0:30:11   74778.2      1.42    2510.9       0.0                           1499972.8750
    0:30:20   74751.1      1.42    2510.2       0.0                           1499018.6250
    0:30:36   74798.4      1.40    2491.8       0.0                           1501804.2500
    0:30:36   74798.4      1.40    2491.8       0.0                           1501804.2500
    0:30:46   74809.0      1.40    2485.3       0.0                           1502417.0000
    0:30:53   74810.1      1.40    2481.7       0.0                           1502552.7500
    0:30:53   74810.1      1.40    2481.7       0.0                           1502552.7500
    0:30:53   74810.9      1.40    2481.7       0.0                           1502612.7500
    0:31:11   74790.7      1.40    2481.3       8.3                           1501465.8750
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'core/ex_stage_i/alu_i/int_div_div_i/Rst_RBI': 3035 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area > "${REPORT_PATH}/${TOPLEVEL}_lbist.txt"
change_names -hierarchy -rules verilog
Warning: In the design riscv_core, net 'apu_master_req_o' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design bist_controller, net 'count_enable' is connecting multiple ports. (UCN-1)
Warning: In the design bist_controller, net 'rst_out_eval_n' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit_test_1, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1, net 'sec_lvl_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3_test_0, net 'CO_1_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_SCCOMP_DECOMPRESSOR, net 'din[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_DW01_decode_width1, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_cause_o_4_' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'jr_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'perf_ld_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_ack_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_save_ex_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_L0_buffer_RDATA_IN_WIDTH128_test_1, net 'instr_gnt_i' is connecting multiple ports. (UCN-1)
1
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}_lbist.v"
Writing verilog file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_lbist.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write -hierarchy -format ddc -output "${GATE_PATH}/${TOPLEVEL}_lbist.ddc"
Writing ddc file '../output/riscv_core_lbist.ddc'.
1
write_sdf -version 3.0 "${GATE_PATH}/${TOPLEVEL}_lbist.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_lbist.sdf'. (WT-3)
1
write_sdc "${GATE_PATH}/${TOPLEVEL}_lbist.sdc"
1
# write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}.spf"
# write_tmax_library -path "${GATE_PATH}"
#
dc_shell> quit

Memory usage for this session 377 Mbytes.
Memory usage for this session including child processes 377 Mbytes.
CPU usage for this session 1128 seconds ( 0.31 hours ).
Elapsed time for this session 2194 seconds ( 0.61 hours ).

Thank you...
