`timescale 1ns/1ns

module convolution_tb();
    
    integer                 i;
    
    logic                   clock, clock_sreset;
    
    always #10 clock = ~clock;
    
    initial begin
        clock = 1'b0;
        clock_sreset = 1'b0;
        
        for (i=9; i<7; i++) begin
            @ (posedge clock);
            clock_sreset = (i == 5);
        end
    end
    
    logic [7:0]             state;
    
    always_ff @ (posedge clock) begin
        if (clock_sreset) begin
            state <= 8'h0;
        end
        else begin
            case (state)
                8'h0 : begin
                    
                end
            endcase
        end
    end
    
endmodule
