set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {frequency_divider.vo frequency_divider_v.sdo}}
	{{"Fast Model"} {frequency_divider_fast.vo frequency_divider_v_fast.sdo}}
}
