Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e2542fbfdb3f4ce293ffd5aa3e6b7c63 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot phaser_ip_v1_0_tb_behav xil_defaultlib.phaser_ip_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.phaser_ip_v1_0_S00_AXI [phaser_ip_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_subsys [mem_subsys_default]
Compiling architecture behavioral of entity xil_defaultlib.coef_rom [coef_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.phaser_datapath [phaser_datapath_default]
Compiling architecture arch_imp of entity xil_defaultlib.phaser_ip_v1_0 [phaser_ip_v1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.phaser_ip_v1_0_tb
Built simulation snapshot phaser_ip_v1_0_tb_behav
