{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741713947343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741713947343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 11 18:25:47 2025 " "Processing started: Tue Mar 11 18:25:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741713947343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713947343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_TestProject -c SDRAM_TestProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_TestProject -c SDRAM_TestProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713947344 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /home/jonas/intelFPGA_lite/23.1std/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713947380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741713947454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741713947454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/Test Files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/Test Files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdramTOP-Structural " "Found design unit 1: sdramTOP-Structural" {  } { { "../VHDL Files/Test Files/top.vhd" "" { Text "/home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/Test Files/top.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741713951900 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdramTOP " "Found entity 1: sdramTOP" {  } { { "../VHDL Files/Test Files/top.vhd" "" { Text "/home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/Test Files/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741713951900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713951900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/SDRAM_Controller_DE10-Lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/SDRAM_Controller_DE10-Lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SdramController-Behavioral " "Found design unit 1: SdramController-Behavioral" {  } { { "../VHDL Files/SDRAM_Controller_DE10-Lite.vhd" "" { Text "/home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/SDRAM_Controller_DE10-Lite.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741713951901 ""} { "Info" "ISGN_ENTITY_NAME" "1 SdramController " "Found entity 1: SdramController" {  } { { "../VHDL Files/SDRAM_Controller_DE10-Lite.vhd" "" { Text "/home/jonas/git/VHDL-SDRAM-Controller-for-DE10-Lite-FPGA-Board/src/VHDL Files/SDRAM_Controller_DE10-Lite.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741713951901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713951901 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "top " "Top-level design entity \"top\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1741713951933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741713951988 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 11 18:25:51 2025 " "Processing ended: Tue Mar 11 18:25:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741713951988 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741713951988 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741713951988 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713951988 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741713952647 ""}
