// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Fri Jan 30 10:48:56 2026
// Host        : E10-E21C6500 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CTRL_ADDR_WIDTH = "4" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_IN_B_ADDR_WIDTH = "8" *) (* C_S_AXI_DATA_IN_B_DATA_WIDTH = "32" *) (* C_S_AXI_DATA_IN_B_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "31'b0000000000000000000000000000001" *) 
(* ap_ST_fsm_state10 = "31'b0000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "31'b0000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "31'b0000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "31'b0000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "31'b0000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "31'b0000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "31'b0000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "31'b0000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "31'b0000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "31'b0000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "31'b0000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "31'b0000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "31'b0000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "31'b0000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "31'b0000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "31'b0000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "31'b0000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "31'b0000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "31'b0000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "31'b0001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "31'b0010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "31'b0000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "31'b0100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "31'b1000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "31'b0000000000000000000000000001000" *) (* ap_ST_fsm_state5 = "31'b0000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "31'b0000000000000000000000000100000" *) 
(* ap_ST_fsm_state7 = "31'b0000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "31'b0000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "31'b0000000000000000000000100000000" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult
   (ap_clk,
    ap_rst_n,
    in_a_TDATA,
    in_a_TVALID,
    in_a_TREADY,
    in_a_TKEEP,
    in_a_TSTRB,
    in_a_TLAST,
    result_TDATA,
    result_TVALID,
    result_TREADY,
    result_TKEEP,
    result_TSTRB,
    result_TLAST,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt,
    s_axi_DATA_IN_B_AWVALID,
    s_axi_DATA_IN_B_AWREADY,
    s_axi_DATA_IN_B_AWADDR,
    s_axi_DATA_IN_B_WVALID,
    s_axi_DATA_IN_B_WREADY,
    s_axi_DATA_IN_B_WDATA,
    s_axi_DATA_IN_B_WSTRB,
    s_axi_DATA_IN_B_ARVALID,
    s_axi_DATA_IN_B_ARREADY,
    s_axi_DATA_IN_B_ARADDR,
    s_axi_DATA_IN_B_RVALID,
    s_axi_DATA_IN_B_RREADY,
    s_axi_DATA_IN_B_RDATA,
    s_axi_DATA_IN_B_RRESP,
    s_axi_DATA_IN_B_BVALID,
    s_axi_DATA_IN_B_BREADY,
    s_axi_DATA_IN_B_BRESP);
  input ap_clk;
  input ap_rst_n;
  input [31:0]in_a_TDATA;
  input in_a_TVALID;
  output in_a_TREADY;
  input [3:0]in_a_TKEEP;
  input [3:0]in_a_TSTRB;
  input [0:0]in_a_TLAST;
  output [31:0]result_TDATA;
  output result_TVALID;
  input result_TREADY;
  output [3:0]result_TKEEP;
  output [3:0]result_TSTRB;
  output [0:0]result_TLAST;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [3:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [3:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;
  input s_axi_DATA_IN_B_AWVALID;
  output s_axi_DATA_IN_B_AWREADY;
  input [7:0]s_axi_DATA_IN_B_AWADDR;
  input s_axi_DATA_IN_B_WVALID;
  output s_axi_DATA_IN_B_WREADY;
  input [31:0]s_axi_DATA_IN_B_WDATA;
  input [3:0]s_axi_DATA_IN_B_WSTRB;
  input s_axi_DATA_IN_B_ARVALID;
  output s_axi_DATA_IN_B_ARREADY;
  input [7:0]s_axi_DATA_IN_B_ARADDR;
  output s_axi_DATA_IN_B_RVALID;
  input s_axi_DATA_IN_B_RREADY;
  output [31:0]s_axi_DATA_IN_B_RDATA;
  output [1:0]s_axi_DATA_IN_B_RRESP;
  output s_axi_DATA_IN_B_BVALID;
  input s_axi_DATA_IN_B_BREADY;
  output [1:0]s_axi_DATA_IN_B_BRESP;

  wire \<const0> ;
  wire DATA_IN_B_s_axi_U_n_66;
  wire DATA_IN_B_s_axi_U_n_67;
  wire DATA_IN_B_s_axi_U_n_68;
  wire DATA_IN_B_s_axi_U_n_69;
  wire DATA_IN_B_s_axi_U_n_70;
  wire DATA_IN_B_s_axi_U_n_71;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [30:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_enable_reg_pp0_iter20;
  wire ap_loop_init;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire data_p2;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire [3:2]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  wire [4:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address1;
  wire [4:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_keep_address0;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_keep_ce0;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_100;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_101;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_102;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_103;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_104;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_105;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_106;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_107;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_108;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_109;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_110;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_111;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_112;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_113;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_114;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_115;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_116;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_117;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_118;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_119;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_12;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_120;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_121;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_122;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_123;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_124;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_125;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_126;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_127;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_128;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_15;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_16;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_17;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_18;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_19;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_20;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_21;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_22;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_23;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_24;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_25;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_26;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_27;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_28;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_29;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_30;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_31;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_32;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_33;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_34;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_35;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_36;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_37;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_38;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_39;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_4;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_40;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_41;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_42;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_43;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_44;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_45;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_46;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_47;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_97;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_98;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_99;
  wire [31:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TDATA;
  wire [3:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TKEEP;
  wire [3:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TSTRB;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_12;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_15;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_18;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_19;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_20;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_5;
  wire icmp_ln26_fu_132_p20_in;
  wire [31:0]in_a_TDATA;
  wire [31:0]in_a_TDATA_int_regslice;
  wire [3:0]in_a_TKEEP;
  wire [0:0]in_a_TLAST;
  wire in_a_TREADY;
  wire [3:0]in_a_TSTRB;
  wire in_a_TVALID;
  wire in_a_TVALID_int_regslice;
  wire [4:0]in_a_store_data_address0;
  wire in_a_store_data_ce0;
  wire in_a_store_data_ce1;
  wire [31:0]in_a_store_data_q0;
  wire [31:0]in_a_store_data_q1;
  wire in_a_store_data_we0;
  wire [4:0]in_a_store_keep_address0;
  wire in_a_store_keep_ce0;
  wire [3:0]in_a_store_keep_q0;
  wire in_a_store_last_q0;
  wire [3:0]in_a_store_strb_q0;
  wire [31:0]in_b_load_10_reg_527;
  wire [31:0]in_b_load_11_reg_537;
  wire [31:0]in_b_load_12_reg_547;
  wire [31:0]in_b_load_13_reg_557;
  wire [31:0]in_b_load_14_reg_567;
  wire [31:0]in_b_load_15_reg_577;
  wire [31:0]in_b_load_16_reg_587;
  wire [31:0]in_b_load_17_reg_597;
  wire [31:0]in_b_load_18_reg_607;
  wire [31:0]in_b_load_19_reg_617;
  wire [31:0]in_b_load_1_reg_437;
  wire [31:0]in_b_load_20_reg_627;
  wire [31:0]in_b_load_21_reg_637;
  wire [31:0]in_b_load_22_reg_647;
  wire [31:0]in_b_load_23_reg_657;
  wire [31:0]in_b_load_24_reg_667;
  wire [31:0]in_b_load_2_reg_447;
  wire [31:0]in_b_load_3_reg_457;
  wire [31:0]in_b_load_4_reg_467;
  wire [31:0]in_b_load_5_reg_477;
  wire [31:0]in_b_load_6_reg_487;
  wire [31:0]in_b_load_7_reg_497;
  wire [31:0]in_b_load_8_reg_507;
  wire [31:0]in_b_load_9_reg_517;
  wire [31:0]in_b_load_reg_427;
  wire [31:0]in_b_q0;
  wire interrupt;
  wire load_p2;
  wire load_p2_0;
  wire load_p2_1;
  wire [3:0]mult_acc_keep_reg_926;
  wire mult_acc_last_reg_921;
  wire [3:0]mult_acc_strb_reg_931;
  wire regslice_both_in_a_V_keep_V_U_n_2;
  wire regslice_both_in_a_V_keep_V_U_n_3;
  wire regslice_both_in_a_V_keep_V_U_n_4;
  wire regslice_both_in_a_V_keep_V_U_n_5;
  wire regslice_both_in_a_V_last_V_U_n_2;
  wire regslice_both_in_a_V_strb_V_U_n_2;
  wire regslice_both_in_a_V_strb_V_U_n_3;
  wire regslice_both_in_a_V_strb_V_U_n_4;
  wire regslice_both_in_a_V_strb_V_U_n_5;
  wire regslice_both_result_V_keep_V_U_n_2;
  wire regslice_both_result_V_last_V_U_n_2;
  wire regslice_both_result_V_strb_V_U_n_2;
  wire [31:0]result_TDATA;
  wire [3:0]result_TKEEP;
  wire result_TKEEP1;
  wire [0:0]result_TLAST;
  wire result_TREADY;
  wire result_TREADY_int_regslice;
  wire [3:0]result_TSTRB;
  wire result_TVALID;
  wire [3:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [3:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [9:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [7:0]s_axi_DATA_IN_B_ARADDR;
  wire s_axi_DATA_IN_B_ARREADY;
  wire s_axi_DATA_IN_B_ARVALID;
  wire [7:0]s_axi_DATA_IN_B_AWADDR;
  wire s_axi_DATA_IN_B_AWREADY;
  wire s_axi_DATA_IN_B_AWVALID;
  wire s_axi_DATA_IN_B_BREADY;
  wire s_axi_DATA_IN_B_BVALID;
  wire [31:0]s_axi_DATA_IN_B_RDATA;
  wire s_axi_DATA_IN_B_RREADY;
  wire s_axi_DATA_IN_B_RVALID;
  wire [31:0]s_axi_DATA_IN_B_WDATA;
  wire s_axi_DATA_IN_B_WREADY;
  wire [3:0]s_axi_DATA_IN_B_WSTRB;
  wire s_axi_DATA_IN_B_WVALID;

  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15] = \<const0> ;
  assign s_axi_CTRL_RDATA[14] = \<const0> ;
  assign s_axi_CTRL_RDATA[13] = \<const0> ;
  assign s_axi_CTRL_RDATA[12] = \<const0> ;
  assign s_axi_CTRL_RDATA[11] = \<const0> ;
  assign s_axi_CTRL_RDATA[10] = \<const0> ;
  assign s_axi_CTRL_RDATA[9] = \^s_axi_CTRL_RDATA [9];
  assign s_axi_CTRL_RDATA[8] = \<const0> ;
  assign s_axi_CTRL_RDATA[7] = \^s_axi_CTRL_RDATA [7];
  assign s_axi_CTRL_RDATA[6] = \<const0> ;
  assign s_axi_CTRL_RDATA[5] = \<const0> ;
  assign s_axi_CTRL_RDATA[4] = \<const0> ;
  assign s_axi_CTRL_RDATA[3:0] = \^s_axi_CTRL_RDATA [3:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  assign s_axi_DATA_IN_B_BRESP[1] = \<const0> ;
  assign s_axi_DATA_IN_B_BRESP[0] = \<const0> ;
  assign s_axi_DATA_IN_B_RRESP[1] = \<const0> ;
  assign s_axi_DATA_IN_B_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q({ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_2_[0] }),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (DATA_IN_B_s_axi_U_n_70),
        .\ap_CS_fsm_reg[1]_0 (DATA_IN_B_s_axi_U_n_67),
        .\ap_CS_fsm_reg[1]_1 (DATA_IN_B_s_axi_U_n_71),
        .\ap_CS_fsm_reg[1]_2 (DATA_IN_B_s_axi_U_n_68),
        .\ap_CS_fsm_reg[1]_3 (DATA_IN_B_s_axi_U_n_69),
        .\ap_CS_fsm_reg[1]_4 (DATA_IN_B_s_axi_U_n_66),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[3:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({\^s_axi_CTRL_RDATA [9],\^s_axi_CTRL_RDATA [7],\^s_axi_CTRL_RDATA [3:0]}),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({s_axi_CTRL_WDATA[7],s_axi_CTRL_WDATA[1:0]}),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_DATA_IN_B_s_axi DATA_IN_B_s_axi_U
       (.D(in_b_q0),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_DATA_IN_B_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_DATA_IN_B_AWREADY),
        .Q({ap_CS_fsm_state28,ap_CS_fsm_state27,ap_CS_fsm_state26,ap_CS_fsm_state25,ap_CS_fsm_state24,ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state14,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[19] (DATA_IN_B_s_axi_U_n_66),
        .\ap_CS_fsm_reg[22] (DATA_IN_B_s_axi_U_n_70),
        .\ap_CS_fsm_reg[25] (DATA_IN_B_s_axi_U_n_69),
        .\ap_CS_fsm_reg[5] (DATA_IN_B_s_axi_U_n_71),
        .\ap_CS_fsm_reg[8] (DATA_IN_B_s_axi_U_n_67),
        .\ap_CS_fsm_reg[9] (DATA_IN_B_s_axi_U_n_68),
        .ap_clk(ap_clk),
        .s_axi_DATA_IN_B_ARADDR(s_axi_DATA_IN_B_ARADDR[7:2]),
        .s_axi_DATA_IN_B_ARVALID(s_axi_DATA_IN_B_ARVALID),
        .s_axi_DATA_IN_B_AWADDR(s_axi_DATA_IN_B_AWADDR[7:2]),
        .s_axi_DATA_IN_B_AWVALID(s_axi_DATA_IN_B_AWVALID),
        .s_axi_DATA_IN_B_BREADY(s_axi_DATA_IN_B_BREADY),
        .s_axi_DATA_IN_B_BVALID(s_axi_DATA_IN_B_BVALID),
        .s_axi_DATA_IN_B_RDATA(s_axi_DATA_IN_B_RDATA),
        .s_axi_DATA_IN_B_RREADY(s_axi_DATA_IN_B_RREADY),
        .s_axi_DATA_IN_B_RVALID(s_axi_DATA_IN_B_RVALID),
        .s_axi_DATA_IN_B_WDATA(s_axi_DATA_IN_B_WDATA),
        .s_axi_DATA_IN_B_WREADY(s_axi_DATA_IN_B_WREADY),
        .s_axi_DATA_IN_B_WSTRB(s_axi_DATA_IN_B_WSTRB),
        .s_axi_DATA_IN_B_WVALID(s_axi_DATA_IN_B_WVALID));
  GND GND
       (.G(\<const0> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state13),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state16),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state22),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state23),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state24),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state25),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state26),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state27),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state28),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state4),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state5),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_array_mult_Pipeline_ROWS_LOOP grp_array_mult_Pipeline_ROWS_LOOP_fu_380
       (.ADDRARDADDR({in_a_store_data_address0[4],in_a_store_data_address0[0]}),
        .ADDRBWRADDR(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address1),
        .D(ap_NS_fsm[30:29]),
        .E(load_p2_1),
        .Q({ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29}),
        .SS(ap_rst_n_inv),
        .ack_in_t_reg(load_p2_0),
        .ack_in_t_reg_0(load_p2),
        .\ap_CS_fsm_reg[1]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_4),
        .\ap_CS_fsm_reg[28] (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_47),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter2_reg_0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_keep_ce0),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .buff0_reg(in_b_load_17_reg_597),
        .buff0_reg_0(in_b_load_21_reg_637),
        .buff0_reg_1(in_b_load_18_reg_607),
        .buff0_reg_10(in_b_load_reg_427),
        .buff0_reg_11(in_b_load_4_reg_467),
        .buff0_reg_12(in_b_load_2_reg_447),
        .buff0_reg_13(in_b_load_5_reg_477),
        .buff0_reg_14(in_b_load_1_reg_437),
        .buff0_reg_15(in_b_load_7_reg_497),
        .buff0_reg_16(in_b_load_15_reg_577),
        .buff0_reg_17(in_b_load_6_reg_487),
        .buff0_reg_18(in_b_load_8_reg_507),
        .buff0_reg_19(in_b_load_10_reg_527),
        .buff0_reg_2(in_b_load_24_reg_667),
        .buff0_reg_20(in_b_load_9_reg_517),
        .buff0_reg_21(in_b_load_13_reg_557),
        .buff0_reg_22(in_b_load_20_reg_627),
        .buff0_reg_23(in_b_load_14_reg_567),
        .buff0_reg_3(in_b_load_19_reg_617),
        .buff0_reg_4(in_b_load_22_reg_647),
        .buff0_reg_5(in_b_load_11_reg_537),
        .buff0_reg_6(in_b_load_23_reg_657),
        .buff0_reg_7(in_b_load_12_reg_547),
        .buff0_reg_8(in_b_load_16_reg_587),
        .buff0_reg_9(in_b_load_3_reg_457),
        .data_p2(data_p2),
        .\data_p2_reg[0] (regslice_both_result_V_last_V_U_n_2),
        .\data_p2_reg[3] (regslice_both_result_V_keep_V_U_n_2),
        .\data_p2_reg[3]_0 (regslice_both_result_V_strb_V_U_n_2),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .in_a_store_data_ce0(in_a_store_data_ce0),
        .in_a_store_data_ce1(in_a_store_data_ce1),
        .\in_a_store_data_load_1_reg_835_reg[31]_0 (in_a_store_data_q1),
        .\in_a_store_data_load_3_reg_822_reg[31]_0 (in_a_store_data_q0),
        .in_a_store_keep_address0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_keep_address0),
        .in_a_store_last_q0(in_a_store_last_q0),
        .\mult_acc_data_2_reg_951_reg[0]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_46),
        .\mult_acc_data_2_reg_951_reg[10]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_36),
        .\mult_acc_data_2_reg_951_reg[11]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_35),
        .\mult_acc_data_2_reg_951_reg[12]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_34),
        .\mult_acc_data_2_reg_951_reg[13]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_33),
        .\mult_acc_data_2_reg_951_reg[14]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_32),
        .\mult_acc_data_2_reg_951_reg[15]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_31),
        .\mult_acc_data_2_reg_951_reg[16]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_30),
        .\mult_acc_data_2_reg_951_reg[17]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_29),
        .\mult_acc_data_2_reg_951_reg[18]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_28),
        .\mult_acc_data_2_reg_951_reg[19]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_27),
        .\mult_acc_data_2_reg_951_reg[1]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_45),
        .\mult_acc_data_2_reg_951_reg[20]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_26),
        .\mult_acc_data_2_reg_951_reg[21]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_25),
        .\mult_acc_data_2_reg_951_reg[22]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_24),
        .\mult_acc_data_2_reg_951_reg[23]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_23),
        .\mult_acc_data_2_reg_951_reg[24]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_22),
        .\mult_acc_data_2_reg_951_reg[25]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_21),
        .\mult_acc_data_2_reg_951_reg[26]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_20),
        .\mult_acc_data_2_reg_951_reg[27]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_19),
        .\mult_acc_data_2_reg_951_reg[28]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_18),
        .\mult_acc_data_2_reg_951_reg[29]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_17),
        .\mult_acc_data_2_reg_951_reg[2]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_44),
        .\mult_acc_data_2_reg_951_reg[30]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_16),
        .\mult_acc_data_2_reg_951_reg[31]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_15),
        .\mult_acc_data_2_reg_951_reg[3]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_43),
        .\mult_acc_data_2_reg_951_reg[4]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_42),
        .\mult_acc_data_2_reg_951_reg[5]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_41),
        .\mult_acc_data_2_reg_951_reg[6]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_40),
        .\mult_acc_data_2_reg_951_reg[7]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_39),
        .\mult_acc_data_2_reg_951_reg[8]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_38),
        .\mult_acc_data_2_reg_951_reg[9]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_37),
        .\mult_acc_data_3_reg_956_reg[31]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TDATA),
        .\mult_acc_data_4_reg_966_reg[0]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_128),
        .\mult_acc_data_4_reg_966_reg[10]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_118),
        .\mult_acc_data_4_reg_966_reg[11]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_117),
        .\mult_acc_data_4_reg_966_reg[12]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_116),
        .\mult_acc_data_4_reg_966_reg[13]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_115),
        .\mult_acc_data_4_reg_966_reg[14]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_114),
        .\mult_acc_data_4_reg_966_reg[15]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_113),
        .\mult_acc_data_4_reg_966_reg[16]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_112),
        .\mult_acc_data_4_reg_966_reg[17]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_111),
        .\mult_acc_data_4_reg_966_reg[18]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_110),
        .\mult_acc_data_4_reg_966_reg[19]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_109),
        .\mult_acc_data_4_reg_966_reg[1]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_127),
        .\mult_acc_data_4_reg_966_reg[20]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_108),
        .\mult_acc_data_4_reg_966_reg[21]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_107),
        .\mult_acc_data_4_reg_966_reg[22]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_106),
        .\mult_acc_data_4_reg_966_reg[23]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_105),
        .\mult_acc_data_4_reg_966_reg[24]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_104),
        .\mult_acc_data_4_reg_966_reg[25]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_103),
        .\mult_acc_data_4_reg_966_reg[26]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_102),
        .\mult_acc_data_4_reg_966_reg[27]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_101),
        .\mult_acc_data_4_reg_966_reg[28]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_100),
        .\mult_acc_data_4_reg_966_reg[29]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_99),
        .\mult_acc_data_4_reg_966_reg[2]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_126),
        .\mult_acc_data_4_reg_966_reg[30]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_98),
        .\mult_acc_data_4_reg_966_reg[31]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_97),
        .\mult_acc_data_4_reg_966_reg[3]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_125),
        .\mult_acc_data_4_reg_966_reg[4]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_124),
        .\mult_acc_data_4_reg_966_reg[5]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_123),
        .\mult_acc_data_4_reg_966_reg[6]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_122),
        .\mult_acc_data_4_reg_966_reg[7]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_121),
        .\mult_acc_data_4_reg_966_reg[8]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_120),
        .\mult_acc_data_4_reg_966_reg[9]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_119),
        .\mult_acc_keep_reg_926_reg[3]_0 (mult_acc_keep_reg_926),
        .\mult_acc_keep_reg_926_reg[3]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TKEEP),
        .\mult_acc_keep_reg_926_reg[3]_2 (in_a_store_keep_q0),
        .mult_acc_last_reg_921(mult_acc_last_reg_921),
        .\mult_acc_last_reg_921_reg[0]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_12),
        .\mult_acc_strb_reg_931_reg[3]_0 (mult_acc_strb_reg_931),
        .\mult_acc_strb_reg_931_reg[3]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TSTRB),
        .\mult_acc_strb_reg_931_reg[3]_2 (in_a_store_strb_q0),
        .ram0_reg(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_12),
        .ram0_reg_0(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_5),
        .ram0_reg_1(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_15),
        .result_TKEEP1(result_TKEEP1),
        .result_TREADY_int_regslice(result_TREADY_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_47),
        .Q(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364
       (.ADDRARDADDR(in_a_store_data_address0[3:1]),
        .D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state30,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_20),
        .\ap_CS_fsm_reg[29] (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_15),
        .\ap_CS_fsm_reg[2] (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_18),
        .\ap_CS_fsm_reg[2]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_19),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_12),
        .ap_loop_init_int_reg_0(in_a_TVALID_int_regslice),
        .ap_rst_n(ap_rst_n),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0),
        .grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .\i_fu_56_reg[4]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_5),
        .icmp_ln26_fu_132_p20_in(icmp_ln26_fu_132_p20_in),
        .in_a_store_data_we0(in_a_store_data_we0),
        .in_a_store_keep_address0(in_a_store_keep_address0),
        .in_a_store_keep_ce0(in_a_store_keep_ce0),
        .\q0_reg[0] (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_keep_address0),
        .ram0_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_4));
  FDRE #(
    .INIT(1'b0)) 
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_20),
        .Q(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_data_RAM_1WNR_AUTO_1R1W in_a_store_data_U
       (.ADDRARDADDR(in_a_store_data_address0),
        .ADDRBWRADDR(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address1),
        .Q(in_a_TDATA_int_regslice),
        .ap_clk(ap_clk),
        .in_a_store_data_ce0(in_a_store_data_ce0),
        .in_a_store_data_ce1(in_a_store_data_ce1),
        .in_a_store_data_we0(in_a_store_data_we0),
        .ram0_reg_0(in_a_store_data_q0),
        .ram0_reg_1(in_a_store_data_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_keep_RAM_AUTO_1R1W in_a_store_keep_U
       (.E(in_a_store_keep_ce0),
        .Q({regslice_both_in_a_V_keep_V_U_n_2,regslice_both_in_a_V_keep_V_U_n_3,regslice_both_in_a_V_keep_V_U_n_4,regslice_both_in_a_V_keep_V_U_n_5}),
        .ap_clk(ap_clk),
        .in_a_store_keep_address0(in_a_store_keep_address0),
        .q0(in_a_store_keep_q0),
        .\q0_reg[0]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_19),
        .\q0_reg[3]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_last_RAM_AUTO_1R1W in_a_store_last_U
       (.E(in_a_store_keep_ce0),
        .ap_clk(ap_clk),
        .data_p1(regslice_both_in_a_V_last_V_U_n_2),
        .in_a_store_keep_address0(in_a_store_keep_address0),
        .in_a_store_last_q0(in_a_store_last_q0),
        .\q0_reg[0]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_18),
        .\q0_reg[0]_1 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_19));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_keep_RAM_AUTO_1R1W_0 in_a_store_strb_U
       (.E(in_a_store_keep_ce0),
        .Q({regslice_both_in_a_V_strb_V_U_n_2,regslice_both_in_a_V_strb_V_U_n_3,regslice_both_in_a_V_strb_V_U_n_4,regslice_both_in_a_V_strb_V_U_n_5}),
        .ap_clk(ap_clk),
        .in_a_store_keep_address0(in_a_store_keep_address0),
        .q0(in_a_store_strb_q0),
        .\q0_reg[2]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_18),
        .\q0_reg[3]_0 (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_n_19));
  FDRE \in_b_load_10_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[0]),
        .Q(in_b_load_10_reg_527[0]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[10]),
        .Q(in_b_load_10_reg_527[10]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[11]),
        .Q(in_b_load_10_reg_527[11]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[12]),
        .Q(in_b_load_10_reg_527[12]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[13]),
        .Q(in_b_load_10_reg_527[13]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[14]),
        .Q(in_b_load_10_reg_527[14]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[15]),
        .Q(in_b_load_10_reg_527[15]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[16]),
        .Q(in_b_load_10_reg_527[16]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[17]),
        .Q(in_b_load_10_reg_527[17]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[18]),
        .Q(in_b_load_10_reg_527[18]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[19]),
        .Q(in_b_load_10_reg_527[19]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[1]),
        .Q(in_b_load_10_reg_527[1]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[20]),
        .Q(in_b_load_10_reg_527[20]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[21]),
        .Q(in_b_load_10_reg_527[21]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[22]),
        .Q(in_b_load_10_reg_527[22]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[23]),
        .Q(in_b_load_10_reg_527[23]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[24]),
        .Q(in_b_load_10_reg_527[24]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[25]),
        .Q(in_b_load_10_reg_527[25]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[26]),
        .Q(in_b_load_10_reg_527[26]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[27]),
        .Q(in_b_load_10_reg_527[27]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[28]),
        .Q(in_b_load_10_reg_527[28]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[29]),
        .Q(in_b_load_10_reg_527[29]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[2]),
        .Q(in_b_load_10_reg_527[2]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[30]),
        .Q(in_b_load_10_reg_527[30]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[31]),
        .Q(in_b_load_10_reg_527[31]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[3]),
        .Q(in_b_load_10_reg_527[3]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[4]),
        .Q(in_b_load_10_reg_527[4]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[5]),
        .Q(in_b_load_10_reg_527[5]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[6]),
        .Q(in_b_load_10_reg_527[6]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[7]),
        .Q(in_b_load_10_reg_527[7]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[8]),
        .Q(in_b_load_10_reg_527[8]),
        .R(1'b0));
  FDRE \in_b_load_10_reg_527_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state15),
        .D(in_b_q0[9]),
        .Q(in_b_load_10_reg_527[9]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[0]),
        .Q(in_b_load_11_reg_537[0]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[10]),
        .Q(in_b_load_11_reg_537[10]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[11]),
        .Q(in_b_load_11_reg_537[11]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[12]),
        .Q(in_b_load_11_reg_537[12]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[13]),
        .Q(in_b_load_11_reg_537[13]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[14]),
        .Q(in_b_load_11_reg_537[14]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[15]),
        .Q(in_b_load_11_reg_537[15]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[16]),
        .Q(in_b_load_11_reg_537[16]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[17]),
        .Q(in_b_load_11_reg_537[17]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[18]),
        .Q(in_b_load_11_reg_537[18]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[19]),
        .Q(in_b_load_11_reg_537[19]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[1]),
        .Q(in_b_load_11_reg_537[1]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[20]),
        .Q(in_b_load_11_reg_537[20]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[21]),
        .Q(in_b_load_11_reg_537[21]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[22]),
        .Q(in_b_load_11_reg_537[22]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[23]),
        .Q(in_b_load_11_reg_537[23]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[24]),
        .Q(in_b_load_11_reg_537[24]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[25]),
        .Q(in_b_load_11_reg_537[25]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[26]),
        .Q(in_b_load_11_reg_537[26]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[27]),
        .Q(in_b_load_11_reg_537[27]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[28]),
        .Q(in_b_load_11_reg_537[28]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[29]),
        .Q(in_b_load_11_reg_537[29]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[2]),
        .Q(in_b_load_11_reg_537[2]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[30]),
        .Q(in_b_load_11_reg_537[30]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[31]),
        .Q(in_b_load_11_reg_537[31]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[3]),
        .Q(in_b_load_11_reg_537[3]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[4]),
        .Q(in_b_load_11_reg_537[4]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[5]),
        .Q(in_b_load_11_reg_537[5]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[6]),
        .Q(in_b_load_11_reg_537[6]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[7]),
        .Q(in_b_load_11_reg_537[7]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[8]),
        .Q(in_b_load_11_reg_537[8]),
        .R(1'b0));
  FDRE \in_b_load_11_reg_537_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(in_b_q0[9]),
        .Q(in_b_load_11_reg_537[9]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[0]),
        .Q(in_b_load_12_reg_547[0]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[10]),
        .Q(in_b_load_12_reg_547[10]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[11]),
        .Q(in_b_load_12_reg_547[11]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[12]),
        .Q(in_b_load_12_reg_547[12]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[13]),
        .Q(in_b_load_12_reg_547[13]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[14]),
        .Q(in_b_load_12_reg_547[14]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[15]),
        .Q(in_b_load_12_reg_547[15]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[16]),
        .Q(in_b_load_12_reg_547[16]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[17]),
        .Q(in_b_load_12_reg_547[17]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[18]),
        .Q(in_b_load_12_reg_547[18]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[19]),
        .Q(in_b_load_12_reg_547[19]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[1]),
        .Q(in_b_load_12_reg_547[1]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[20]),
        .Q(in_b_load_12_reg_547[20]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[21]),
        .Q(in_b_load_12_reg_547[21]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[22]),
        .Q(in_b_load_12_reg_547[22]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[23]),
        .Q(in_b_load_12_reg_547[23]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[24]),
        .Q(in_b_load_12_reg_547[24]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[25]),
        .Q(in_b_load_12_reg_547[25]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[26]),
        .Q(in_b_load_12_reg_547[26]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[27]),
        .Q(in_b_load_12_reg_547[27]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[28]),
        .Q(in_b_load_12_reg_547[28]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[29]),
        .Q(in_b_load_12_reg_547[29]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[2]),
        .Q(in_b_load_12_reg_547[2]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[30]),
        .Q(in_b_load_12_reg_547[30]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[31]),
        .Q(in_b_load_12_reg_547[31]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[3]),
        .Q(in_b_load_12_reg_547[3]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[4]),
        .Q(in_b_load_12_reg_547[4]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[5]),
        .Q(in_b_load_12_reg_547[5]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[6]),
        .Q(in_b_load_12_reg_547[6]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[7]),
        .Q(in_b_load_12_reg_547[7]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[8]),
        .Q(in_b_load_12_reg_547[8]),
        .R(1'b0));
  FDRE \in_b_load_12_reg_547_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state17),
        .D(in_b_q0[9]),
        .Q(in_b_load_12_reg_547[9]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[0]),
        .Q(in_b_load_13_reg_557[0]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[10]),
        .Q(in_b_load_13_reg_557[10]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[11]),
        .Q(in_b_load_13_reg_557[11]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[12]),
        .Q(in_b_load_13_reg_557[12]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[13]),
        .Q(in_b_load_13_reg_557[13]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[14]),
        .Q(in_b_load_13_reg_557[14]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[15]),
        .Q(in_b_load_13_reg_557[15]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[16]),
        .Q(in_b_load_13_reg_557[16]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[17]),
        .Q(in_b_load_13_reg_557[17]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[18]),
        .Q(in_b_load_13_reg_557[18]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[19]),
        .Q(in_b_load_13_reg_557[19]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[1]),
        .Q(in_b_load_13_reg_557[1]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[20]),
        .Q(in_b_load_13_reg_557[20]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[21]),
        .Q(in_b_load_13_reg_557[21]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[22]),
        .Q(in_b_load_13_reg_557[22]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[23]),
        .Q(in_b_load_13_reg_557[23]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[24]),
        .Q(in_b_load_13_reg_557[24]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[25]),
        .Q(in_b_load_13_reg_557[25]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[26]),
        .Q(in_b_load_13_reg_557[26]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[27]),
        .Q(in_b_load_13_reg_557[27]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[28]),
        .Q(in_b_load_13_reg_557[28]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[29]),
        .Q(in_b_load_13_reg_557[29]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[2]),
        .Q(in_b_load_13_reg_557[2]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[30]),
        .Q(in_b_load_13_reg_557[30]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[31]),
        .Q(in_b_load_13_reg_557[31]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[3]),
        .Q(in_b_load_13_reg_557[3]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[4]),
        .Q(in_b_load_13_reg_557[4]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[5]),
        .Q(in_b_load_13_reg_557[5]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[6]),
        .Q(in_b_load_13_reg_557[6]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[7]),
        .Q(in_b_load_13_reg_557[7]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[8]),
        .Q(in_b_load_13_reg_557[8]),
        .R(1'b0));
  FDRE \in_b_load_13_reg_557_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(in_b_q0[9]),
        .Q(in_b_load_13_reg_557[9]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[0]),
        .Q(in_b_load_14_reg_567[0]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[10]),
        .Q(in_b_load_14_reg_567[10]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[11]),
        .Q(in_b_load_14_reg_567[11]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[12]),
        .Q(in_b_load_14_reg_567[12]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[13]),
        .Q(in_b_load_14_reg_567[13]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[14]),
        .Q(in_b_load_14_reg_567[14]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[15]),
        .Q(in_b_load_14_reg_567[15]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[16]),
        .Q(in_b_load_14_reg_567[16]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[17]),
        .Q(in_b_load_14_reg_567[17]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[18]),
        .Q(in_b_load_14_reg_567[18]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[19]),
        .Q(in_b_load_14_reg_567[19]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[1]),
        .Q(in_b_load_14_reg_567[1]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[20]),
        .Q(in_b_load_14_reg_567[20]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[21]),
        .Q(in_b_load_14_reg_567[21]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[22]),
        .Q(in_b_load_14_reg_567[22]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[23]),
        .Q(in_b_load_14_reg_567[23]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[24]),
        .Q(in_b_load_14_reg_567[24]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[25]),
        .Q(in_b_load_14_reg_567[25]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[26]),
        .Q(in_b_load_14_reg_567[26]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[27]),
        .Q(in_b_load_14_reg_567[27]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[28]),
        .Q(in_b_load_14_reg_567[28]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[29]),
        .Q(in_b_load_14_reg_567[29]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[2]),
        .Q(in_b_load_14_reg_567[2]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[30]),
        .Q(in_b_load_14_reg_567[30]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[31]),
        .Q(in_b_load_14_reg_567[31]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[3]),
        .Q(in_b_load_14_reg_567[3]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[4]),
        .Q(in_b_load_14_reg_567[4]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[5]),
        .Q(in_b_load_14_reg_567[5]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[6]),
        .Q(in_b_load_14_reg_567[6]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[7]),
        .Q(in_b_load_14_reg_567[7]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[8]),
        .Q(in_b_load_14_reg_567[8]),
        .R(1'b0));
  FDRE \in_b_load_14_reg_567_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state19),
        .D(in_b_q0[9]),
        .Q(in_b_load_14_reg_567[9]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[0]),
        .Q(in_b_load_15_reg_577[0]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[10]),
        .Q(in_b_load_15_reg_577[10]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[11]),
        .Q(in_b_load_15_reg_577[11]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[12]),
        .Q(in_b_load_15_reg_577[12]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[13]),
        .Q(in_b_load_15_reg_577[13]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[14]),
        .Q(in_b_load_15_reg_577[14]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[15]),
        .Q(in_b_load_15_reg_577[15]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[16]),
        .Q(in_b_load_15_reg_577[16]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[17]),
        .Q(in_b_load_15_reg_577[17]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[18]),
        .Q(in_b_load_15_reg_577[18]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[19]),
        .Q(in_b_load_15_reg_577[19]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[1]),
        .Q(in_b_load_15_reg_577[1]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[20]),
        .Q(in_b_load_15_reg_577[20]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[21]),
        .Q(in_b_load_15_reg_577[21]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[22]),
        .Q(in_b_load_15_reg_577[22]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[23]),
        .Q(in_b_load_15_reg_577[23]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[24]),
        .Q(in_b_load_15_reg_577[24]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[25]),
        .Q(in_b_load_15_reg_577[25]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[26]),
        .Q(in_b_load_15_reg_577[26]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[27]),
        .Q(in_b_load_15_reg_577[27]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[28]),
        .Q(in_b_load_15_reg_577[28]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[29]),
        .Q(in_b_load_15_reg_577[29]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[2]),
        .Q(in_b_load_15_reg_577[2]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[30]),
        .Q(in_b_load_15_reg_577[30]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[31]),
        .Q(in_b_load_15_reg_577[31]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[3]),
        .Q(in_b_load_15_reg_577[3]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[4]),
        .Q(in_b_load_15_reg_577[4]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[5]),
        .Q(in_b_load_15_reg_577[5]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[6]),
        .Q(in_b_load_15_reg_577[6]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[7]),
        .Q(in_b_load_15_reg_577[7]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[8]),
        .Q(in_b_load_15_reg_577[8]),
        .R(1'b0));
  FDRE \in_b_load_15_reg_577_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state20),
        .D(in_b_q0[9]),
        .Q(in_b_load_15_reg_577[9]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[0]),
        .Q(in_b_load_16_reg_587[0]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[10]),
        .Q(in_b_load_16_reg_587[10]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[11]),
        .Q(in_b_load_16_reg_587[11]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[12]),
        .Q(in_b_load_16_reg_587[12]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[13]),
        .Q(in_b_load_16_reg_587[13]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[14]),
        .Q(in_b_load_16_reg_587[14]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[15]),
        .Q(in_b_load_16_reg_587[15]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[16]),
        .Q(in_b_load_16_reg_587[16]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[17]),
        .Q(in_b_load_16_reg_587[17]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[18]),
        .Q(in_b_load_16_reg_587[18]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[19]),
        .Q(in_b_load_16_reg_587[19]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[1]),
        .Q(in_b_load_16_reg_587[1]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[20]),
        .Q(in_b_load_16_reg_587[20]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[21]),
        .Q(in_b_load_16_reg_587[21]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[22]),
        .Q(in_b_load_16_reg_587[22]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[23]),
        .Q(in_b_load_16_reg_587[23]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[24]),
        .Q(in_b_load_16_reg_587[24]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[25]),
        .Q(in_b_load_16_reg_587[25]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[26]),
        .Q(in_b_load_16_reg_587[26]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[27]),
        .Q(in_b_load_16_reg_587[27]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[28]),
        .Q(in_b_load_16_reg_587[28]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[29]),
        .Q(in_b_load_16_reg_587[29]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[2]),
        .Q(in_b_load_16_reg_587[2]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[30]),
        .Q(in_b_load_16_reg_587[30]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[31]),
        .Q(in_b_load_16_reg_587[31]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[3]),
        .Q(in_b_load_16_reg_587[3]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[4]),
        .Q(in_b_load_16_reg_587[4]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[5]),
        .Q(in_b_load_16_reg_587[5]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[6]),
        .Q(in_b_load_16_reg_587[6]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[7]),
        .Q(in_b_load_16_reg_587[7]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[8]),
        .Q(in_b_load_16_reg_587[8]),
        .R(1'b0));
  FDRE \in_b_load_16_reg_587_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state21),
        .D(in_b_q0[9]),
        .Q(in_b_load_16_reg_587[9]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[0]),
        .Q(in_b_load_17_reg_597[0]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[10]),
        .Q(in_b_load_17_reg_597[10]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[11]),
        .Q(in_b_load_17_reg_597[11]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[12]),
        .Q(in_b_load_17_reg_597[12]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[13]),
        .Q(in_b_load_17_reg_597[13]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[14]),
        .Q(in_b_load_17_reg_597[14]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[15]),
        .Q(in_b_load_17_reg_597[15]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[16]),
        .Q(in_b_load_17_reg_597[16]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[17]),
        .Q(in_b_load_17_reg_597[17]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[18]),
        .Q(in_b_load_17_reg_597[18]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[19]),
        .Q(in_b_load_17_reg_597[19]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[1]),
        .Q(in_b_load_17_reg_597[1]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[20]),
        .Q(in_b_load_17_reg_597[20]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[21]),
        .Q(in_b_load_17_reg_597[21]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[22]),
        .Q(in_b_load_17_reg_597[22]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[23]),
        .Q(in_b_load_17_reg_597[23]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[24]),
        .Q(in_b_load_17_reg_597[24]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[25]),
        .Q(in_b_load_17_reg_597[25]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[26]),
        .Q(in_b_load_17_reg_597[26]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[27]),
        .Q(in_b_load_17_reg_597[27]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[28]),
        .Q(in_b_load_17_reg_597[28]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[29]),
        .Q(in_b_load_17_reg_597[29]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[2]),
        .Q(in_b_load_17_reg_597[2]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[30]),
        .Q(in_b_load_17_reg_597[30]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[31]),
        .Q(in_b_load_17_reg_597[31]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[3]),
        .Q(in_b_load_17_reg_597[3]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[4]),
        .Q(in_b_load_17_reg_597[4]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[5]),
        .Q(in_b_load_17_reg_597[5]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[6]),
        .Q(in_b_load_17_reg_597[6]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[7]),
        .Q(in_b_load_17_reg_597[7]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[8]),
        .Q(in_b_load_17_reg_597[8]),
        .R(1'b0));
  FDRE \in_b_load_17_reg_597_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state22),
        .D(in_b_q0[9]),
        .Q(in_b_load_17_reg_597[9]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[0]),
        .Q(in_b_load_18_reg_607[0]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[10]),
        .Q(in_b_load_18_reg_607[10]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[11]),
        .Q(in_b_load_18_reg_607[11]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[12]),
        .Q(in_b_load_18_reg_607[12]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[13]),
        .Q(in_b_load_18_reg_607[13]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[14]),
        .Q(in_b_load_18_reg_607[14]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[15]),
        .Q(in_b_load_18_reg_607[15]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[16]),
        .Q(in_b_load_18_reg_607[16]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[17]),
        .Q(in_b_load_18_reg_607[17]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[18]),
        .Q(in_b_load_18_reg_607[18]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[19]),
        .Q(in_b_load_18_reg_607[19]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[1]),
        .Q(in_b_load_18_reg_607[1]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[20]),
        .Q(in_b_load_18_reg_607[20]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[21]),
        .Q(in_b_load_18_reg_607[21]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[22]),
        .Q(in_b_load_18_reg_607[22]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[23]),
        .Q(in_b_load_18_reg_607[23]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[24]),
        .Q(in_b_load_18_reg_607[24]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[25]),
        .Q(in_b_load_18_reg_607[25]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[26]),
        .Q(in_b_load_18_reg_607[26]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[27]),
        .Q(in_b_load_18_reg_607[27]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[28]),
        .Q(in_b_load_18_reg_607[28]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[29]),
        .Q(in_b_load_18_reg_607[29]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[2]),
        .Q(in_b_load_18_reg_607[2]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[30]),
        .Q(in_b_load_18_reg_607[30]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[31]),
        .Q(in_b_load_18_reg_607[31]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[3]),
        .Q(in_b_load_18_reg_607[3]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[4]),
        .Q(in_b_load_18_reg_607[4]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[5]),
        .Q(in_b_load_18_reg_607[5]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[6]),
        .Q(in_b_load_18_reg_607[6]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[7]),
        .Q(in_b_load_18_reg_607[7]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[8]),
        .Q(in_b_load_18_reg_607[8]),
        .R(1'b0));
  FDRE \in_b_load_18_reg_607_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state23),
        .D(in_b_q0[9]),
        .Q(in_b_load_18_reg_607[9]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[0]),
        .Q(in_b_load_19_reg_617[0]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[10]),
        .Q(in_b_load_19_reg_617[10]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[11]),
        .Q(in_b_load_19_reg_617[11]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[12]),
        .Q(in_b_load_19_reg_617[12]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[13]),
        .Q(in_b_load_19_reg_617[13]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[14]),
        .Q(in_b_load_19_reg_617[14]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[15]),
        .Q(in_b_load_19_reg_617[15]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[16]),
        .Q(in_b_load_19_reg_617[16]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[17]),
        .Q(in_b_load_19_reg_617[17]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[18]),
        .Q(in_b_load_19_reg_617[18]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[19]),
        .Q(in_b_load_19_reg_617[19]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[1]),
        .Q(in_b_load_19_reg_617[1]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[20]),
        .Q(in_b_load_19_reg_617[20]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[21]),
        .Q(in_b_load_19_reg_617[21]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[22]),
        .Q(in_b_load_19_reg_617[22]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[23]),
        .Q(in_b_load_19_reg_617[23]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[24]),
        .Q(in_b_load_19_reg_617[24]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[25]),
        .Q(in_b_load_19_reg_617[25]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[26]),
        .Q(in_b_load_19_reg_617[26]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[27]),
        .Q(in_b_load_19_reg_617[27]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[28]),
        .Q(in_b_load_19_reg_617[28]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[29]),
        .Q(in_b_load_19_reg_617[29]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[2]),
        .Q(in_b_load_19_reg_617[2]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[30]),
        .Q(in_b_load_19_reg_617[30]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[31]),
        .Q(in_b_load_19_reg_617[31]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[3]),
        .Q(in_b_load_19_reg_617[3]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[4]),
        .Q(in_b_load_19_reg_617[4]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[5]),
        .Q(in_b_load_19_reg_617[5]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[6]),
        .Q(in_b_load_19_reg_617[6]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[7]),
        .Q(in_b_load_19_reg_617[7]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[8]),
        .Q(in_b_load_19_reg_617[8]),
        .R(1'b0));
  FDRE \in_b_load_19_reg_617_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(in_b_q0[9]),
        .Q(in_b_load_19_reg_617[9]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[0]),
        .Q(in_b_load_1_reg_437[0]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[10]),
        .Q(in_b_load_1_reg_437[10]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[11]),
        .Q(in_b_load_1_reg_437[11]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[12]),
        .Q(in_b_load_1_reg_437[12]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[13]),
        .Q(in_b_load_1_reg_437[13]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[14]),
        .Q(in_b_load_1_reg_437[14]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[15]),
        .Q(in_b_load_1_reg_437[15]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[16]),
        .Q(in_b_load_1_reg_437[16]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[17]),
        .Q(in_b_load_1_reg_437[17]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[18]),
        .Q(in_b_load_1_reg_437[18]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[19]),
        .Q(in_b_load_1_reg_437[19]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[1]),
        .Q(in_b_load_1_reg_437[1]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[20]),
        .Q(in_b_load_1_reg_437[20]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[21]),
        .Q(in_b_load_1_reg_437[21]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[22]),
        .Q(in_b_load_1_reg_437[22]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[23]),
        .Q(in_b_load_1_reg_437[23]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[24]),
        .Q(in_b_load_1_reg_437[24]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[25]),
        .Q(in_b_load_1_reg_437[25]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[26]),
        .Q(in_b_load_1_reg_437[26]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[27]),
        .Q(in_b_load_1_reg_437[27]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[28]),
        .Q(in_b_load_1_reg_437[28]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[29]),
        .Q(in_b_load_1_reg_437[29]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[2]),
        .Q(in_b_load_1_reg_437[2]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[30]),
        .Q(in_b_load_1_reg_437[30]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[31]),
        .Q(in_b_load_1_reg_437[31]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[3]),
        .Q(in_b_load_1_reg_437[3]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[4]),
        .Q(in_b_load_1_reg_437[4]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[5]),
        .Q(in_b_load_1_reg_437[5]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[6]),
        .Q(in_b_load_1_reg_437[6]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[7]),
        .Q(in_b_load_1_reg_437[7]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[8]),
        .Q(in_b_load_1_reg_437[8]),
        .R(1'b0));
  FDRE \in_b_load_1_reg_437_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(in_b_q0[9]),
        .Q(in_b_load_1_reg_437[9]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[0]),
        .Q(in_b_load_20_reg_627[0]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[10]),
        .Q(in_b_load_20_reg_627[10]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[11]),
        .Q(in_b_load_20_reg_627[11]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[12]),
        .Q(in_b_load_20_reg_627[12]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[13]),
        .Q(in_b_load_20_reg_627[13]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[14]),
        .Q(in_b_load_20_reg_627[14]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[15]),
        .Q(in_b_load_20_reg_627[15]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[16]),
        .Q(in_b_load_20_reg_627[16]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[17]),
        .Q(in_b_load_20_reg_627[17]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[18]),
        .Q(in_b_load_20_reg_627[18]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[19]),
        .Q(in_b_load_20_reg_627[19]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[1]),
        .Q(in_b_load_20_reg_627[1]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[20]),
        .Q(in_b_load_20_reg_627[20]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[21]),
        .Q(in_b_load_20_reg_627[21]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[22]),
        .Q(in_b_load_20_reg_627[22]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[23]),
        .Q(in_b_load_20_reg_627[23]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[24]),
        .Q(in_b_load_20_reg_627[24]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[25]),
        .Q(in_b_load_20_reg_627[25]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[26]),
        .Q(in_b_load_20_reg_627[26]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[27]),
        .Q(in_b_load_20_reg_627[27]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[28]),
        .Q(in_b_load_20_reg_627[28]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[29]),
        .Q(in_b_load_20_reg_627[29]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[2]),
        .Q(in_b_load_20_reg_627[2]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[30]),
        .Q(in_b_load_20_reg_627[30]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[31]),
        .Q(in_b_load_20_reg_627[31]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[3]),
        .Q(in_b_load_20_reg_627[3]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[4]),
        .Q(in_b_load_20_reg_627[4]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[5]),
        .Q(in_b_load_20_reg_627[5]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[6]),
        .Q(in_b_load_20_reg_627[6]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[7]),
        .Q(in_b_load_20_reg_627[7]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[8]),
        .Q(in_b_load_20_reg_627[8]),
        .R(1'b0));
  FDRE \in_b_load_20_reg_627_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(in_b_q0[9]),
        .Q(in_b_load_20_reg_627[9]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[0]),
        .Q(in_b_load_21_reg_637[0]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[10]),
        .Q(in_b_load_21_reg_637[10]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[11]),
        .Q(in_b_load_21_reg_637[11]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[12]),
        .Q(in_b_load_21_reg_637[12]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[13]),
        .Q(in_b_load_21_reg_637[13]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[14]),
        .Q(in_b_load_21_reg_637[14]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[15]),
        .Q(in_b_load_21_reg_637[15]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[16]),
        .Q(in_b_load_21_reg_637[16]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[17]),
        .Q(in_b_load_21_reg_637[17]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[18]),
        .Q(in_b_load_21_reg_637[18]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[19]),
        .Q(in_b_load_21_reg_637[19]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[1]),
        .Q(in_b_load_21_reg_637[1]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[20]),
        .Q(in_b_load_21_reg_637[20]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[21]),
        .Q(in_b_load_21_reg_637[21]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[22]),
        .Q(in_b_load_21_reg_637[22]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[23]),
        .Q(in_b_load_21_reg_637[23]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[24]),
        .Q(in_b_load_21_reg_637[24]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[25]),
        .Q(in_b_load_21_reg_637[25]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[26]),
        .Q(in_b_load_21_reg_637[26]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[27]),
        .Q(in_b_load_21_reg_637[27]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[28]),
        .Q(in_b_load_21_reg_637[28]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[29]),
        .Q(in_b_load_21_reg_637[29]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[2]),
        .Q(in_b_load_21_reg_637[2]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[30]),
        .Q(in_b_load_21_reg_637[30]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[31]),
        .Q(in_b_load_21_reg_637[31]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[3]),
        .Q(in_b_load_21_reg_637[3]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[4]),
        .Q(in_b_load_21_reg_637[4]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[5]),
        .Q(in_b_load_21_reg_637[5]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[6]),
        .Q(in_b_load_21_reg_637[6]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[7]),
        .Q(in_b_load_21_reg_637[7]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[8]),
        .Q(in_b_load_21_reg_637[8]),
        .R(1'b0));
  FDRE \in_b_load_21_reg_637_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state26),
        .D(in_b_q0[9]),
        .Q(in_b_load_21_reg_637[9]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[0]),
        .Q(in_b_load_22_reg_647[0]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[10]),
        .Q(in_b_load_22_reg_647[10]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[11]),
        .Q(in_b_load_22_reg_647[11]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[12]),
        .Q(in_b_load_22_reg_647[12]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[13]),
        .Q(in_b_load_22_reg_647[13]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[14]),
        .Q(in_b_load_22_reg_647[14]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[15]),
        .Q(in_b_load_22_reg_647[15]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[16]),
        .Q(in_b_load_22_reg_647[16]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[17]),
        .Q(in_b_load_22_reg_647[17]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[18]),
        .Q(in_b_load_22_reg_647[18]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[19]),
        .Q(in_b_load_22_reg_647[19]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[1]),
        .Q(in_b_load_22_reg_647[1]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[20]),
        .Q(in_b_load_22_reg_647[20]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[21]),
        .Q(in_b_load_22_reg_647[21]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[22]),
        .Q(in_b_load_22_reg_647[22]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[23]),
        .Q(in_b_load_22_reg_647[23]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[24]),
        .Q(in_b_load_22_reg_647[24]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[25]),
        .Q(in_b_load_22_reg_647[25]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[26]),
        .Q(in_b_load_22_reg_647[26]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[27]),
        .Q(in_b_load_22_reg_647[27]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[28]),
        .Q(in_b_load_22_reg_647[28]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[29]),
        .Q(in_b_load_22_reg_647[29]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[2]),
        .Q(in_b_load_22_reg_647[2]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[30]),
        .Q(in_b_load_22_reg_647[30]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[31]),
        .Q(in_b_load_22_reg_647[31]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[3]),
        .Q(in_b_load_22_reg_647[3]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[4]),
        .Q(in_b_load_22_reg_647[4]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[5]),
        .Q(in_b_load_22_reg_647[5]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[6]),
        .Q(in_b_load_22_reg_647[6]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[7]),
        .Q(in_b_load_22_reg_647[7]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[8]),
        .Q(in_b_load_22_reg_647[8]),
        .R(1'b0));
  FDRE \in_b_load_22_reg_647_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(in_b_q0[9]),
        .Q(in_b_load_22_reg_647[9]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[0]),
        .Q(in_b_load_23_reg_657[0]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[10]),
        .Q(in_b_load_23_reg_657[10]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[11]),
        .Q(in_b_load_23_reg_657[11]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[12]),
        .Q(in_b_load_23_reg_657[12]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[13]),
        .Q(in_b_load_23_reg_657[13]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[14]),
        .Q(in_b_load_23_reg_657[14]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[15]),
        .Q(in_b_load_23_reg_657[15]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[16]),
        .Q(in_b_load_23_reg_657[16]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[17]),
        .Q(in_b_load_23_reg_657[17]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[18]),
        .Q(in_b_load_23_reg_657[18]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[19]),
        .Q(in_b_load_23_reg_657[19]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[1]),
        .Q(in_b_load_23_reg_657[1]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[20]),
        .Q(in_b_load_23_reg_657[20]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[21]),
        .Q(in_b_load_23_reg_657[21]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[22]),
        .Q(in_b_load_23_reg_657[22]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[23]),
        .Q(in_b_load_23_reg_657[23]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[24]),
        .Q(in_b_load_23_reg_657[24]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[25]),
        .Q(in_b_load_23_reg_657[25]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[26]),
        .Q(in_b_load_23_reg_657[26]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[27]),
        .Q(in_b_load_23_reg_657[27]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[28]),
        .Q(in_b_load_23_reg_657[28]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[29]),
        .Q(in_b_load_23_reg_657[29]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[2]),
        .Q(in_b_load_23_reg_657[2]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[30]),
        .Q(in_b_load_23_reg_657[30]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[31]),
        .Q(in_b_load_23_reg_657[31]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[3]),
        .Q(in_b_load_23_reg_657[3]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[4]),
        .Q(in_b_load_23_reg_657[4]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[5]),
        .Q(in_b_load_23_reg_657[5]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[6]),
        .Q(in_b_load_23_reg_657[6]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[7]),
        .Q(in_b_load_23_reg_657[7]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[8]),
        .Q(in_b_load_23_reg_657[8]),
        .R(1'b0));
  FDRE \in_b_load_23_reg_657_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(in_b_q0[9]),
        .Q(in_b_load_23_reg_657[9]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[0]),
        .Q(in_b_load_24_reg_667[0]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[10]),
        .Q(in_b_load_24_reg_667[10]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[11]),
        .Q(in_b_load_24_reg_667[11]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[12]),
        .Q(in_b_load_24_reg_667[12]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[13]),
        .Q(in_b_load_24_reg_667[13]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[14]),
        .Q(in_b_load_24_reg_667[14]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[15]),
        .Q(in_b_load_24_reg_667[15]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[16]),
        .Q(in_b_load_24_reg_667[16]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[17]),
        .Q(in_b_load_24_reg_667[17]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[18]),
        .Q(in_b_load_24_reg_667[18]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[19]),
        .Q(in_b_load_24_reg_667[19]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[1]),
        .Q(in_b_load_24_reg_667[1]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[20]),
        .Q(in_b_load_24_reg_667[20]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[21]),
        .Q(in_b_load_24_reg_667[21]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[22]),
        .Q(in_b_load_24_reg_667[22]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[23]),
        .Q(in_b_load_24_reg_667[23]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[24]),
        .Q(in_b_load_24_reg_667[24]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[25]),
        .Q(in_b_load_24_reg_667[25]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[26]),
        .Q(in_b_load_24_reg_667[26]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[27]),
        .Q(in_b_load_24_reg_667[27]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[28]),
        .Q(in_b_load_24_reg_667[28]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[29]),
        .Q(in_b_load_24_reg_667[29]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[2]),
        .Q(in_b_load_24_reg_667[2]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[30]),
        .Q(in_b_load_24_reg_667[30]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[31]),
        .Q(in_b_load_24_reg_667[31]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[3]),
        .Q(in_b_load_24_reg_667[3]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[4]),
        .Q(in_b_load_24_reg_667[4]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[5]),
        .Q(in_b_load_24_reg_667[5]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[6]),
        .Q(in_b_load_24_reg_667[6]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[7]),
        .Q(in_b_load_24_reg_667[7]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[8]),
        .Q(in_b_load_24_reg_667[8]),
        .R(1'b0));
  FDRE \in_b_load_24_reg_667_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(in_b_q0[9]),
        .Q(in_b_load_24_reg_667[9]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[0]),
        .Q(in_b_load_2_reg_447[0]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[10]),
        .Q(in_b_load_2_reg_447[10]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[11]),
        .Q(in_b_load_2_reg_447[11]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[12]),
        .Q(in_b_load_2_reg_447[12]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[13]),
        .Q(in_b_load_2_reg_447[13]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[14]),
        .Q(in_b_load_2_reg_447[14]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[15]),
        .Q(in_b_load_2_reg_447[15]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[16]),
        .Q(in_b_load_2_reg_447[16]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[17]),
        .Q(in_b_load_2_reg_447[17]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[18]),
        .Q(in_b_load_2_reg_447[18]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[19]),
        .Q(in_b_load_2_reg_447[19]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[1]),
        .Q(in_b_load_2_reg_447[1]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[20]),
        .Q(in_b_load_2_reg_447[20]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[21]),
        .Q(in_b_load_2_reg_447[21]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[22]),
        .Q(in_b_load_2_reg_447[22]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[23]),
        .Q(in_b_load_2_reg_447[23]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[24]),
        .Q(in_b_load_2_reg_447[24]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[25]),
        .Q(in_b_load_2_reg_447[25]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[26]),
        .Q(in_b_load_2_reg_447[26]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[27]),
        .Q(in_b_load_2_reg_447[27]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[28]),
        .Q(in_b_load_2_reg_447[28]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[29]),
        .Q(in_b_load_2_reg_447[29]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[2]),
        .Q(in_b_load_2_reg_447[2]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[30]),
        .Q(in_b_load_2_reg_447[30]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[31]),
        .Q(in_b_load_2_reg_447[31]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[3]),
        .Q(in_b_load_2_reg_447[3]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[4]),
        .Q(in_b_load_2_reg_447[4]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[5]),
        .Q(in_b_load_2_reg_447[5]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[6]),
        .Q(in_b_load_2_reg_447[6]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[7]),
        .Q(in_b_load_2_reg_447[7]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[8]),
        .Q(in_b_load_2_reg_447[8]),
        .R(1'b0));
  FDRE \in_b_load_2_reg_447_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(in_b_q0[9]),
        .Q(in_b_load_2_reg_447[9]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[0]),
        .Q(in_b_load_3_reg_457[0]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[10]),
        .Q(in_b_load_3_reg_457[10]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[11]),
        .Q(in_b_load_3_reg_457[11]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[12]),
        .Q(in_b_load_3_reg_457[12]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[13]),
        .Q(in_b_load_3_reg_457[13]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[14]),
        .Q(in_b_load_3_reg_457[14]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[15]),
        .Q(in_b_load_3_reg_457[15]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[16]),
        .Q(in_b_load_3_reg_457[16]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[17]),
        .Q(in_b_load_3_reg_457[17]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[18]),
        .Q(in_b_load_3_reg_457[18]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[19]),
        .Q(in_b_load_3_reg_457[19]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[1]),
        .Q(in_b_load_3_reg_457[1]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[20]),
        .Q(in_b_load_3_reg_457[20]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[21]),
        .Q(in_b_load_3_reg_457[21]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[22]),
        .Q(in_b_load_3_reg_457[22]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[23]),
        .Q(in_b_load_3_reg_457[23]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[24]),
        .Q(in_b_load_3_reg_457[24]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[25]),
        .Q(in_b_load_3_reg_457[25]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[26]),
        .Q(in_b_load_3_reg_457[26]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[27]),
        .Q(in_b_load_3_reg_457[27]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[28]),
        .Q(in_b_load_3_reg_457[28]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[29]),
        .Q(in_b_load_3_reg_457[29]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[2]),
        .Q(in_b_load_3_reg_457[2]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[30]),
        .Q(in_b_load_3_reg_457[30]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[31]),
        .Q(in_b_load_3_reg_457[31]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[3]),
        .Q(in_b_load_3_reg_457[3]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[4]),
        .Q(in_b_load_3_reg_457[4]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[5]),
        .Q(in_b_load_3_reg_457[5]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[6]),
        .Q(in_b_load_3_reg_457[6]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[7]),
        .Q(in_b_load_3_reg_457[7]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[8]),
        .Q(in_b_load_3_reg_457[8]),
        .R(1'b0));
  FDRE \in_b_load_3_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(in_b_q0[9]),
        .Q(in_b_load_3_reg_457[9]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[0]),
        .Q(in_b_load_4_reg_467[0]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[10]),
        .Q(in_b_load_4_reg_467[10]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[11]),
        .Q(in_b_load_4_reg_467[11]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[12]),
        .Q(in_b_load_4_reg_467[12]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[13]),
        .Q(in_b_load_4_reg_467[13]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[14]),
        .Q(in_b_load_4_reg_467[14]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[15]),
        .Q(in_b_load_4_reg_467[15]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[16]),
        .Q(in_b_load_4_reg_467[16]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[17]),
        .Q(in_b_load_4_reg_467[17]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[18]),
        .Q(in_b_load_4_reg_467[18]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[19]),
        .Q(in_b_load_4_reg_467[19]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[1]),
        .Q(in_b_load_4_reg_467[1]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[20]),
        .Q(in_b_load_4_reg_467[20]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[21]),
        .Q(in_b_load_4_reg_467[21]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[22]),
        .Q(in_b_load_4_reg_467[22]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[23]),
        .Q(in_b_load_4_reg_467[23]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[24]),
        .Q(in_b_load_4_reg_467[24]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[25]),
        .Q(in_b_load_4_reg_467[25]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[26]),
        .Q(in_b_load_4_reg_467[26]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[27]),
        .Q(in_b_load_4_reg_467[27]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[28]),
        .Q(in_b_load_4_reg_467[28]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[29]),
        .Q(in_b_load_4_reg_467[29]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[2]),
        .Q(in_b_load_4_reg_467[2]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[30]),
        .Q(in_b_load_4_reg_467[30]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[31]),
        .Q(in_b_load_4_reg_467[31]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[3]),
        .Q(in_b_load_4_reg_467[3]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[4]),
        .Q(in_b_load_4_reg_467[4]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[5]),
        .Q(in_b_load_4_reg_467[5]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[6]),
        .Q(in_b_load_4_reg_467[6]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[7]),
        .Q(in_b_load_4_reg_467[7]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[8]),
        .Q(in_b_load_4_reg_467[8]),
        .R(1'b0));
  FDRE \in_b_load_4_reg_467_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(in_b_q0[9]),
        .Q(in_b_load_4_reg_467[9]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[0]),
        .Q(in_b_load_5_reg_477[0]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[10]),
        .Q(in_b_load_5_reg_477[10]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[11]),
        .Q(in_b_load_5_reg_477[11]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[12]),
        .Q(in_b_load_5_reg_477[12]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[13]),
        .Q(in_b_load_5_reg_477[13]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[14]),
        .Q(in_b_load_5_reg_477[14]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[15]),
        .Q(in_b_load_5_reg_477[15]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[16]),
        .Q(in_b_load_5_reg_477[16]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[17]),
        .Q(in_b_load_5_reg_477[17]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[18]),
        .Q(in_b_load_5_reg_477[18]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[19]),
        .Q(in_b_load_5_reg_477[19]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[1]),
        .Q(in_b_load_5_reg_477[1]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[20]),
        .Q(in_b_load_5_reg_477[20]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[21]),
        .Q(in_b_load_5_reg_477[21]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[22]),
        .Q(in_b_load_5_reg_477[22]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[23]),
        .Q(in_b_load_5_reg_477[23]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[24]),
        .Q(in_b_load_5_reg_477[24]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[25]),
        .Q(in_b_load_5_reg_477[25]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[26]),
        .Q(in_b_load_5_reg_477[26]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[27]),
        .Q(in_b_load_5_reg_477[27]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[28]),
        .Q(in_b_load_5_reg_477[28]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[29]),
        .Q(in_b_load_5_reg_477[29]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[2]),
        .Q(in_b_load_5_reg_477[2]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[30]),
        .Q(in_b_load_5_reg_477[30]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[31]),
        .Q(in_b_load_5_reg_477[31]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[3]),
        .Q(in_b_load_5_reg_477[3]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[4]),
        .Q(in_b_load_5_reg_477[4]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[5]),
        .Q(in_b_load_5_reg_477[5]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[6]),
        .Q(in_b_load_5_reg_477[6]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[7]),
        .Q(in_b_load_5_reg_477[7]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[8]),
        .Q(in_b_load_5_reg_477[8]),
        .R(1'b0));
  FDRE \in_b_load_5_reg_477_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(in_b_q0[9]),
        .Q(in_b_load_5_reg_477[9]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[0]),
        .Q(in_b_load_6_reg_487[0]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[10]),
        .Q(in_b_load_6_reg_487[10]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[11]),
        .Q(in_b_load_6_reg_487[11]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[12]),
        .Q(in_b_load_6_reg_487[12]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[13]),
        .Q(in_b_load_6_reg_487[13]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[14]),
        .Q(in_b_load_6_reg_487[14]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[15]),
        .Q(in_b_load_6_reg_487[15]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[16]),
        .Q(in_b_load_6_reg_487[16]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[17]),
        .Q(in_b_load_6_reg_487[17]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[18]),
        .Q(in_b_load_6_reg_487[18]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[19]),
        .Q(in_b_load_6_reg_487[19]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[1]),
        .Q(in_b_load_6_reg_487[1]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[20]),
        .Q(in_b_load_6_reg_487[20]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[21]),
        .Q(in_b_load_6_reg_487[21]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[22]),
        .Q(in_b_load_6_reg_487[22]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[23]),
        .Q(in_b_load_6_reg_487[23]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[24]),
        .Q(in_b_load_6_reg_487[24]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[25]),
        .Q(in_b_load_6_reg_487[25]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[26]),
        .Q(in_b_load_6_reg_487[26]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[27]),
        .Q(in_b_load_6_reg_487[27]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[28]),
        .Q(in_b_load_6_reg_487[28]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[29]),
        .Q(in_b_load_6_reg_487[29]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[2]),
        .Q(in_b_load_6_reg_487[2]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[30]),
        .Q(in_b_load_6_reg_487[30]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[31]),
        .Q(in_b_load_6_reg_487[31]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[3]),
        .Q(in_b_load_6_reg_487[3]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[4]),
        .Q(in_b_load_6_reg_487[4]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[5]),
        .Q(in_b_load_6_reg_487[5]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[6]),
        .Q(in_b_load_6_reg_487[6]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[7]),
        .Q(in_b_load_6_reg_487[7]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[8]),
        .Q(in_b_load_6_reg_487[8]),
        .R(1'b0));
  FDRE \in_b_load_6_reg_487_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_b_q0[9]),
        .Q(in_b_load_6_reg_487[9]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[0]),
        .Q(in_b_load_7_reg_497[0]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[10]),
        .Q(in_b_load_7_reg_497[10]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[11]),
        .Q(in_b_load_7_reg_497[11]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[12]),
        .Q(in_b_load_7_reg_497[12]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[13]),
        .Q(in_b_load_7_reg_497[13]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[14]),
        .Q(in_b_load_7_reg_497[14]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[15]),
        .Q(in_b_load_7_reg_497[15]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[16]),
        .Q(in_b_load_7_reg_497[16]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[17]),
        .Q(in_b_load_7_reg_497[17]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[18]),
        .Q(in_b_load_7_reg_497[18]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[19]),
        .Q(in_b_load_7_reg_497[19]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[1]),
        .Q(in_b_load_7_reg_497[1]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[20]),
        .Q(in_b_load_7_reg_497[20]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[21]),
        .Q(in_b_load_7_reg_497[21]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[22]),
        .Q(in_b_load_7_reg_497[22]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[23]),
        .Q(in_b_load_7_reg_497[23]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[24]),
        .Q(in_b_load_7_reg_497[24]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[25]),
        .Q(in_b_load_7_reg_497[25]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[26]),
        .Q(in_b_load_7_reg_497[26]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[27]),
        .Q(in_b_load_7_reg_497[27]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[28]),
        .Q(in_b_load_7_reg_497[28]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[29]),
        .Q(in_b_load_7_reg_497[29]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[2]),
        .Q(in_b_load_7_reg_497[2]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[30]),
        .Q(in_b_load_7_reg_497[30]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[31]),
        .Q(in_b_load_7_reg_497[31]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[3]),
        .Q(in_b_load_7_reg_497[3]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[4]),
        .Q(in_b_load_7_reg_497[4]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[5]),
        .Q(in_b_load_7_reg_497[5]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[6]),
        .Q(in_b_load_7_reg_497[6]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[7]),
        .Q(in_b_load_7_reg_497[7]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[8]),
        .Q(in_b_load_7_reg_497[8]),
        .R(1'b0));
  FDRE \in_b_load_7_reg_497_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(in_b_q0[9]),
        .Q(in_b_load_7_reg_497[9]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[0]),
        .Q(in_b_load_8_reg_507[0]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[10]),
        .Q(in_b_load_8_reg_507[10]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[11]),
        .Q(in_b_load_8_reg_507[11]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[12]),
        .Q(in_b_load_8_reg_507[12]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[13]),
        .Q(in_b_load_8_reg_507[13]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[14]),
        .Q(in_b_load_8_reg_507[14]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[15]),
        .Q(in_b_load_8_reg_507[15]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[16]),
        .Q(in_b_load_8_reg_507[16]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[17]),
        .Q(in_b_load_8_reg_507[17]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[18]),
        .Q(in_b_load_8_reg_507[18]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[19]),
        .Q(in_b_load_8_reg_507[19]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[1]),
        .Q(in_b_load_8_reg_507[1]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[20]),
        .Q(in_b_load_8_reg_507[20]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[21]),
        .Q(in_b_load_8_reg_507[21]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[22]),
        .Q(in_b_load_8_reg_507[22]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[23]),
        .Q(in_b_load_8_reg_507[23]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[24]),
        .Q(in_b_load_8_reg_507[24]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[25]),
        .Q(in_b_load_8_reg_507[25]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[26]),
        .Q(in_b_load_8_reg_507[26]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[27]),
        .Q(in_b_load_8_reg_507[27]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[28]),
        .Q(in_b_load_8_reg_507[28]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[29]),
        .Q(in_b_load_8_reg_507[29]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[2]),
        .Q(in_b_load_8_reg_507[2]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[30]),
        .Q(in_b_load_8_reg_507[30]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[31]),
        .Q(in_b_load_8_reg_507[31]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[3]),
        .Q(in_b_load_8_reg_507[3]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[4]),
        .Q(in_b_load_8_reg_507[4]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[5]),
        .Q(in_b_load_8_reg_507[5]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[6]),
        .Q(in_b_load_8_reg_507[6]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[7]),
        .Q(in_b_load_8_reg_507[7]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[8]),
        .Q(in_b_load_8_reg_507[8]),
        .R(1'b0));
  FDRE \in_b_load_8_reg_507_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(in_b_q0[9]),
        .Q(in_b_load_8_reg_507[9]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[0]),
        .Q(in_b_load_9_reg_517[0]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[10]),
        .Q(in_b_load_9_reg_517[10]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[11]),
        .Q(in_b_load_9_reg_517[11]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[12]),
        .Q(in_b_load_9_reg_517[12]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[13]),
        .Q(in_b_load_9_reg_517[13]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[14]),
        .Q(in_b_load_9_reg_517[14]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[15]),
        .Q(in_b_load_9_reg_517[15]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[16]),
        .Q(in_b_load_9_reg_517[16]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[17]),
        .Q(in_b_load_9_reg_517[17]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[18]),
        .Q(in_b_load_9_reg_517[18]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[19]),
        .Q(in_b_load_9_reg_517[19]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[1]),
        .Q(in_b_load_9_reg_517[1]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[20]),
        .Q(in_b_load_9_reg_517[20]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[21]),
        .Q(in_b_load_9_reg_517[21]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[22]),
        .Q(in_b_load_9_reg_517[22]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[23]),
        .Q(in_b_load_9_reg_517[23]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[24]),
        .Q(in_b_load_9_reg_517[24]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[25]),
        .Q(in_b_load_9_reg_517[25]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[26]),
        .Q(in_b_load_9_reg_517[26]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[27]),
        .Q(in_b_load_9_reg_517[27]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[28]),
        .Q(in_b_load_9_reg_517[28]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[29]),
        .Q(in_b_load_9_reg_517[29]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[2]),
        .Q(in_b_load_9_reg_517[2]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[30]),
        .Q(in_b_load_9_reg_517[30]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[31]),
        .Q(in_b_load_9_reg_517[31]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[3]),
        .Q(in_b_load_9_reg_517[3]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[4]),
        .Q(in_b_load_9_reg_517[4]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[5]),
        .Q(in_b_load_9_reg_517[5]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[6]),
        .Q(in_b_load_9_reg_517[6]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[7]),
        .Q(in_b_load_9_reg_517[7]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[8]),
        .Q(in_b_load_9_reg_517[8]),
        .R(1'b0));
  FDRE \in_b_load_9_reg_517_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(in_b_q0[9]),
        .Q(in_b_load_9_reg_517[9]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[0]),
        .Q(in_b_load_reg_427[0]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[10]),
        .Q(in_b_load_reg_427[10]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[11]),
        .Q(in_b_load_reg_427[11]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[12]),
        .Q(in_b_load_reg_427[12]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[13]),
        .Q(in_b_load_reg_427[13]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[14]),
        .Q(in_b_load_reg_427[14]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[15]),
        .Q(in_b_load_reg_427[15]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[16]),
        .Q(in_b_load_reg_427[16]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[17]),
        .Q(in_b_load_reg_427[17]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[18]),
        .Q(in_b_load_reg_427[18]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[19]),
        .Q(in_b_load_reg_427[19]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[1]),
        .Q(in_b_load_reg_427[1]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[20]),
        .Q(in_b_load_reg_427[20]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[21]),
        .Q(in_b_load_reg_427[21]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[22]),
        .Q(in_b_load_reg_427[22]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[23]),
        .Q(in_b_load_reg_427[23]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[24]),
        .Q(in_b_load_reg_427[24]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[25]),
        .Q(in_b_load_reg_427[25]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[26]),
        .Q(in_b_load_reg_427[26]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[27]),
        .Q(in_b_load_reg_427[27]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[28]),
        .Q(in_b_load_reg_427[28]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[29]),
        .Q(in_b_load_reg_427[29]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[2]),
        .Q(in_b_load_reg_427[2]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[30]),
        .Q(in_b_load_reg_427[30]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[31]),
        .Q(in_b_load_reg_427[31]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[3]),
        .Q(in_b_load_reg_427[3]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[4]),
        .Q(in_b_load_reg_427[4]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[5]),
        .Q(in_b_load_reg_427[5]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[6]),
        .Q(in_b_load_reg_427[6]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[7]),
        .Q(in_b_load_reg_427[7]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[8]),
        .Q(in_b_load_reg_427[8]),
        .R(1'b0));
  FDRE \in_b_load_reg_427_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(in_b_q0[9]),
        .Q(in_b_load_reg_427[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both regslice_both_in_a_V_data_V_U
       (.E(in_a_store_keep_ce0),
        .Q(in_a_TVALID_int_regslice),
        .SS(ap_rst_n_inv),
        .ack_in_t_reg_0(in_a_TREADY),
        .ap_clk(ap_clk),
        .\data_p1_reg[31]_0 (in_a_TDATA_int_regslice),
        .grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .icmp_ln26_fu_132_p20_in(icmp_ln26_fu_132_p20_in),
        .in_a_TDATA(in_a_TDATA),
        .in_a_TVALID(in_a_TVALID),
        .in_a_store_data_we0(in_a_store_data_we0),
        .\q0_reg[3] ({ap_CS_fsm_state30,ap_CS_fsm_state3}),
        .\q0_reg[3]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_keep_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0 regslice_both_in_a_V_keep_V_U
       (.Q({regslice_both_in_a_V_keep_V_U_n_2,regslice_both_in_a_V_keep_V_U_n_3,regslice_both_in_a_V_keep_V_U_n_4,regslice_both_in_a_V_keep_V_U_n_5}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .in_a_TKEEP(in_a_TKEEP),
        .in_a_TVALID(in_a_TVALID),
        .in_a_store_data_we0(in_a_store_data_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized1 regslice_both_in_a_V_last_V_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .data_p1(regslice_both_in_a_V_last_V_U_n_2),
        .in_a_TLAST(in_a_TLAST),
        .in_a_TVALID(in_a_TVALID),
        .in_a_store_data_we0(in_a_store_data_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0_1 regslice_both_in_a_V_strb_V_U
       (.Q({regslice_both_in_a_V_strb_V_U_n_2,regslice_both_in_a_V_strb_V_U_n_3,regslice_both_in_a_V_strb_V_U_n_4,regslice_both_in_a_V_strb_V_U_n_5}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .in_a_TSTRB(in_a_TSTRB),
        .in_a_TVALID(in_a_TVALID),
        .in_a_store_data_we0(in_a_store_data_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both_2 regslice_both_result_V_data_V_U
       (.D(ap_NS_fsm[0]),
        .E(load_p2_1),
        .Q({ap_CS_fsm_state31,\ap_CS_fsm_reg_n_2_[0] }),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_start(ap_start),
        .\data_p1_reg[0]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_46),
        .\data_p1_reg[0]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_128),
        .\data_p1_reg[10]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_36),
        .\data_p1_reg[10]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_118),
        .\data_p1_reg[11]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_35),
        .\data_p1_reg[11]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_117),
        .\data_p1_reg[12]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_34),
        .\data_p1_reg[12]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_116),
        .\data_p1_reg[13]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_33),
        .\data_p1_reg[13]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_115),
        .\data_p1_reg[14]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_32),
        .\data_p1_reg[14]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_114),
        .\data_p1_reg[15]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_31),
        .\data_p1_reg[15]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_113),
        .\data_p1_reg[16]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_30),
        .\data_p1_reg[16]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_112),
        .\data_p1_reg[17]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_29),
        .\data_p1_reg[17]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_111),
        .\data_p1_reg[18]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_28),
        .\data_p1_reg[18]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_110),
        .\data_p1_reg[19]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_27),
        .\data_p1_reg[19]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_109),
        .\data_p1_reg[1]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_45),
        .\data_p1_reg[1]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_127),
        .\data_p1_reg[20]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_26),
        .\data_p1_reg[20]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_108),
        .\data_p1_reg[21]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_25),
        .\data_p1_reg[21]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_107),
        .\data_p1_reg[22]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_24),
        .\data_p1_reg[22]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_106),
        .\data_p1_reg[23]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_23),
        .\data_p1_reg[23]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_105),
        .\data_p1_reg[24]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_22),
        .\data_p1_reg[24]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_104),
        .\data_p1_reg[25]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_21),
        .\data_p1_reg[25]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_103),
        .\data_p1_reg[26]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_20),
        .\data_p1_reg[26]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_102),
        .\data_p1_reg[27]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_19),
        .\data_p1_reg[27]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_101),
        .\data_p1_reg[28]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_18),
        .\data_p1_reg[28]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_100),
        .\data_p1_reg[29]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_17),
        .\data_p1_reg[29]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_99),
        .\data_p1_reg[2]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_44),
        .\data_p1_reg[2]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_126),
        .\data_p1_reg[30]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_16),
        .\data_p1_reg[30]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_98),
        .\data_p1_reg[31]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_15),
        .\data_p1_reg[31]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_97),
        .\data_p1_reg[3]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_43),
        .\data_p1_reg[3]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_125),
        .\data_p1_reg[4]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_42),
        .\data_p1_reg[4]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_124),
        .\data_p1_reg[5]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_41),
        .\data_p1_reg[5]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_123),
        .\data_p1_reg[6]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_40),
        .\data_p1_reg[6]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_122),
        .\data_p1_reg[7]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_39),
        .\data_p1_reg[7]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_121),
        .\data_p1_reg[8]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_38),
        .\data_p1_reg[8]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_120),
        .\data_p1_reg[9]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_37),
        .\data_p1_reg[9]_1 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_119),
        .\data_p2_reg[31]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TDATA),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .result_TDATA(result_TDATA),
        .result_TREADY(result_TREADY),
        .result_TREADY_int_regslice(result_TREADY_int_regslice),
        .result_TVALID(result_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0_3 regslice_both_result_V_keep_V_U
       (.D(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TKEEP),
        .E(load_p2_0),
        .SS(ap_rst_n_inv),
        .ack_in_t_reg_0(regslice_both_result_V_keep_V_U_n_2),
        .ap_clk(ap_clk),
        .\data_p1_reg[3]_0 (mult_acc_keep_reg_926),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .q0(in_a_store_keep_q0),
        .result_TKEEP(result_TKEEP),
        .result_TKEEP1(result_TKEEP1),
        .result_TREADY(result_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized1_4 regslice_both_result_V_last_V_U
       (.SS(ap_rst_n_inv),
        .ack_in_t_reg_0(regslice_both_result_V_last_V_U_n_2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_array_mult_Pipeline_ROWS_LOOP_fu_380_n_12),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .mult_acc_last_reg_921(mult_acc_last_reg_921),
        .result_TLAST(result_TLAST),
        .result_TREADY(result_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0_5 regslice_both_result_V_strb_V_U
       (.D(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TSTRB),
        .E(load_p2),
        .SS(ap_rst_n_inv),
        .ack_in_t_reg_0(regslice_both_result_V_strb_V_U_n_2),
        .ap_clk(ap_clk),
        .\data_p1_reg[3]_0 (mult_acc_strb_reg_931),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .q0(in_a_store_strb_q0),
        .result_TKEEP1(result_TKEEP1),
        .result_TREADY(result_TREADY),
        .result_TSTRB(result_TSTRB));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_CTRL_s_axi
   (SS,
    interrupt,
    s_axi_CTRL_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_start,
    \FSM_onehot_wstate_reg[1]_0 ,
    D,
    s_axi_CTRL_RDATA,
    ap_clk,
    ap_rst_n,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WDATA,
    Q,
    ap_done,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_AWVALID,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    s_axi_CTRL_AWADDR);
  output [0:0]SS;
  output interrupt;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_start;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output [0:0]D;
  output [5:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input ap_rst_n;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_WVALID;
  input [0:0]s_axi_CTRL_WSTRB;
  input [2:0]s_axi_CTRL_WDATA;
  input [11:0]Q;
  input ap_done;
  input [3:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_AWVALID;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input \ap_CS_fsm_reg[1]_2 ;
  input \ap_CS_fsm_reg[1]_3 ;
  input \ap_CS_fsm_reg[1]_4 ;
  input [1:0]s_axi_CTRL_AWADDR;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [11:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2__0_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_2;
  wire auto_restart_status_reg_n_2;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_2;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire \int_ier[0]_i_1_n_2 ;
  wire \int_ier[1]_i_1_n_2 ;
  wire \int_ier[1]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire \int_isr_reg_n_2_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_2;
  wire int_task_ap_done_i_2_n_2;
  wire interrupt;
  wire [7:2]p_0_in;
  wire p_0_in__0;
  wire [1:1]rdata;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire [3:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [1:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [5:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [2:0]s_axi_CTRL_WDATA;
  wire [0:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire task_ap_done;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RVALID),
        .I3(s_axi_CTRL_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BREADY),
        .I4(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    ack_in_t_i_1
       (.I0(ap_rst_n),
        .O(SS));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm[1]_i_2__0_n_2 ),
        .I1(Q[8]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(\ap_CS_fsm[1]_i_3_n_2 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm[1]_i_4_n_2 ),
        .I5(\ap_CS_fsm_reg[1]_2 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[11]),
        .I1(Q[1]),
        .I2(Q[10]),
        .I3(Q[9]),
        .I4(\ap_CS_fsm_reg[1]_3 ),
        .I5(\ap_CS_fsm_reg[1]_4 ),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(\ap_CS_fsm[1]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_0_in[7]),
        .I3(auto_restart_status_reg_n_2),
        .O(auto_restart_status_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_2),
        .Q(auto_restart_status_reg_n_2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'h7FFF7F7F00FF0000)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_2),
        .I1(s_axi_CTRL_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(p_0_in[7]),
        .I4(ap_done),
        .I5(int_ap_ready),
        .O(int_ap_ready_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_2),
        .Q(int_ap_ready),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_2));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(s_axi_CTRL_WDATA[0]),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(s_axi_CTRL_WSTRB),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(SS));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(p_0_in[7]),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(\int_ier_reg_n_2_[0] ),
        .O(\int_ier[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[1]_i_2_n_2 ),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_WSTRB),
        .O(\int_ier[1]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_2 ),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_2 ),
        .Q(p_0_in__0),
        .R(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(\int_isr_reg_n_2_[1] ),
        .I2(int_gie_reg_n_2),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(s_axi_CTRL_WSTRB),
        .I3(s_axi_CTRL_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in__0),
        .I3(ap_done),
        .I4(\int_isr_reg_n_2_[1] ),
        .O(\int_isr[1]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_2),
        .I1(s_axi_CTRL_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(task_ap_done),
        .I4(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .O(int_task_ap_done_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h10FF1000)) 
    int_task_ap_done_i_3
       (.I0(ap_start),
        .I1(p_0_in[2]),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_2),
        .I4(ap_done),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_2),
        .Q(int_task_ap_done),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_2 ),
        .I1(\rdata[0]_i_3_n_2 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_2_[0] ),
        .I1(ap_start),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0202020000000200)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(int_gie_reg_n_2),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_isr_reg_n_2_[0] ),
        .O(\rdata[0]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \rdata[1]_i_1 
       (.I0(rdata),
        .I1(s_axi_CTRL_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hF000C0C00000A0A0)) 
    \rdata[1]_i_2 
       (.I0(int_task_ap_done),
        .I1(p_0_in__0),
        .I2(\rdata[1]_i_3_n_2 ),
        .I3(\int_isr_reg_n_2_[1] ),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(s_axi_CTRL_ARADDR[3]),
        .O(rdata));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[1]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[9]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[9]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(int_ap_ready),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[9]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[9]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(interrupt),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[9]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[2]_i_1 
       (.I0(s_axi_CTRL_AWADDR[0]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(\waddr_reg_n_2_[2] ),
        .O(\waddr[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \waddr[3]_i_1 
       (.I0(s_axi_CTRL_AWADDR[1]),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(\waddr_reg_n_2_[3] ),
        .O(\waddr[3]_i_1_n_2 ));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_DATA_IN_B_s_axi
   (s_axi_DATA_IN_B_RDATA,
    D,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[5] ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_DATA_IN_B_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_DATA_IN_B_WREADY,
    s_axi_DATA_IN_B_RVALID,
    ap_clk,
    s_axi_DATA_IN_B_WDATA,
    SS,
    Q,
    s_axi_DATA_IN_B_AWADDR,
    s_axi_DATA_IN_B_WVALID,
    s_axi_DATA_IN_B_ARVALID,
    s_axi_DATA_IN_B_ARADDR,
    s_axi_DATA_IN_B_RREADY,
    s_axi_DATA_IN_B_AWVALID,
    s_axi_DATA_IN_B_WSTRB,
    s_axi_DATA_IN_B_BREADY);
  output [31:0]s_axi_DATA_IN_B_RDATA;
  output [31:0]D;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[5] ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_DATA_IN_B_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_DATA_IN_B_WREADY;
  output s_axi_DATA_IN_B_RVALID;
  input ap_clk;
  input [31:0]s_axi_DATA_IN_B_WDATA;
  input [0:0]SS;
  input [24:0]Q;
  input [5:0]s_axi_DATA_IN_B_AWADDR;
  input s_axi_DATA_IN_B_WVALID;
  input s_axi_DATA_IN_B_ARVALID;
  input [5:0]s_axi_DATA_IN_B_ARADDR;
  input s_axi_DATA_IN_B_RREADY;
  input s_axi_DATA_IN_B_AWVALID;
  input [3:0]s_axi_DATA_IN_B_WSTRB;
  input s_axi_DATA_IN_B_BREADY;

  wire [31:0]D;
  wire \FSM_onehot_rstate[1]_i_1__0_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_rstate_reg_n_2_[2] ;
  wire \FSM_onehot_wstate[1]_i_1__0_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg_n_2_[2] ;
  wire [24:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire aw_hs;
  wire int_in_b_n_72;
  wire int_in_b_read;
  wire int_in_b_read0;
  wire int_in_b_write_i_1_n_2;
  wire int_in_b_write_reg_n_2;
  wire [4:0]p_0_in;
  wire [5:0]s_axi_DATA_IN_B_ARADDR;
  wire s_axi_DATA_IN_B_ARVALID;
  wire [5:0]s_axi_DATA_IN_B_AWADDR;
  wire s_axi_DATA_IN_B_AWVALID;
  wire s_axi_DATA_IN_B_BREADY;
  wire s_axi_DATA_IN_B_BVALID;
  wire [31:0]s_axi_DATA_IN_B_RDATA;
  wire s_axi_DATA_IN_B_RREADY;
  wire s_axi_DATA_IN_B_RVALID;
  wire [31:0]s_axi_DATA_IN_B_WDATA;
  wire s_axi_DATA_IN_B_WREADY;
  wire [3:0]s_axi_DATA_IN_B_WSTRB;
  wire s_axi_DATA_IN_B_WVALID;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h08FF5D5D)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(\FSM_onehot_rstate_reg_n_2_[2] ),
        .I1(s_axi_DATA_IN_B_RREADY),
        .I2(int_in_b_read),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(\FSM_onehot_rstate_reg_n_2_[2] ),
        .I1(int_in_b_read),
        .I2(s_axi_DATA_IN_B_RREADY),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_DATA_IN_B_ARVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_2 ),
        .Q(\FSM_onehot_rstate_reg_n_2_[2] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg_n_2_[2] ),
        .I1(s_axi_DATA_IN_B_BVALID),
        .I2(s_axi_DATA_IN_B_BREADY),
        .I3(s_axi_DATA_IN_B_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF80AA80AA80AA)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg_n_2_[2] ),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_DATA_IN_B_ARVALID),
        .I3(s_axi_DATA_IN_B_WVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .I5(s_axi_DATA_IN_B_AWVALID),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h4FFF444444444444)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_DATA_IN_B_BREADY),
        .I1(s_axi_DATA_IN_B_BVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .I4(s_axi_DATA_IN_B_WVALID),
        .I5(\FSM_onehot_wstate_reg_n_2_[2] ),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1__0_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_2 ),
        .Q(\FSM_onehot_wstate_reg_n_2_[2] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_2 ),
        .Q(s_axi_DATA_IN_B_BVALID),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_DATA_IN_B_s_axi_ram int_in_b
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .int_in_b_read(int_in_b_read),
        .mem_reg_0(int_in_b_write_reg_n_2),
        .mem_reg_1(\FSM_onehot_rstate_reg[1]_0 ),
        .mem_reg_2(p_0_in),
        .mem_reg_3(\FSM_onehot_wstate_reg_n_2_[2] ),
        .s_axi_DATA_IN_B_ARADDR(s_axi_DATA_IN_B_ARADDR[4:0]),
        .s_axi_DATA_IN_B_ARVALID(s_axi_DATA_IN_B_ARVALID),
        .s_axi_DATA_IN_B_ARVALID_0(int_in_b_n_72),
        .s_axi_DATA_IN_B_RDATA(s_axi_DATA_IN_B_RDATA),
        .s_axi_DATA_IN_B_WDATA(s_axi_DATA_IN_B_WDATA),
        .s_axi_DATA_IN_B_WSTRB(s_axi_DATA_IN_B_WSTRB),
        .s_axi_DATA_IN_B_WVALID(s_axi_DATA_IN_B_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h80)) 
    int_in_b_read_i_1
       (.I0(s_axi_DATA_IN_B_ARADDR[5]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_DATA_IN_B_ARVALID),
        .O(int_in_b_read0));
  FDRE int_in_b_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_in_b_read0),
        .Q(int_in_b_read),
        .R(SS));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    int_in_b_write_i_1
       (.I0(s_axi_DATA_IN_B_AWADDR[5]),
        .I1(aw_hs),
        .I2(int_in_b_n_72),
        .I3(s_axi_DATA_IN_B_WVALID),
        .I4(\FSM_onehot_wstate_reg_n_2_[2] ),
        .I5(int_in_b_write_reg_n_2),
        .O(int_in_b_write_i_1_n_2));
  FDRE int_in_b_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_in_b_write_i_1_n_2),
        .Q(int_in_b_write_reg_n_2),
        .R(SS));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_DATA_IN_B_RVALID_INST_0
       (.I0(\FSM_onehot_rstate_reg_n_2_[2] ),
        .I1(int_in_b_read),
        .O(s_axi_DATA_IN_B_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h70)) 
    s_axi_DATA_IN_B_WREADY_INST_0
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .I2(\FSM_onehot_wstate_reg_n_2_[2] ),
        .O(s_axi_DATA_IN_B_WREADY));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(s_axi_DATA_IN_B_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(aw_hs));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_DATA_IN_B_AWADDR[0]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_DATA_IN_B_AWADDR[1]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_DATA_IN_B_AWADDR[2]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_DATA_IN_B_AWADDR[3]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_DATA_IN_B_AWADDR[4]),
        .Q(p_0_in[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_DATA_IN_B_s_axi_ram
   (s_axi_DATA_IN_B_RDATA,
    D,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[22] ,
    \ap_CS_fsm_reg[5] ,
    s_axi_DATA_IN_B_ARVALID_0,
    ap_clk,
    int_in_b_read,
    s_axi_DATA_IN_B_WDATA,
    Q,
    s_axi_DATA_IN_B_WVALID,
    mem_reg_0,
    mem_reg_1,
    s_axi_DATA_IN_B_ARVALID,
    mem_reg_2,
    s_axi_DATA_IN_B_ARADDR,
    mem_reg_3,
    s_axi_DATA_IN_B_WSTRB);
  output [31:0]s_axi_DATA_IN_B_RDATA;
  output [31:0]D;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[22] ;
  output \ap_CS_fsm_reg[5] ;
  output s_axi_DATA_IN_B_ARVALID_0;
  input ap_clk;
  input int_in_b_read;
  input [31:0]s_axi_DATA_IN_B_WDATA;
  input [24:0]Q;
  input s_axi_DATA_IN_B_WVALID;
  input mem_reg_0;
  input mem_reg_1;
  input s_axi_DATA_IN_B_ARVALID;
  input [4:0]mem_reg_2;
  input [4:0]s_axi_DATA_IN_B_ARADDR;
  input mem_reg_3;
  input [3:0]s_axi_DATA_IN_B_WSTRB;

  wire [31:0]D;
  wire [24:0]Q;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ar_hs;
  wire in_b_ce0_local;
  wire [4:0]int_in_b_address1;
  wire [3:0]int_in_b_be1;
  wire int_in_b_ce1;
  wire int_in_b_read;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [4:0]mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_12_n_2;
  wire mem_reg_i_13_n_2;
  wire mem_reg_i_26_n_2;
  wire mem_reg_i_30_n_2;
  wire mem_reg_i_31_n_2;
  wire mem_reg_i_32_n_2;
  wire mem_reg_i_35_n_2;
  wire mem_reg_i_36_n_2;
  wire mem_reg_i_37_n_2;
  wire mem_reg_i_38_n_2;
  wire mem_reg_i_39_n_2;
  wire mem_reg_i_40_n_2;
  wire mem_reg_i_41_n_2;
  wire mem_reg_i_42_n_2;
  wire mem_reg_i_43_n_2;
  wire mem_reg_i_45_n_2;
  wire mem_reg_i_46_n_2;
  wire mem_reg_i_47_n_2;
  wire mem_reg_i_48_n_2;
  wire mem_reg_i_49_n_2;
  wire mem_reg_i_51_n_2;
  wire mem_reg_i_52_n_2;
  wire mem_reg_i_53_n_2;
  wire mem_reg_i_54_n_2;
  wire mem_reg_i_55_n_2;
  wire mem_reg_i_56_n_2;
  wire mem_reg_i_57_n_2;
  wire mem_reg_i_58_n_2;
  wire mem_reg_i_59_n_2;
  wire mem_reg_i_60_n_2;
  wire mem_reg_i_61_n_2;
  wire mem_reg_i_62_n_2;
  wire mem_reg_i_9_n_2;
  wire [31:24]p_1_in;
  wire [4:0]s_axi_DATA_IN_B_ARADDR;
  wire s_axi_DATA_IN_B_ARVALID;
  wire s_axi_DATA_IN_B_ARVALID_0;
  wire [31:0]s_axi_DATA_IN_B_RDATA;
  wire [31:0]s_axi_DATA_IN_B_WDATA;
  wire [3:0]s_axi_DATA_IN_B_WSTRB;
  wire s_axi_DATA_IN_B_WVALID;
  wire NLW_mem_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_mem_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_mem_reg_DBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_mem_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_mem_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_mem_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_mem_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "inst/DATA_IN_B_s_axi_U/int_in_b/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_in_b_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,mem_reg_i_9_n_2,mem_reg_i_10_n_2,mem_reg_i_11_n_2,mem_reg_i_12_n_2,mem_reg_i_13_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_mem_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_mem_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_mem_reg_DBITERR_UNCONNECTED),
        .DIADI({p_1_in,s_axi_DATA_IN_B_WDATA[23:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(s_axi_DATA_IN_B_RDATA),
        .DOBDO(D),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_mem_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(int_in_b_ce1),
        .ENBWREN(in_b_ce0_local),
        .INJECTDBITERR(NLW_mem_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_mem_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_mem_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(int_in_b_read),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(ar_hs),
        .RSTREGB(1'b0),
        .SBITERR(NLW_mem_reg_SBITERR_UNCONNECTED),
        .WEA(int_in_b_be1),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_1
       (.I0(s_axi_DATA_IN_B_WVALID),
        .I1(mem_reg_0),
        .I2(mem_reg_1),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .O(int_in_b_ce1));
  LUT6 #(
    .INIT(64'hFFFF00FE00000000)) 
    mem_reg_i_10
       (.I0(mem_reg_i_35_n_2),
        .I1(Q[22]),
        .I2(Q[21]),
        .I3(Q[23]),
        .I4(Q[24]),
        .I5(mem_reg_i_36_n_2),
        .O(mem_reg_i_10_n_2));
  LUT5 #(
    .INIT(32'h10110000)) 
    mem_reg_i_11
       (.I0(Q[24]),
        .I1(Q[23]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(mem_reg_i_37_n_2),
        .O(mem_reg_i_11_n_2));
  LUT6 #(
    .INIT(64'hCCC0CCCCCC80CC80)) 
    mem_reg_i_12
       (.I0(mem_reg_i_38_n_2),
        .I1(mem_reg_i_39_n_2),
        .I2(mem_reg_i_40_n_2),
        .I3(mem_reg_i_41_n_2),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(mem_reg_i_42_n_2),
        .O(mem_reg_i_12_n_2));
  LUT6 #(
    .INIT(64'h00000000AAEEAAFE)) 
    mem_reg_i_13
       (.I0(Q[23]),
        .I1(Q[21]),
        .I2(mem_reg_i_43_n_2),
        .I3(Q[22]),
        .I4(Q[20]),
        .I5(Q[24]),
        .O(mem_reg_i_13_n_2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_14
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[31]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_15
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[30]),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_16
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[29]),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_17
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[28]),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_18
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[27]),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_19
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[26]),
        .O(p_1_in[26]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    mem_reg_i_2
       (.I0(mem_reg_i_26_n_2),
        .I1(\ap_CS_fsm_reg[9] ),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[22] ),
        .O(in_b_ce0_local));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_20
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[25]),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_21
       (.I0(s_axi_DATA_IN_B_WSTRB[3]),
        .I1(s_axi_DATA_IN_B_ARVALID_0),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(mem_reg_3),
        .I4(mem_reg_0),
        .I5(s_axi_DATA_IN_B_WDATA[24]),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_22
       (.I0(mem_reg_0),
        .I1(mem_reg_3),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_DATA_IN_B_WSTRB[3]),
        .O(int_in_b_be1[3]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_23
       (.I0(mem_reg_0),
        .I1(mem_reg_3),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_DATA_IN_B_WSTRB[2]),
        .O(int_in_b_be1[2]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_24
       (.I0(mem_reg_0),
        .I1(mem_reg_3),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_DATA_IN_B_WSTRB[1]),
        .O(int_in_b_be1[1]));
  LUT6 #(
    .INIT(64'h0080808000000000)) 
    mem_reg_i_25
       (.I0(mem_reg_0),
        .I1(mem_reg_3),
        .I2(s_axi_DATA_IN_B_WVALID),
        .I3(s_axi_DATA_IN_B_ARVALID),
        .I4(mem_reg_1),
        .I5(s_axi_DATA_IN_B_WSTRB[0]),
        .O(int_in_b_be1[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_26
       (.I0(mem_reg_i_45_n_2),
        .I1(mem_reg_i_46_n_2),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[25] ),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mem_reg_i_26_n_2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_27
       (.I0(Q[6]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(Q[7]),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_28
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_29
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[23]),
        .I3(Q[24]),
        .O(\ap_CS_fsm_reg[22] ));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .O(ar_hs));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_30
       (.I0(Q[24]),
        .I1(Q[23]),
        .O(mem_reg_i_30_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_31
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(mem_reg_i_31_n_2));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDDFDDDD)) 
    mem_reg_i_32
       (.I0(mem_reg_i_47_n_2),
        .I1(mem_reg_i_48_n_2),
        .I2(\ap_CS_fsm_reg[9] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[12]),
        .O(mem_reg_i_32_n_2));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_33
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\ap_CS_fsm_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_34
       (.I0(Q[22]),
        .I1(Q[21]),
        .I2(Q[20]),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'h1111111111110100)) 
    mem_reg_i_35
       (.I0(Q[20]),
        .I1(mem_reg_i_31_n_2),
        .I2(mem_reg_i_46_n_2),
        .I3(Q[12]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(mem_reg_i_49_n_2),
        .O(mem_reg_i_35_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_36
       (.I0(mem_reg_i_45_n_2),
        .I1(Q[24]),
        .I2(Q[22]),
        .I3(Q[21]),
        .I4(Q[7]),
        .I5(\ap_CS_fsm_reg[5] ),
        .O(mem_reg_i_36_n_2));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    mem_reg_i_37
       (.I0(mem_reg_i_51_n_2),
        .I1(Q[22]),
        .I2(Q[19]),
        .I3(Q[20]),
        .I4(Q[17]),
        .I5(Q[18]),
        .O(mem_reg_i_37_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    mem_reg_i_38
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[7]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(Q[6]),
        .O(mem_reg_i_38_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h0000EEEF)) 
    mem_reg_i_39
       (.I0(Q[22]),
        .I1(Q[23]),
        .I2(Q[20]),
        .I3(Q[21]),
        .I4(Q[24]),
        .O(mem_reg_i_39_n_2));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_4
       (.I0(mem_reg_2[4]),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .I2(mem_reg_1),
        .I3(s_axi_DATA_IN_B_ARADDR[4]),
        .O(int_in_b_address1[4]));
  LUT6 #(
    .INIT(64'h0202020200000002)) 
    mem_reg_i_40
       (.I0(mem_reg_i_47_n_2),
        .I1(mem_reg_i_45_n_2),
        .I2(Q[13]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\ap_CS_fsm_reg[9] ),
        .O(mem_reg_i_40_n_2));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_41
       (.I0(Q[19]),
        .I1(Q[18]),
        .I2(Q[23]),
        .I3(Q[22]),
        .O(mem_reg_i_41_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_42
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(mem_reg_i_42_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFE0000)) 
    mem_reg_i_43
       (.I0(mem_reg_i_52_n_2),
        .I1(mem_reg_i_53_n_2),
        .I2(mem_reg_i_54_n_2),
        .I3(Q[12]),
        .I4(mem_reg_i_55_n_2),
        .I5(Q[19]),
        .O(mem_reg_i_43_n_2));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_44
       (.I0(s_axi_DATA_IN_B_ARVALID),
        .I1(mem_reg_1),
        .O(s_axi_DATA_IN_B_ARVALID_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_45
       (.I0(Q[17]),
        .I1(Q[16]),
        .I2(Q[12]),
        .O(mem_reg_i_45_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_46
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .O(mem_reg_i_46_n_2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEEEF)) 
    mem_reg_i_47
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(mem_reg_i_47_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_48
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(mem_reg_i_48_n_2));
  LUT6 #(
    .INIT(64'h00010001000F0001)) 
    mem_reg_i_49
       (.I0(\ap_CS_fsm_reg[8] ),
        .I1(Q[6]),
        .I2(mem_reg_i_46_n_2),
        .I3(mem_reg_i_56_n_2),
        .I4(Q[7]),
        .I5(mem_reg_i_57_n_2),
        .O(mem_reg_i_49_n_2));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_5
       (.I0(mem_reg_2[3]),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .I2(mem_reg_1),
        .I3(s_axi_DATA_IN_B_ARADDR[3]),
        .O(int_in_b_address1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_50
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA80)) 
    mem_reg_i_51
       (.I0(mem_reg_i_58_n_2),
        .I1(mem_reg_i_59_n_2),
        .I2(mem_reg_i_60_n_2),
        .I3(mem_reg_i_54_n_2),
        .I4(Q[14]),
        .I5(Q[12]),
        .O(mem_reg_i_51_n_2));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFFFEFE)) 
    mem_reg_i_52
       (.I0(Q[15]),
        .I1(Q[17]),
        .I2(Q[13]),
        .I3(mem_reg_i_61_n_2),
        .I4(mem_reg_i_62_n_2),
        .I5(Q[4]),
        .O(mem_reg_i_52_n_2));
  LUT6 #(
    .INIT(64'h0000000003000302)) 
    mem_reg_i_53
       (.I0(Q[5]),
        .I1(Q[10]),
        .I2(Q[12]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(mem_reg_i_53_n_2));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    mem_reg_i_54
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .O(mem_reg_i_54_n_2));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h55551101)) 
    mem_reg_i_55
       (.I0(Q[18]),
        .I1(Q[16]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(Q[17]),
        .O(mem_reg_i_55_n_2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_56
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(mem_reg_i_56_n_2));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_57
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(mem_reg_i_57_n_2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h01010001)) 
    mem_reg_i_58
       (.I0(Q[18]),
        .I1(Q[15]),
        .I2(Q[16]),
        .I3(Q[13]),
        .I4(Q[14]),
        .O(mem_reg_i_58_n_2));
  LUT5 #(
    .INIT(32'h00001011)) 
    mem_reg_i_59
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(mem_reg_i_59_n_2));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_6
       (.I0(mem_reg_2[2]),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .I2(mem_reg_1),
        .I3(s_axi_DATA_IN_B_ARADDR[2]),
        .O(int_in_b_address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    mem_reg_i_60
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[4]),
        .O(mem_reg_i_60_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    mem_reg_i_61
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[12]),
        .I4(Q[10]),
        .O(mem_reg_i_61_n_2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    mem_reg_i_62
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(mem_reg_i_62_n_2));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_7
       (.I0(mem_reg_2[1]),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .I2(mem_reg_1),
        .I3(s_axi_DATA_IN_B_ARADDR[1]),
        .O(int_in_b_address1[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_8
       (.I0(mem_reg_2[0]),
        .I1(s_axi_DATA_IN_B_ARVALID),
        .I2(mem_reg_1),
        .I3(s_axi_DATA_IN_B_ARADDR[0]),
        .O(int_in_b_address1[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEEEEFE)) 
    mem_reg_i_9
       (.I0(mem_reg_i_30_n_2),
        .I1(mem_reg_i_31_n_2),
        .I2(mem_reg_i_32_n_2),
        .I3(Q[15]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\ap_CS_fsm_reg[25] ),
        .O(mem_reg_i_9_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_array_mult_Pipeline_ROWS_LOOP
   (ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID,
    ack_in_t_reg,
    ack_in_t_reg_0,
    in_a_store_data_ce0,
    D,
    \mult_acc_last_reg_921_reg[0]_0 ,
    ap_enable_reg_pp0_iter20,
    mult_acc_last_reg_921,
    \mult_acc_data_2_reg_951_reg[31]_0 ,
    \mult_acc_data_2_reg_951_reg[30]_0 ,
    \mult_acc_data_2_reg_951_reg[29]_0 ,
    \mult_acc_data_2_reg_951_reg[28]_0 ,
    \mult_acc_data_2_reg_951_reg[27]_0 ,
    \mult_acc_data_2_reg_951_reg[26]_0 ,
    \mult_acc_data_2_reg_951_reg[25]_0 ,
    \mult_acc_data_2_reg_951_reg[24]_0 ,
    \mult_acc_data_2_reg_951_reg[23]_0 ,
    \mult_acc_data_2_reg_951_reg[22]_0 ,
    \mult_acc_data_2_reg_951_reg[21]_0 ,
    \mult_acc_data_2_reg_951_reg[20]_0 ,
    \mult_acc_data_2_reg_951_reg[19]_0 ,
    \mult_acc_data_2_reg_951_reg[18]_0 ,
    \mult_acc_data_2_reg_951_reg[17]_0 ,
    \mult_acc_data_2_reg_951_reg[16]_0 ,
    \mult_acc_data_2_reg_951_reg[15]_0 ,
    \mult_acc_data_2_reg_951_reg[14]_0 ,
    \mult_acc_data_2_reg_951_reg[13]_0 ,
    \mult_acc_data_2_reg_951_reg[12]_0 ,
    \mult_acc_data_2_reg_951_reg[11]_0 ,
    \mult_acc_data_2_reg_951_reg[10]_0 ,
    \mult_acc_data_2_reg_951_reg[9]_0 ,
    \mult_acc_data_2_reg_951_reg[8]_0 ,
    \mult_acc_data_2_reg_951_reg[7]_0 ,
    \mult_acc_data_2_reg_951_reg[6]_0 ,
    \mult_acc_data_2_reg_951_reg[5]_0 ,
    \mult_acc_data_2_reg_951_reg[4]_0 ,
    \mult_acc_data_2_reg_951_reg[3]_0 ,
    \mult_acc_data_2_reg_951_reg[2]_0 ,
    \mult_acc_data_2_reg_951_reg[1]_0 ,
    \mult_acc_data_2_reg_951_reg[0]_0 ,
    \ap_CS_fsm_reg[28] ,
    in_a_store_data_ce1,
    in_a_store_keep_address0,
    ap_enable_reg_pp0_iter2_reg_0,
    \mult_acc_keep_reg_926_reg[3]_0 ,
    \mult_acc_strb_reg_931_reg[3]_0 ,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0,
    \mult_acc_data_3_reg_956_reg[31]_0 ,
    \mult_acc_data_4_reg_966_reg[31]_0 ,
    \mult_acc_data_4_reg_966_reg[30]_0 ,
    \mult_acc_data_4_reg_966_reg[29]_0 ,
    \mult_acc_data_4_reg_966_reg[28]_0 ,
    \mult_acc_data_4_reg_966_reg[27]_0 ,
    \mult_acc_data_4_reg_966_reg[26]_0 ,
    \mult_acc_data_4_reg_966_reg[25]_0 ,
    \mult_acc_data_4_reg_966_reg[24]_0 ,
    \mult_acc_data_4_reg_966_reg[23]_0 ,
    \mult_acc_data_4_reg_966_reg[22]_0 ,
    \mult_acc_data_4_reg_966_reg[21]_0 ,
    \mult_acc_data_4_reg_966_reg[20]_0 ,
    \mult_acc_data_4_reg_966_reg[19]_0 ,
    \mult_acc_data_4_reg_966_reg[18]_0 ,
    \mult_acc_data_4_reg_966_reg[17]_0 ,
    \mult_acc_data_4_reg_966_reg[16]_0 ,
    \mult_acc_data_4_reg_966_reg[15]_0 ,
    \mult_acc_data_4_reg_966_reg[14]_0 ,
    \mult_acc_data_4_reg_966_reg[13]_0 ,
    \mult_acc_data_4_reg_966_reg[12]_0 ,
    \mult_acc_data_4_reg_966_reg[11]_0 ,
    \mult_acc_data_4_reg_966_reg[10]_0 ,
    \mult_acc_data_4_reg_966_reg[9]_0 ,
    \mult_acc_data_4_reg_966_reg[8]_0 ,
    \mult_acc_data_4_reg_966_reg[7]_0 ,
    \mult_acc_data_4_reg_966_reg[6]_0 ,
    \mult_acc_data_4_reg_966_reg[5]_0 ,
    \mult_acc_data_4_reg_966_reg[4]_0 ,
    \mult_acc_data_4_reg_966_reg[3]_0 ,
    \mult_acc_data_4_reg_966_reg[2]_0 ,
    \mult_acc_data_4_reg_966_reg[1]_0 ,
    \mult_acc_data_4_reg_966_reg[0]_0 ,
    \mult_acc_strb_reg_931_reg[3]_1 ,
    \mult_acc_keep_reg_926_reg[3]_1 ,
    result_TKEEP1,
    ADDRBWRADDR,
    Q,
    ram0_reg,
    ram0_reg_0,
    ap_loop_init,
    result_TREADY_int_regslice,
    \data_p2_reg[3] ,
    \data_p2_reg[3]_0 ,
    ram0_reg_1,
    ap_done,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg,
    \data_p2_reg[0] ,
    data_p2,
    buff0_reg,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6,
    buff0_reg_7,
    buff0_reg_8,
    ap_clk,
    SS,
    \in_a_store_data_load_1_reg_835_reg[31]_0 ,
    \in_a_store_data_load_3_reg_822_reg[31]_0 ,
    \mult_acc_keep_reg_926_reg[3]_2 ,
    \mult_acc_strb_reg_931_reg[3]_2 ,
    in_a_store_last_q0,
    ap_rst_n,
    buff0_reg_9,
    buff0_reg_10,
    buff0_reg_11,
    buff0_reg_12,
    buff0_reg_13,
    buff0_reg_14,
    buff0_reg_15,
    buff0_reg_16,
    buff0_reg_17,
    buff0_reg_18,
    buff0_reg_19,
    buff0_reg_20,
    buff0_reg_21,
    buff0_reg_22,
    buff0_reg_23);
  output [1:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  output [0:0]ack_in_t_reg;
  output [0:0]ack_in_t_reg_0;
  output in_a_store_data_ce0;
  output [1:0]D;
  output \mult_acc_last_reg_921_reg[0]_0 ;
  output ap_enable_reg_pp0_iter20;
  output mult_acc_last_reg_921;
  output \mult_acc_data_2_reg_951_reg[31]_0 ;
  output \mult_acc_data_2_reg_951_reg[30]_0 ;
  output \mult_acc_data_2_reg_951_reg[29]_0 ;
  output \mult_acc_data_2_reg_951_reg[28]_0 ;
  output \mult_acc_data_2_reg_951_reg[27]_0 ;
  output \mult_acc_data_2_reg_951_reg[26]_0 ;
  output \mult_acc_data_2_reg_951_reg[25]_0 ;
  output \mult_acc_data_2_reg_951_reg[24]_0 ;
  output \mult_acc_data_2_reg_951_reg[23]_0 ;
  output \mult_acc_data_2_reg_951_reg[22]_0 ;
  output \mult_acc_data_2_reg_951_reg[21]_0 ;
  output \mult_acc_data_2_reg_951_reg[20]_0 ;
  output \mult_acc_data_2_reg_951_reg[19]_0 ;
  output \mult_acc_data_2_reg_951_reg[18]_0 ;
  output \mult_acc_data_2_reg_951_reg[17]_0 ;
  output \mult_acc_data_2_reg_951_reg[16]_0 ;
  output \mult_acc_data_2_reg_951_reg[15]_0 ;
  output \mult_acc_data_2_reg_951_reg[14]_0 ;
  output \mult_acc_data_2_reg_951_reg[13]_0 ;
  output \mult_acc_data_2_reg_951_reg[12]_0 ;
  output \mult_acc_data_2_reg_951_reg[11]_0 ;
  output \mult_acc_data_2_reg_951_reg[10]_0 ;
  output \mult_acc_data_2_reg_951_reg[9]_0 ;
  output \mult_acc_data_2_reg_951_reg[8]_0 ;
  output \mult_acc_data_2_reg_951_reg[7]_0 ;
  output \mult_acc_data_2_reg_951_reg[6]_0 ;
  output \mult_acc_data_2_reg_951_reg[5]_0 ;
  output \mult_acc_data_2_reg_951_reg[4]_0 ;
  output \mult_acc_data_2_reg_951_reg[3]_0 ;
  output \mult_acc_data_2_reg_951_reg[2]_0 ;
  output \mult_acc_data_2_reg_951_reg[1]_0 ;
  output \mult_acc_data_2_reg_951_reg[0]_0 ;
  output \ap_CS_fsm_reg[28] ;
  output in_a_store_data_ce1;
  output [4:0]in_a_store_keep_address0;
  output [0:0]ap_enable_reg_pp0_iter2_reg_0;
  output [3:0]\mult_acc_keep_reg_926_reg[3]_0 ;
  output [3:0]\mult_acc_strb_reg_931_reg[3]_0 ;
  output [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  output [31:0]\mult_acc_data_3_reg_956_reg[31]_0 ;
  output \mult_acc_data_4_reg_966_reg[31]_0 ;
  output \mult_acc_data_4_reg_966_reg[30]_0 ;
  output \mult_acc_data_4_reg_966_reg[29]_0 ;
  output \mult_acc_data_4_reg_966_reg[28]_0 ;
  output \mult_acc_data_4_reg_966_reg[27]_0 ;
  output \mult_acc_data_4_reg_966_reg[26]_0 ;
  output \mult_acc_data_4_reg_966_reg[25]_0 ;
  output \mult_acc_data_4_reg_966_reg[24]_0 ;
  output \mult_acc_data_4_reg_966_reg[23]_0 ;
  output \mult_acc_data_4_reg_966_reg[22]_0 ;
  output \mult_acc_data_4_reg_966_reg[21]_0 ;
  output \mult_acc_data_4_reg_966_reg[20]_0 ;
  output \mult_acc_data_4_reg_966_reg[19]_0 ;
  output \mult_acc_data_4_reg_966_reg[18]_0 ;
  output \mult_acc_data_4_reg_966_reg[17]_0 ;
  output \mult_acc_data_4_reg_966_reg[16]_0 ;
  output \mult_acc_data_4_reg_966_reg[15]_0 ;
  output \mult_acc_data_4_reg_966_reg[14]_0 ;
  output \mult_acc_data_4_reg_966_reg[13]_0 ;
  output \mult_acc_data_4_reg_966_reg[12]_0 ;
  output \mult_acc_data_4_reg_966_reg[11]_0 ;
  output \mult_acc_data_4_reg_966_reg[10]_0 ;
  output \mult_acc_data_4_reg_966_reg[9]_0 ;
  output \mult_acc_data_4_reg_966_reg[8]_0 ;
  output \mult_acc_data_4_reg_966_reg[7]_0 ;
  output \mult_acc_data_4_reg_966_reg[6]_0 ;
  output \mult_acc_data_4_reg_966_reg[5]_0 ;
  output \mult_acc_data_4_reg_966_reg[4]_0 ;
  output \mult_acc_data_4_reg_966_reg[3]_0 ;
  output \mult_acc_data_4_reg_966_reg[2]_0 ;
  output \mult_acc_data_4_reg_966_reg[1]_0 ;
  output \mult_acc_data_4_reg_966_reg[0]_0 ;
  output [3:0]\mult_acc_strb_reg_931_reg[3]_1 ;
  output [3:0]\mult_acc_keep_reg_926_reg[3]_1 ;
  output result_TKEEP1;
  output [4:0]ADDRBWRADDR;
  input [2:0]Q;
  input ram0_reg;
  input [0:0]ram0_reg_0;
  input ap_loop_init;
  input result_TREADY_int_regslice;
  input \data_p2_reg[3] ;
  input \data_p2_reg[3]_0 ;
  input ram0_reg_1;
  input ap_done;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  input \data_p2_reg[0] ;
  input data_p2;
  input [31:0]buff0_reg;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input [31:0]buff0_reg_5;
  input [31:0]buff0_reg_6;
  input [31:0]buff0_reg_7;
  input [31:0]buff0_reg_8;
  input ap_clk;
  input [0:0]SS;
  input [31:0]\in_a_store_data_load_1_reg_835_reg[31]_0 ;
  input [31:0]\in_a_store_data_load_3_reg_822_reg[31]_0 ;
  input [3:0]\mult_acc_keep_reg_926_reg[3]_2 ;
  input [3:0]\mult_acc_strb_reg_931_reg[3]_2 ;
  input [0:0]in_a_store_last_q0;
  input ap_rst_n;
  input [31:0]buff0_reg_9;
  input [31:0]buff0_reg_10;
  input [31:0]buff0_reg_11;
  input [31:0]buff0_reg_12;
  input [31:0]buff0_reg_13;
  input [31:0]buff0_reg_14;
  input [31:0]buff0_reg_15;
  input [31:0]buff0_reg_16;
  input [31:0]buff0_reg_17;
  input [31:0]buff0_reg_18;
  input [31:0]buff0_reg_19;
  input [31:0]buff0_reg_20;
  input [31:0]buff0_reg_21;
  input [31:0]buff0_reg_22;
  input [31:0]buff0_reg_23;

  wire [1:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [0:0]ack_in_t_reg;
  wire [0:0]ack_in_t_reg_0;
  wire [31:0]add_ln39_13_fu_575_p2;
  wire [31:0]add_ln39_13_reg_941;
  wire \add_ln39_13_reg_941[11]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[11]_i_9_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[15]_i_9_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[19]_i_9_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[23]_i_9_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[27]_i_9_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[31]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[3]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_2_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_3_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_4_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_5_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_6_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_7_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_8_n_2 ;
  wire \add_ln39_13_reg_941[7]_i_9_n_2 ;
  wire \add_ln39_13_reg_941_reg[11]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[11]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[11]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[11]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[15]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[15]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[15]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[15]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[19]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[19]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[19]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[19]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[23]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[23]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[23]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[23]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[27]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[27]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[27]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[27]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[31]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[31]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[31]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[3]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[3]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[3]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[3]_i_1_n_5 ;
  wire \add_ln39_13_reg_941_reg[7]_i_1_n_2 ;
  wire \add_ln39_13_reg_941_reg[7]_i_1_n_3 ;
  wire \add_ln39_13_reg_941_reg[7]_i_1_n_4 ;
  wire \add_ln39_13_reg_941_reg[7]_i_1_n_5 ;
  wire [31:0]add_ln39_17_fu_587_p2;
  wire [31:0]add_ln39_17_reg_946;
  wire \add_ln39_17_reg_946[11]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[11]_i_9_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[15]_i_9_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[19]_i_9_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[23]_i_9_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[27]_i_9_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[31]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[3]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_2_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_3_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_4_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_5_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_6_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_7_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_8_n_2 ;
  wire \add_ln39_17_reg_946[7]_i_9_n_2 ;
  wire \add_ln39_17_reg_946_reg[11]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[11]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[11]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[11]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[15]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[15]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[15]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[15]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[19]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[19]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[19]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[19]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[23]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[23]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[23]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[23]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[27]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[27]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[27]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[27]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[31]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[31]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[31]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[3]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[3]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[3]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[3]_i_1_n_5 ;
  wire \add_ln39_17_reg_946_reg[7]_i_1_n_2 ;
  wire \add_ln39_17_reg_946_reg[7]_i_1_n_3 ;
  wire \add_ln39_17_reg_946_reg[7]_i_1_n_4 ;
  wire \add_ln39_17_reg_946_reg[7]_i_1_n_5 ;
  wire [31:0]add_ln39_21_fu_618_p2;
  wire [31:0]add_ln39_21_reg_961;
  wire \add_ln39_21_reg_961[11]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[11]_i_9_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[15]_i_9_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[19]_i_9_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[23]_i_9_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[27]_i_9_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[31]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[3]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_2_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_3_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_4_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_5_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_6_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_7_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_8_n_2 ;
  wire \add_ln39_21_reg_961[7]_i_9_n_2 ;
  wire \add_ln39_21_reg_961_reg[11]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[11]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[11]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[11]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[15]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[15]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[15]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[15]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[19]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[19]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[19]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[19]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[23]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[23]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[23]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[23]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[27]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[27]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[27]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[27]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[31]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[31]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[31]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[3]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[3]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[3]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[3]_i_1_n_5 ;
  wire \add_ln39_21_reg_961_reg[7]_i_1_n_2 ;
  wire \add_ln39_21_reg_961_reg[7]_i_1_n_3 ;
  wire \add_ln39_21_reg_961_reg[7]_i_1_n_4 ;
  wire \add_ln39_21_reg_961_reg[7]_i_1_n_5 ;
  wire [31:0]add_ln39_5_fu_532_p2;
  wire [31:0]add_ln39_5_reg_906;
  wire \add_ln39_5_reg_906[11]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[11]_i_9_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[15]_i_9_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[19]_i_9_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[23]_i_9_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[27]_i_9_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[31]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[3]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_2_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_3_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_4_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_5_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_6_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_7_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_8_n_2 ;
  wire \add_ln39_5_reg_906[7]_i_9_n_2 ;
  wire \add_ln39_5_reg_906_reg[11]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[11]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[11]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[11]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[15]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[15]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[15]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[15]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[19]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[19]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[19]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[19]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[23]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[23]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[23]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[23]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[27]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[27]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[27]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[27]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[31]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[31]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[31]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[3]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[3]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[3]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[3]_i_1_n_5 ;
  wire \add_ln39_5_reg_906_reg[7]_i_1_n_2 ;
  wire \add_ln39_5_reg_906_reg[7]_i_1_n_3 ;
  wire \add_ln39_5_reg_906_reg[7]_i_1_n_4 ;
  wire \add_ln39_5_reg_906_reg[7]_i_1_n_5 ;
  wire [31:0]add_ln39_9_fu_543_p2;
  wire [31:0]add_ln39_9_reg_911;
  wire \add_ln39_9_reg_911[11]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[11]_i_9_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[15]_i_9_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[19]_i_9_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[23]_i_9_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[27]_i_9_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[31]_i_9_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[3]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_2_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_3_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_4_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_5_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_6_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_7_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_8_n_2 ;
  wire \add_ln39_9_reg_911[7]_i_9_n_2 ;
  wire \add_ln39_9_reg_911_reg[11]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[11]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[11]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[11]_i_1_n_5 ;
  wire \add_ln39_9_reg_911_reg[15]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[15]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[15]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[15]_i_1_n_5 ;
  wire \add_ln39_9_reg_911_reg[19]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[19]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[19]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[19]_i_1_n_5 ;
  wire \add_ln39_9_reg_911_reg[23]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[23]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[23]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[23]_i_1_n_5 ;
  wire \add_ln39_9_reg_911_reg[27]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[27]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[27]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[27]_i_1_n_5 ;
  wire \add_ln39_9_reg_911_reg[31]_i_2_n_3 ;
  wire \add_ln39_9_reg_911_reg[31]_i_2_n_4 ;
  wire \add_ln39_9_reg_911_reg[31]_i_2_n_5 ;
  wire \add_ln39_9_reg_911_reg[3]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[3]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[3]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[3]_i_1_n_5 ;
  wire \add_ln39_9_reg_911_reg[7]_i_1_n_2 ;
  wire \add_ln39_9_reg_911_reg[7]_i_1_n_3 ;
  wire \add_ln39_9_reg_911_reg[7]_i_1_n_4 ;
  wire \add_ln39_9_reg_911_reg[7]_i_1_n_5 ;
  wire [4:2]add_ln40_fu_507_p2;
  wire \ap_CS_fsm[2]_i_2_n_2 ;
  wire \ap_CS_fsm[2]_i_4_n_2 ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm124_out;
  wire ap_clk;
  wire ap_done;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_2;
  wire ap_loop_init;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_i;
  wire [31:0]buff0_reg;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_10;
  wire [31:0]buff0_reg_11;
  wire [31:0]buff0_reg_12;
  wire [31:0]buff0_reg_13;
  wire [31:0]buff0_reg_14;
  wire [31:0]buff0_reg_15;
  wire [31:0]buff0_reg_16;
  wire [31:0]buff0_reg_17;
  wire [31:0]buff0_reg_18;
  wire [31:0]buff0_reg_19;
  wire [31:0]buff0_reg_2;
  wire [31:0]buff0_reg_20;
  wire [31:0]buff0_reg_21;
  wire [31:0]buff0_reg_22;
  wire [31:0]buff0_reg_23;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire [31:0]buff0_reg_5;
  wire [31:0]buff0_reg_6;
  wire [31:0]buff0_reg_7;
  wire [31:0]buff0_reg_8;
  wire [31:0]buff0_reg_9;
  wire [31:16]buff0_reg__1;
  wire [31:16]buff0_reg__1_0;
  wire [31:16]buff0_reg__1_1;
  wire [31:16]buff0_reg__1_2;
  wire [31:16]buff0_reg__1_3;
  wire [31:0]data4;
  wire \data_p1[11]_i_10_n_2 ;
  wire \data_p1[11]_i_11_n_2 ;
  wire \data_p1[11]_i_12_n_2 ;
  wire \data_p1[11]_i_5_n_2 ;
  wire \data_p1[11]_i_6_n_2 ;
  wire \data_p1[11]_i_7_n_2 ;
  wire \data_p1[11]_i_8_n_2 ;
  wire \data_p1[11]_i_9_n_2 ;
  wire \data_p1[15]_i_10_n_2 ;
  wire \data_p1[15]_i_11_n_2 ;
  wire \data_p1[15]_i_12_n_2 ;
  wire \data_p1[15]_i_5_n_2 ;
  wire \data_p1[15]_i_6_n_2 ;
  wire \data_p1[15]_i_7_n_2 ;
  wire \data_p1[15]_i_8_n_2 ;
  wire \data_p1[15]_i_9_n_2 ;
  wire \data_p1[19]_i_10_n_2 ;
  wire \data_p1[19]_i_11_n_2 ;
  wire \data_p1[19]_i_12_n_2 ;
  wire \data_p1[19]_i_5_n_2 ;
  wire \data_p1[19]_i_6_n_2 ;
  wire \data_p1[19]_i_7_n_2 ;
  wire \data_p1[19]_i_8_n_2 ;
  wire \data_p1[19]_i_9_n_2 ;
  wire \data_p1[23]_i_10_n_2 ;
  wire \data_p1[23]_i_11_n_2 ;
  wire \data_p1[23]_i_12_n_2 ;
  wire \data_p1[23]_i_5_n_2 ;
  wire \data_p1[23]_i_6_n_2 ;
  wire \data_p1[23]_i_7_n_2 ;
  wire \data_p1[23]_i_8_n_2 ;
  wire \data_p1[23]_i_9_n_2 ;
  wire \data_p1[27]_i_10_n_2 ;
  wire \data_p1[27]_i_11_n_2 ;
  wire \data_p1[27]_i_12_n_2 ;
  wire \data_p1[27]_i_5_n_2 ;
  wire \data_p1[27]_i_6_n_2 ;
  wire \data_p1[27]_i_7_n_2 ;
  wire \data_p1[27]_i_8_n_2 ;
  wire \data_p1[27]_i_9_n_2 ;
  wire \data_p1[31]_i_10_n_2 ;
  wire \data_p1[31]_i_11_n_2 ;
  wire \data_p1[31]_i_12_n_2 ;
  wire \data_p1[31]_i_13_n_2 ;
  wire \data_p1[31]_i_14_n_2 ;
  wire \data_p1[31]_i_15_n_2 ;
  wire \data_p1[31]_i_6_n_2 ;
  wire \data_p1[31]_i_8_n_2 ;
  wire \data_p1[31]_i_9_n_2 ;
  wire \data_p1[3]_i_10_n_2 ;
  wire \data_p1[3]_i_11_n_2 ;
  wire \data_p1[3]_i_5_n_2 ;
  wire \data_p1[3]_i_6_n_2 ;
  wire \data_p1[3]_i_7_n_2 ;
  wire \data_p1[3]_i_8_n_2 ;
  wire \data_p1[3]_i_9_n_2 ;
  wire \data_p1[7]_i_10_n_2 ;
  wire \data_p1[7]_i_11_n_2 ;
  wire \data_p1[7]_i_12_n_2 ;
  wire \data_p1[7]_i_5_n_2 ;
  wire \data_p1[7]_i_6_n_2 ;
  wire \data_p1[7]_i_7_n_2 ;
  wire \data_p1[7]_i_8_n_2 ;
  wire \data_p1[7]_i_9_n_2 ;
  wire \data_p1_reg[11]_i_4_n_2 ;
  wire \data_p1_reg[11]_i_4_n_3 ;
  wire \data_p1_reg[11]_i_4_n_4 ;
  wire \data_p1_reg[11]_i_4_n_5 ;
  wire \data_p1_reg[15]_i_4_n_2 ;
  wire \data_p1_reg[15]_i_4_n_3 ;
  wire \data_p1_reg[15]_i_4_n_4 ;
  wire \data_p1_reg[15]_i_4_n_5 ;
  wire \data_p1_reg[19]_i_4_n_2 ;
  wire \data_p1_reg[19]_i_4_n_3 ;
  wire \data_p1_reg[19]_i_4_n_4 ;
  wire \data_p1_reg[19]_i_4_n_5 ;
  wire \data_p1_reg[23]_i_4_n_2 ;
  wire \data_p1_reg[23]_i_4_n_3 ;
  wire \data_p1_reg[23]_i_4_n_4 ;
  wire \data_p1_reg[23]_i_4_n_5 ;
  wire \data_p1_reg[27]_i_4_n_2 ;
  wire \data_p1_reg[27]_i_4_n_3 ;
  wire \data_p1_reg[27]_i_4_n_4 ;
  wire \data_p1_reg[27]_i_4_n_5 ;
  wire \data_p1_reg[31]_i_7_n_3 ;
  wire \data_p1_reg[31]_i_7_n_4 ;
  wire \data_p1_reg[31]_i_7_n_5 ;
  wire \data_p1_reg[3]_i_4_n_2 ;
  wire \data_p1_reg[3]_i_4_n_3 ;
  wire \data_p1_reg[3]_i_4_n_4 ;
  wire \data_p1_reg[3]_i_4_n_5 ;
  wire \data_p1_reg[7]_i_4_n_2 ;
  wire \data_p1_reg[7]_i_4_n_3 ;
  wire \data_p1_reg[7]_i_4_n_4 ;
  wire \data_p1_reg[7]_i_4_n_5 ;
  wire data_p2;
  wire \data_p2[0]_i_2_n_2 ;
  wire \data_p2[10]_i_2_n_2 ;
  wire \data_p2[11]_i_2_n_2 ;
  wire \data_p2[12]_i_2_n_2 ;
  wire \data_p2[13]_i_2_n_2 ;
  wire \data_p2[14]_i_2_n_2 ;
  wire \data_p2[15]_i_2_n_2 ;
  wire \data_p2[16]_i_2_n_2 ;
  wire \data_p2[17]_i_2_n_2 ;
  wire \data_p2[18]_i_2_n_2 ;
  wire \data_p2[19]_i_2_n_2 ;
  wire \data_p2[1]_i_2_n_2 ;
  wire \data_p2[20]_i_2_n_2 ;
  wire \data_p2[21]_i_2_n_2 ;
  wire \data_p2[22]_i_2_n_2 ;
  wire \data_p2[23]_i_2_n_2 ;
  wire \data_p2[24]_i_2_n_2 ;
  wire \data_p2[25]_i_2_n_2 ;
  wire \data_p2[26]_i_2_n_2 ;
  wire \data_p2[27]_i_2_n_2 ;
  wire \data_p2[28]_i_2_n_2 ;
  wire \data_p2[29]_i_2_n_2 ;
  wire \data_p2[2]_i_2_n_2 ;
  wire \data_p2[30]_i_2_n_2 ;
  wire \data_p2[31]_i_3_n_2 ;
  wire \data_p2[3]_i_2__1_n_2 ;
  wire \data_p2[4]_i_2_n_2 ;
  wire \data_p2[5]_i_2_n_2 ;
  wire \data_p2[6]_i_2_n_2 ;
  wire \data_p2[7]_i_2_n_2 ;
  wire \data_p2[8]_i_2_n_2 ;
  wire \data_p2[9]_i_2_n_2 ;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[3] ;
  wire \data_p2_reg[3]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  wire grp_fu_383_ce;
  wire grp_fu_391_p024_out;
  wire \i_1_fu_122_reg_n_2_[0] ;
  wire \i_1_fu_122_reg_n_2_[1] ;
  wire \i_1_fu_122_reg_n_2_[2] ;
  wire icmp_ln30_fu_439_p2;
  wire icmp_ln30_reg_766;
  wire icmp_ln30_reg_766_pp0_iter1_reg;
  wire in_a_store_data_ce0;
  wire in_a_store_data_ce1;
  wire [31:0]in_a_store_data_load_1_reg_835;
  wire in_a_store_data_load_1_reg_8350;
  wire [31:0]\in_a_store_data_load_1_reg_835_reg[31]_0 ;
  wire [31:0]in_a_store_data_load_2_reg_814;
  wire in_a_store_data_load_2_reg_8140;
  wire [31:0]in_a_store_data_load_3_reg_822;
  wire [31:0]\in_a_store_data_load_3_reg_822_reg[31]_0 ;
  wire [31:0]in_a_store_data_load_4_reg_843;
  wire [31:0]in_a_store_data_load_reg_783;
  wire in_a_store_data_load_reg_7830;
  wire [4:0]in_a_store_keep_address0;
  wire [0:0]in_a_store_last_q0;
  wire mul_32s_32s_32_2_1_U10_n_18;
  wire mul_32s_32s_32_2_1_U10_n_19;
  wire mul_32s_32s_32_2_1_U10_n_20;
  wire mul_32s_32s_32_2_1_U10_n_21;
  wire mul_32s_32s_32_2_1_U10_n_22;
  wire mul_32s_32s_32_2_1_U10_n_23;
  wire mul_32s_32s_32_2_1_U10_n_24;
  wire mul_32s_32s_32_2_1_U10_n_25;
  wire mul_32s_32s_32_2_1_U10_n_26;
  wire mul_32s_32s_32_2_1_U10_n_27;
  wire mul_32s_32s_32_2_1_U10_n_28;
  wire mul_32s_32s_32_2_1_U10_n_29;
  wire mul_32s_32s_32_2_1_U10_n_30;
  wire mul_32s_32s_32_2_1_U10_n_31;
  wire mul_32s_32s_32_2_1_U10_n_32;
  wire mul_32s_32s_32_2_1_U10_n_33;
  wire mul_32s_32s_32_2_1_U11_n_18;
  wire mul_32s_32s_32_2_1_U11_n_19;
  wire mul_32s_32s_32_2_1_U11_n_20;
  wire mul_32s_32s_32_2_1_U11_n_21;
  wire mul_32s_32s_32_2_1_U11_n_22;
  wire mul_32s_32s_32_2_1_U11_n_23;
  wire mul_32s_32s_32_2_1_U11_n_24;
  wire mul_32s_32s_32_2_1_U11_n_25;
  wire mul_32s_32s_32_2_1_U11_n_26;
  wire mul_32s_32s_32_2_1_U11_n_27;
  wire mul_32s_32s_32_2_1_U11_n_28;
  wire mul_32s_32s_32_2_1_U11_n_29;
  wire mul_32s_32s_32_2_1_U11_n_30;
  wire mul_32s_32s_32_2_1_U11_n_31;
  wire mul_32s_32s_32_2_1_U11_n_32;
  wire mul_32s_32s_32_2_1_U11_n_33;
  wire mul_32s_32s_32_2_1_U12_n_18;
  wire mul_32s_32s_32_2_1_U12_n_19;
  wire mul_32s_32s_32_2_1_U12_n_20;
  wire mul_32s_32s_32_2_1_U12_n_21;
  wire mul_32s_32s_32_2_1_U12_n_22;
  wire mul_32s_32s_32_2_1_U12_n_23;
  wire mul_32s_32s_32_2_1_U12_n_24;
  wire mul_32s_32s_32_2_1_U12_n_25;
  wire mul_32s_32s_32_2_1_U12_n_26;
  wire mul_32s_32s_32_2_1_U12_n_27;
  wire mul_32s_32s_32_2_1_U12_n_28;
  wire mul_32s_32s_32_2_1_U12_n_29;
  wire mul_32s_32s_32_2_1_U12_n_30;
  wire mul_32s_32s_32_2_1_U12_n_31;
  wire mul_32s_32s_32_2_1_U12_n_32;
  wire mul_32s_32s_32_2_1_U12_n_33;
  wire mul_32s_32s_32_2_1_U13_n_18;
  wire mul_32s_32s_32_2_1_U13_n_19;
  wire mul_32s_32s_32_2_1_U13_n_20;
  wire mul_32s_32s_32_2_1_U13_n_21;
  wire mul_32s_32s_32_2_1_U13_n_22;
  wire mul_32s_32s_32_2_1_U13_n_23;
  wire mul_32s_32s_32_2_1_U13_n_24;
  wire mul_32s_32s_32_2_1_U13_n_25;
  wire mul_32s_32s_32_2_1_U13_n_26;
  wire mul_32s_32s_32_2_1_U13_n_27;
  wire mul_32s_32s_32_2_1_U13_n_28;
  wire mul_32s_32s_32_2_1_U13_n_29;
  wire mul_32s_32s_32_2_1_U13_n_30;
  wire mul_32s_32s_32_2_1_U13_n_31;
  wire mul_32s_32s_32_2_1_U13_n_32;
  wire mul_32s_32s_32_2_1_U13_n_33;
  wire mul_32s_32s_32_2_1_U9_n_10;
  wire mul_32s_32s_32_2_1_U9_n_11;
  wire mul_32s_32s_32_2_1_U9_n_12;
  wire mul_32s_32s_32_2_1_U9_n_13;
  wire mul_32s_32s_32_2_1_U9_n_14;
  wire mul_32s_32s_32_2_1_U9_n_15;
  wire mul_32s_32s_32_2_1_U9_n_16;
  wire mul_32s_32s_32_2_1_U9_n_17;
  wire mul_32s_32s_32_2_1_U9_n_18;
  wire mul_32s_32s_32_2_1_U9_n_19;
  wire mul_32s_32s_32_2_1_U9_n_20;
  wire mul_32s_32s_32_2_1_U9_n_21;
  wire mul_32s_32s_32_2_1_U9_n_22;
  wire mul_32s_32s_32_2_1_U9_n_23;
  wire mul_32s_32s_32_2_1_U9_n_24;
  wire mul_32s_32s_32_2_1_U9_n_25;
  wire mul_32s_32s_32_2_1_U9_n_26;
  wire mul_32s_32s_32_2_1_U9_n_27;
  wire mul_32s_32s_32_2_1_U9_n_28;
  wire mul_32s_32s_32_2_1_U9_n_29;
  wire mul_32s_32s_32_2_1_U9_n_3;
  wire mul_32s_32s_32_2_1_U9_n_30;
  wire mul_32s_32s_32_2_1_U9_n_31;
  wire mul_32s_32s_32_2_1_U9_n_32;
  wire mul_32s_32s_32_2_1_U9_n_33;
  wire mul_32s_32s_32_2_1_U9_n_34;
  wire mul_32s_32s_32_2_1_U9_n_35;
  wire mul_32s_32s_32_2_1_U9_n_36;
  wire mul_32s_32s_32_2_1_U9_n_37;
  wire mul_32s_32s_32_2_1_U9_n_38;
  wire mul_32s_32s_32_2_1_U9_n_39;
  wire mul_32s_32s_32_2_1_U9_n_4;
  wire mul_32s_32s_32_2_1_U9_n_41;
  wire mul_32s_32s_32_2_1_U9_n_42;
  wire mul_32s_32s_32_2_1_U9_n_5;
  wire mul_32s_32s_32_2_1_U9_n_59;
  wire mul_32s_32s_32_2_1_U9_n_6;
  wire mul_32s_32s_32_2_1_U9_n_60;
  wire mul_32s_32s_32_2_1_U9_n_61;
  wire mul_32s_32s_32_2_1_U9_n_62;
  wire mul_32s_32s_32_2_1_U9_n_63;
  wire mul_32s_32s_32_2_1_U9_n_64;
  wire mul_32s_32s_32_2_1_U9_n_65;
  wire mul_32s_32s_32_2_1_U9_n_66;
  wire mul_32s_32s_32_2_1_U9_n_67;
  wire mul_32s_32s_32_2_1_U9_n_68;
  wire mul_32s_32s_32_2_1_U9_n_69;
  wire mul_32s_32s_32_2_1_U9_n_7;
  wire mul_32s_32s_32_2_1_U9_n_70;
  wire mul_32s_32s_32_2_1_U9_n_71;
  wire mul_32s_32s_32_2_1_U9_n_72;
  wire mul_32s_32s_32_2_1_U9_n_73;
  wire mul_32s_32s_32_2_1_U9_n_74;
  wire mul_32s_32s_32_2_1_U9_n_8;
  wire mul_32s_32s_32_2_1_U9_n_9;
  wire [31:0]mul_ln39_11_reg_886;
  wire mul_ln39_11_reg_8860;
  wire [31:0]mul_ln39_12_reg_851;
  wire [31:0]mul_ln39_17_reg_856;
  wire [31:0]mul_ln39_18_reg_916;
  wire [31:0]mul_ln39_1_reg_866;
  wire [31:0]mul_ln39_22_reg_861;
  wire [31:0]mul_ln39_22_reg_861_pp0_iter1_reg;
  wire [31:0]mul_ln39_4_reg_871;
  wire [31:0]mul_ln39_6_reg_876;
  wire [31:0]mul_ln39_9_reg_881;
  wire [31:0]mult_acc_data_1_fu_565_p2;
  wire [31:0]mult_acc_data_1_reg_936;
  wire \mult_acc_data_1_reg_936[11]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[11]_i_9_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[15]_i_9_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[19]_i_9_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[23]_i_9_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[27]_i_9_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[31]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[3]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_2_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_3_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_4_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_5_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_6_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_7_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_8_n_2 ;
  wire \mult_acc_data_1_reg_936[7]_i_9_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[11]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[11]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[11]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[11]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[15]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[15]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[15]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[15]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[19]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[19]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[19]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[19]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[23]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[23]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[23]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[23]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[27]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[27]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[27]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[27]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[31]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[31]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[31]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[3]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[3]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[3]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[3]_i_1_n_5 ;
  wire \mult_acc_data_1_reg_936_reg[7]_i_1_n_2 ;
  wire \mult_acc_data_1_reg_936_reg[7]_i_1_n_3 ;
  wire \mult_acc_data_1_reg_936_reg[7]_i_1_n_4 ;
  wire \mult_acc_data_1_reg_936_reg[7]_i_1_n_5 ;
  wire [31:0]mult_acc_data_2_fu_597_p2;
  wire [31:0]mult_acc_data_2_reg_951;
  wire \mult_acc_data_2_reg_951[11]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[11]_i_9_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[15]_i_9_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[19]_i_9_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[23]_i_9_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[27]_i_9_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[31]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[3]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_2_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_3_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_4_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_5_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_6_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_7_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_8_n_2 ;
  wire \mult_acc_data_2_reg_951[7]_i_9_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[0]_0 ;
  wire \mult_acc_data_2_reg_951_reg[10]_0 ;
  wire \mult_acc_data_2_reg_951_reg[11]_0 ;
  wire \mult_acc_data_2_reg_951_reg[11]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[11]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[11]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[11]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[12]_0 ;
  wire \mult_acc_data_2_reg_951_reg[13]_0 ;
  wire \mult_acc_data_2_reg_951_reg[14]_0 ;
  wire \mult_acc_data_2_reg_951_reg[15]_0 ;
  wire \mult_acc_data_2_reg_951_reg[15]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[15]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[15]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[15]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[16]_0 ;
  wire \mult_acc_data_2_reg_951_reg[17]_0 ;
  wire \mult_acc_data_2_reg_951_reg[18]_0 ;
  wire \mult_acc_data_2_reg_951_reg[19]_0 ;
  wire \mult_acc_data_2_reg_951_reg[19]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[19]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[19]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[19]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[1]_0 ;
  wire \mult_acc_data_2_reg_951_reg[20]_0 ;
  wire \mult_acc_data_2_reg_951_reg[21]_0 ;
  wire \mult_acc_data_2_reg_951_reg[22]_0 ;
  wire \mult_acc_data_2_reg_951_reg[23]_0 ;
  wire \mult_acc_data_2_reg_951_reg[23]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[23]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[23]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[23]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[24]_0 ;
  wire \mult_acc_data_2_reg_951_reg[25]_0 ;
  wire \mult_acc_data_2_reg_951_reg[26]_0 ;
  wire \mult_acc_data_2_reg_951_reg[27]_0 ;
  wire \mult_acc_data_2_reg_951_reg[27]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[27]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[27]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[27]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[28]_0 ;
  wire \mult_acc_data_2_reg_951_reg[29]_0 ;
  wire \mult_acc_data_2_reg_951_reg[2]_0 ;
  wire \mult_acc_data_2_reg_951_reg[30]_0 ;
  wire \mult_acc_data_2_reg_951_reg[31]_0 ;
  wire \mult_acc_data_2_reg_951_reg[31]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[31]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[31]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[3]_0 ;
  wire \mult_acc_data_2_reg_951_reg[3]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[3]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[3]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[3]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[4]_0 ;
  wire \mult_acc_data_2_reg_951_reg[5]_0 ;
  wire \mult_acc_data_2_reg_951_reg[6]_0 ;
  wire \mult_acc_data_2_reg_951_reg[7]_0 ;
  wire \mult_acc_data_2_reg_951_reg[7]_i_1_n_2 ;
  wire \mult_acc_data_2_reg_951_reg[7]_i_1_n_3 ;
  wire \mult_acc_data_2_reg_951_reg[7]_i_1_n_4 ;
  wire \mult_acc_data_2_reg_951_reg[7]_i_1_n_5 ;
  wire \mult_acc_data_2_reg_951_reg[8]_0 ;
  wire \mult_acc_data_2_reg_951_reg[9]_0 ;
  wire [31:0]mult_acc_data_3_fu_607_p2;
  wire [31:0]mult_acc_data_3_reg_956;
  wire \mult_acc_data_3_reg_956[11]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[11]_i_9_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[15]_i_9_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[19]_i_9_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[23]_i_9_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[27]_i_9_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[31]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[3]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_2_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_3_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_4_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_5_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_6_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_7_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_8_n_2 ;
  wire \mult_acc_data_3_reg_956[7]_i_9_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[11]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[11]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[11]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[11]_i_1_n_5 ;
  wire \mult_acc_data_3_reg_956_reg[15]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[15]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[15]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[15]_i_1_n_5 ;
  wire \mult_acc_data_3_reg_956_reg[19]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[19]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[19]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[19]_i_1_n_5 ;
  wire \mult_acc_data_3_reg_956_reg[23]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[23]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[23]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[23]_i_1_n_5 ;
  wire \mult_acc_data_3_reg_956_reg[27]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[27]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[27]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[27]_i_1_n_5 ;
  wire [31:0]\mult_acc_data_3_reg_956_reg[31]_0 ;
  wire \mult_acc_data_3_reg_956_reg[31]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[31]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[31]_i_1_n_5 ;
  wire \mult_acc_data_3_reg_956_reg[3]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[3]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[3]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[3]_i_1_n_5 ;
  wire \mult_acc_data_3_reg_956_reg[7]_i_1_n_2 ;
  wire \mult_acc_data_3_reg_956_reg[7]_i_1_n_3 ;
  wire \mult_acc_data_3_reg_956_reg[7]_i_1_n_4 ;
  wire \mult_acc_data_3_reg_956_reg[7]_i_1_n_5 ;
  wire [31:0]mult_acc_data_4_fu_629_p2;
  wire [31:0]mult_acc_data_4_reg_966;
  wire \mult_acc_data_4_reg_966[11]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[11]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[15]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[19]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[23]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[27]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[31]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[3]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_2_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_3_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_4_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_5_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_6_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_7_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_8_n_2 ;
  wire \mult_acc_data_4_reg_966[7]_i_9_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[0]_0 ;
  wire \mult_acc_data_4_reg_966_reg[10]_0 ;
  wire \mult_acc_data_4_reg_966_reg[11]_0 ;
  wire \mult_acc_data_4_reg_966_reg[11]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[11]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[11]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[11]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[12]_0 ;
  wire \mult_acc_data_4_reg_966_reg[13]_0 ;
  wire \mult_acc_data_4_reg_966_reg[14]_0 ;
  wire \mult_acc_data_4_reg_966_reg[15]_0 ;
  wire \mult_acc_data_4_reg_966_reg[15]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[15]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[15]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[15]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[16]_0 ;
  wire \mult_acc_data_4_reg_966_reg[17]_0 ;
  wire \mult_acc_data_4_reg_966_reg[18]_0 ;
  wire \mult_acc_data_4_reg_966_reg[19]_0 ;
  wire \mult_acc_data_4_reg_966_reg[19]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[19]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[19]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[19]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[1]_0 ;
  wire \mult_acc_data_4_reg_966_reg[20]_0 ;
  wire \mult_acc_data_4_reg_966_reg[21]_0 ;
  wire \mult_acc_data_4_reg_966_reg[22]_0 ;
  wire \mult_acc_data_4_reg_966_reg[23]_0 ;
  wire \mult_acc_data_4_reg_966_reg[23]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[23]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[23]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[23]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[24]_0 ;
  wire \mult_acc_data_4_reg_966_reg[25]_0 ;
  wire \mult_acc_data_4_reg_966_reg[26]_0 ;
  wire \mult_acc_data_4_reg_966_reg[27]_0 ;
  wire \mult_acc_data_4_reg_966_reg[27]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[27]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[27]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[27]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[28]_0 ;
  wire \mult_acc_data_4_reg_966_reg[29]_0 ;
  wire \mult_acc_data_4_reg_966_reg[2]_0 ;
  wire \mult_acc_data_4_reg_966_reg[30]_0 ;
  wire \mult_acc_data_4_reg_966_reg[31]_0 ;
  wire \mult_acc_data_4_reg_966_reg[31]_i_2_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[31]_i_2_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[31]_i_2_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[3]_0 ;
  wire \mult_acc_data_4_reg_966_reg[3]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[3]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[3]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[3]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[4]_0 ;
  wire \mult_acc_data_4_reg_966_reg[5]_0 ;
  wire \mult_acc_data_4_reg_966_reg[6]_0 ;
  wire \mult_acc_data_4_reg_966_reg[7]_0 ;
  wire \mult_acc_data_4_reg_966_reg[7]_i_1_n_2 ;
  wire \mult_acc_data_4_reg_966_reg[7]_i_1_n_3 ;
  wire \mult_acc_data_4_reg_966_reg[7]_i_1_n_4 ;
  wire \mult_acc_data_4_reg_966_reg[7]_i_1_n_5 ;
  wire \mult_acc_data_4_reg_966_reg[8]_0 ;
  wire \mult_acc_data_4_reg_966_reg[9]_0 ;
  wire [3:0]\mult_acc_keep_reg_926_reg[3]_0 ;
  wire [3:0]\mult_acc_keep_reg_926_reg[3]_1 ;
  wire [3:0]\mult_acc_keep_reg_926_reg[3]_2 ;
  wire mult_acc_last_reg_921;
  wire \mult_acc_last_reg_921_reg[0]_0 ;
  wire [3:0]\mult_acc_strb_reg_931_reg[3]_0 ;
  wire [3:0]\mult_acc_strb_reg_931_reg[3]_1 ;
  wire [3:0]\mult_acc_strb_reg_931_reg[3]_2 ;
  wire ram0_reg;
  wire [0:0]ram0_reg_0;
  wire ram0_reg_1;
  wire ram0_reg_i_14_n_2;
  wire ram0_reg_i_23_n_2;
  wire [31:0]reg_403;
  wire reg_4030;
  wire [31:0]reg_407;
  wire [31:0]reg_411;
  wire reg_4110;
  wire [31:0]reg_415;
  wire [31:0]reg_419;
  wire reg_4190;
  wire [31:0]reg_423;
  wire [31:0]reg_427;
  wire reg_4270;
  wire result_TDATA1;
  wire result_TDATA112_out;
  wire result_TDATA113_out;
  wire result_TKEEP1;
  wire result_TREADY_int_regslice;
  wire [4:2]trunc_ln40_fu_478_p1;
  wire [4:0]trunc_ln40_reg_770;
  wire [3:3]\NLW_add_ln39_13_reg_941_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_17_reg_946_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_21_reg_961_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_5_reg_906_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln39_9_reg_911_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_p1_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_mult_acc_data_1_reg_936_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mult_acc_data_2_reg_951_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mult_acc_data_3_reg_956_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mult_acc_data_4_reg_966_reg[31]_i_2_CO_UNCONNECTED ;

  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[11]_i_2 
       (.I0(mul_ln39_11_reg_886[10]),
        .I1(reg_411[10]),
        .I2(reg_427[10]),
        .O(\add_ln39_13_reg_941[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[11]_i_3 
       (.I0(mul_ln39_11_reg_886[9]),
        .I1(reg_411[9]),
        .I2(reg_427[9]),
        .O(\add_ln39_13_reg_941[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[11]_i_4 
       (.I0(mul_ln39_11_reg_886[8]),
        .I1(reg_411[8]),
        .I2(reg_427[8]),
        .O(\add_ln39_13_reg_941[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[11]_i_5 
       (.I0(mul_ln39_11_reg_886[7]),
        .I1(reg_411[7]),
        .I2(reg_427[7]),
        .O(\add_ln39_13_reg_941[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[11]_i_6 
       (.I0(mul_ln39_11_reg_886[11]),
        .I1(reg_411[11]),
        .I2(reg_427[11]),
        .I3(\add_ln39_13_reg_941[11]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[11]_i_7 
       (.I0(mul_ln39_11_reg_886[10]),
        .I1(reg_411[10]),
        .I2(reg_427[10]),
        .I3(\add_ln39_13_reg_941[11]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[11]_i_8 
       (.I0(mul_ln39_11_reg_886[9]),
        .I1(reg_411[9]),
        .I2(reg_427[9]),
        .I3(\add_ln39_13_reg_941[11]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[11]_i_9 
       (.I0(mul_ln39_11_reg_886[8]),
        .I1(reg_411[8]),
        .I2(reg_427[8]),
        .I3(\add_ln39_13_reg_941[11]_i_5_n_2 ),
        .O(\add_ln39_13_reg_941[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[15]_i_2 
       (.I0(mul_ln39_11_reg_886[14]),
        .I1(reg_411[14]),
        .I2(reg_427[14]),
        .O(\add_ln39_13_reg_941[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[15]_i_3 
       (.I0(mul_ln39_11_reg_886[13]),
        .I1(reg_411[13]),
        .I2(reg_427[13]),
        .O(\add_ln39_13_reg_941[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[15]_i_4 
       (.I0(mul_ln39_11_reg_886[12]),
        .I1(reg_411[12]),
        .I2(reg_427[12]),
        .O(\add_ln39_13_reg_941[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[15]_i_5 
       (.I0(mul_ln39_11_reg_886[11]),
        .I1(reg_411[11]),
        .I2(reg_427[11]),
        .O(\add_ln39_13_reg_941[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair211" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[15]_i_6 
       (.I0(mul_ln39_11_reg_886[15]),
        .I1(reg_411[15]),
        .I2(reg_427[15]),
        .I3(\add_ln39_13_reg_941[15]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair210" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[15]_i_7 
       (.I0(mul_ln39_11_reg_886[14]),
        .I1(reg_411[14]),
        .I2(reg_427[14]),
        .I3(\add_ln39_13_reg_941[15]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[15]_i_8 
       (.I0(mul_ln39_11_reg_886[13]),
        .I1(reg_411[13]),
        .I2(reg_427[13]),
        .I3(\add_ln39_13_reg_941[15]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[15]_i_9 
       (.I0(mul_ln39_11_reg_886[12]),
        .I1(reg_411[12]),
        .I2(reg_427[12]),
        .I3(\add_ln39_13_reg_941[15]_i_5_n_2 ),
        .O(\add_ln39_13_reg_941[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair214" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[19]_i_2 
       (.I0(mul_ln39_11_reg_886[18]),
        .I1(reg_411[18]),
        .I2(reg_427[18]),
        .O(\add_ln39_13_reg_941[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[19]_i_3 
       (.I0(mul_ln39_11_reg_886[17]),
        .I1(reg_411[17]),
        .I2(reg_427[17]),
        .O(\add_ln39_13_reg_941[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[19]_i_4 
       (.I0(mul_ln39_11_reg_886[16]),
        .I1(reg_411[16]),
        .I2(reg_427[16]),
        .O(\add_ln39_13_reg_941[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[19]_i_5 
       (.I0(mul_ln39_11_reg_886[15]),
        .I1(reg_411[15]),
        .I2(reg_427[15]),
        .O(\add_ln39_13_reg_941[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair215" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[19]_i_6 
       (.I0(mul_ln39_11_reg_886[19]),
        .I1(reg_411[19]),
        .I2(reg_427[19]),
        .I3(\add_ln39_13_reg_941[19]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair214" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[19]_i_7 
       (.I0(mul_ln39_11_reg_886[18]),
        .I1(reg_411[18]),
        .I2(reg_427[18]),
        .I3(\add_ln39_13_reg_941[19]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair213" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[19]_i_8 
       (.I0(mul_ln39_11_reg_886[17]),
        .I1(reg_411[17]),
        .I2(reg_427[17]),
        .I3(\add_ln39_13_reg_941[19]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair212" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[19]_i_9 
       (.I0(mul_ln39_11_reg_886[16]),
        .I1(reg_411[16]),
        .I2(reg_427[16]),
        .I3(\add_ln39_13_reg_941[19]_i_5_n_2 ),
        .O(\add_ln39_13_reg_941[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair218" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[23]_i_2 
       (.I0(mul_ln39_11_reg_886[22]),
        .I1(reg_411[22]),
        .I2(reg_427[22]),
        .O(\add_ln39_13_reg_941[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair217" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[23]_i_3 
       (.I0(mul_ln39_11_reg_886[21]),
        .I1(reg_411[21]),
        .I2(reg_427[21]),
        .O(\add_ln39_13_reg_941[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair216" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[23]_i_4 
       (.I0(mul_ln39_11_reg_886[20]),
        .I1(reg_411[20]),
        .I2(reg_427[20]),
        .O(\add_ln39_13_reg_941[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair215" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[23]_i_5 
       (.I0(mul_ln39_11_reg_886[19]),
        .I1(reg_411[19]),
        .I2(reg_427[19]),
        .O(\add_ln39_13_reg_941[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair219" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[23]_i_6 
       (.I0(mul_ln39_11_reg_886[23]),
        .I1(reg_411[23]),
        .I2(reg_427[23]),
        .I3(\add_ln39_13_reg_941[23]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair218" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[23]_i_7 
       (.I0(mul_ln39_11_reg_886[22]),
        .I1(reg_411[22]),
        .I2(reg_427[22]),
        .I3(\add_ln39_13_reg_941[23]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair217" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[23]_i_8 
       (.I0(mul_ln39_11_reg_886[21]),
        .I1(reg_411[21]),
        .I2(reg_427[21]),
        .I3(\add_ln39_13_reg_941[23]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair216" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[23]_i_9 
       (.I0(mul_ln39_11_reg_886[20]),
        .I1(reg_411[20]),
        .I2(reg_427[20]),
        .I3(\add_ln39_13_reg_941[23]_i_5_n_2 ),
        .O(\add_ln39_13_reg_941[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair222" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[27]_i_2 
       (.I0(mul_ln39_11_reg_886[26]),
        .I1(reg_411[26]),
        .I2(reg_427[26]),
        .O(\add_ln39_13_reg_941[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[27]_i_3 
       (.I0(mul_ln39_11_reg_886[25]),
        .I1(reg_411[25]),
        .I2(reg_427[25]),
        .O(\add_ln39_13_reg_941[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair220" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[27]_i_4 
       (.I0(mul_ln39_11_reg_886[24]),
        .I1(reg_411[24]),
        .I2(reg_427[24]),
        .O(\add_ln39_13_reg_941[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair219" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[27]_i_5 
       (.I0(mul_ln39_11_reg_886[23]),
        .I1(reg_411[23]),
        .I2(reg_427[23]),
        .O(\add_ln39_13_reg_941[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair223" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[27]_i_6 
       (.I0(mul_ln39_11_reg_886[27]),
        .I1(reg_411[27]),
        .I2(reg_427[27]),
        .I3(\add_ln39_13_reg_941[27]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair222" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[27]_i_7 
       (.I0(mul_ln39_11_reg_886[26]),
        .I1(reg_411[26]),
        .I2(reg_427[26]),
        .I3(\add_ln39_13_reg_941[27]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[27]_i_8 
       (.I0(mul_ln39_11_reg_886[25]),
        .I1(reg_411[25]),
        .I2(reg_427[25]),
        .I3(\add_ln39_13_reg_941[27]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair220" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[27]_i_9 
       (.I0(mul_ln39_11_reg_886[24]),
        .I1(reg_411[24]),
        .I2(reg_427[24]),
        .I3(\add_ln39_13_reg_941[27]_i_5_n_2 ),
        .O(\add_ln39_13_reg_941[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair225" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[31]_i_2 
       (.I0(mul_ln39_11_reg_886[29]),
        .I1(reg_411[29]),
        .I2(reg_427[29]),
        .O(\add_ln39_13_reg_941[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair224" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[31]_i_3 
       (.I0(mul_ln39_11_reg_886[28]),
        .I1(reg_411[28]),
        .I2(reg_427[28]),
        .O(\add_ln39_13_reg_941[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair223" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[31]_i_4 
       (.I0(mul_ln39_11_reg_886[27]),
        .I1(reg_411[27]),
        .I2(reg_427[27]),
        .O(\add_ln39_13_reg_941[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln39_13_reg_941[31]_i_5 
       (.I0(reg_427[30]),
        .I1(reg_411[30]),
        .I2(mul_ln39_11_reg_886[30]),
        .I3(reg_411[31]),
        .I4(mul_ln39_11_reg_886[31]),
        .I5(reg_427[31]),
        .O(\add_ln39_13_reg_941[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[31]_i_6 
       (.I0(\add_ln39_13_reg_941[31]_i_2_n_2 ),
        .I1(reg_411[30]),
        .I2(mul_ln39_11_reg_886[30]),
        .I3(reg_427[30]),
        .O(\add_ln39_13_reg_941[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[31]_i_7 
       (.I0(mul_ln39_11_reg_886[29]),
        .I1(reg_411[29]),
        .I2(reg_427[29]),
        .I3(\add_ln39_13_reg_941[31]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair224" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[31]_i_8 
       (.I0(mul_ln39_11_reg_886[28]),
        .I1(reg_411[28]),
        .I2(reg_427[28]),
        .I3(\add_ln39_13_reg_941[31]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[3]_i_2 
       (.I0(mul_ln39_11_reg_886[2]),
        .I1(reg_411[2]),
        .I2(reg_427[2]),
        .O(\add_ln39_13_reg_941[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[3]_i_3 
       (.I0(mul_ln39_11_reg_886[1]),
        .I1(reg_411[1]),
        .I2(reg_427[1]),
        .O(\add_ln39_13_reg_941[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[3]_i_4 
       (.I0(mul_ln39_11_reg_886[0]),
        .I1(reg_411[0]),
        .I2(reg_427[0]),
        .O(\add_ln39_13_reg_941[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair199" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[3]_i_5 
       (.I0(mul_ln39_11_reg_886[3]),
        .I1(reg_411[3]),
        .I2(reg_427[3]),
        .I3(\add_ln39_13_reg_941[3]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[3]_i_6 
       (.I0(mul_ln39_11_reg_886[2]),
        .I1(reg_411[2]),
        .I2(reg_427[2]),
        .I3(\add_ln39_13_reg_941[3]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[3]_i_7 
       (.I0(mul_ln39_11_reg_886[1]),
        .I1(reg_411[1]),
        .I2(reg_427[1]),
        .I3(\add_ln39_13_reg_941[3]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln39_13_reg_941[3]_i_8 
       (.I0(mul_ln39_11_reg_886[0]),
        .I1(reg_411[0]),
        .I2(reg_427[0]),
        .O(\add_ln39_13_reg_941[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[7]_i_2 
       (.I0(mul_ln39_11_reg_886[6]),
        .I1(reg_411[6]),
        .I2(reg_427[6]),
        .O(\add_ln39_13_reg_941[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[7]_i_3 
       (.I0(mul_ln39_11_reg_886[5]),
        .I1(reg_411[5]),
        .I2(reg_427[5]),
        .O(\add_ln39_13_reg_941[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[7]_i_4 
       (.I0(mul_ln39_11_reg_886[4]),
        .I1(reg_411[4]),
        .I2(reg_427[4]),
        .O(\add_ln39_13_reg_941[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_13_reg_941[7]_i_5 
       (.I0(mul_ln39_11_reg_886[3]),
        .I1(reg_411[3]),
        .I2(reg_427[3]),
        .O(\add_ln39_13_reg_941[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[7]_i_6 
       (.I0(mul_ln39_11_reg_886[7]),
        .I1(reg_411[7]),
        .I2(reg_427[7]),
        .I3(\add_ln39_13_reg_941[7]_i_2_n_2 ),
        .O(\add_ln39_13_reg_941[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[7]_i_7 
       (.I0(mul_ln39_11_reg_886[6]),
        .I1(reg_411[6]),
        .I2(reg_427[6]),
        .I3(\add_ln39_13_reg_941[7]_i_3_n_2 ),
        .O(\add_ln39_13_reg_941[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[7]_i_8 
       (.I0(mul_ln39_11_reg_886[5]),
        .I1(reg_411[5]),
        .I2(reg_427[5]),
        .I3(\add_ln39_13_reg_941[7]_i_4_n_2 ),
        .O(\add_ln39_13_reg_941[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_13_reg_941[7]_i_9 
       (.I0(mul_ln39_11_reg_886[4]),
        .I1(reg_411[4]),
        .I2(reg_427[4]),
        .I3(\add_ln39_13_reg_941[7]_i_5_n_2 ),
        .O(\add_ln39_13_reg_941[7]_i_9_n_2 ));
  FDRE \add_ln39_13_reg_941_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[0]),
        .Q(add_ln39_13_reg_941[0]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[10]),
        .Q(add_ln39_13_reg_941[10]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[11]),
        .Q(add_ln39_13_reg_941[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[11]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[7]_i_1_n_2 ),
        .CO({\add_ln39_13_reg_941_reg[11]_i_1_n_2 ,\add_ln39_13_reg_941_reg[11]_i_1_n_3 ,\add_ln39_13_reg_941_reg[11]_i_1_n_4 ,\add_ln39_13_reg_941_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[11]_i_2_n_2 ,\add_ln39_13_reg_941[11]_i_3_n_2 ,\add_ln39_13_reg_941[11]_i_4_n_2 ,\add_ln39_13_reg_941[11]_i_5_n_2 }),
        .O(add_ln39_13_fu_575_p2[11:8]),
        .S({\add_ln39_13_reg_941[11]_i_6_n_2 ,\add_ln39_13_reg_941[11]_i_7_n_2 ,\add_ln39_13_reg_941[11]_i_8_n_2 ,\add_ln39_13_reg_941[11]_i_9_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[12]),
        .Q(add_ln39_13_reg_941[12]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[13]),
        .Q(add_ln39_13_reg_941[13]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[14]),
        .Q(add_ln39_13_reg_941[14]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[15]),
        .Q(add_ln39_13_reg_941[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[15]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[11]_i_1_n_2 ),
        .CO({\add_ln39_13_reg_941_reg[15]_i_1_n_2 ,\add_ln39_13_reg_941_reg[15]_i_1_n_3 ,\add_ln39_13_reg_941_reg[15]_i_1_n_4 ,\add_ln39_13_reg_941_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[15]_i_2_n_2 ,\add_ln39_13_reg_941[15]_i_3_n_2 ,\add_ln39_13_reg_941[15]_i_4_n_2 ,\add_ln39_13_reg_941[15]_i_5_n_2 }),
        .O(add_ln39_13_fu_575_p2[15:12]),
        .S({\add_ln39_13_reg_941[15]_i_6_n_2 ,\add_ln39_13_reg_941[15]_i_7_n_2 ,\add_ln39_13_reg_941[15]_i_8_n_2 ,\add_ln39_13_reg_941[15]_i_9_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[16]),
        .Q(add_ln39_13_reg_941[16]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[17]),
        .Q(add_ln39_13_reg_941[17]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[18]),
        .Q(add_ln39_13_reg_941[18]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[19]),
        .Q(add_ln39_13_reg_941[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[19]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[15]_i_1_n_2 ),
        .CO({\add_ln39_13_reg_941_reg[19]_i_1_n_2 ,\add_ln39_13_reg_941_reg[19]_i_1_n_3 ,\add_ln39_13_reg_941_reg[19]_i_1_n_4 ,\add_ln39_13_reg_941_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[19]_i_2_n_2 ,\add_ln39_13_reg_941[19]_i_3_n_2 ,\add_ln39_13_reg_941[19]_i_4_n_2 ,\add_ln39_13_reg_941[19]_i_5_n_2 }),
        .O(add_ln39_13_fu_575_p2[19:16]),
        .S({\add_ln39_13_reg_941[19]_i_6_n_2 ,\add_ln39_13_reg_941[19]_i_7_n_2 ,\add_ln39_13_reg_941[19]_i_8_n_2 ,\add_ln39_13_reg_941[19]_i_9_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[1]),
        .Q(add_ln39_13_reg_941[1]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[20]),
        .Q(add_ln39_13_reg_941[20]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[21]),
        .Q(add_ln39_13_reg_941[21]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[22]),
        .Q(add_ln39_13_reg_941[22]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[23]),
        .Q(add_ln39_13_reg_941[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[23]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[19]_i_1_n_2 ),
        .CO({\add_ln39_13_reg_941_reg[23]_i_1_n_2 ,\add_ln39_13_reg_941_reg[23]_i_1_n_3 ,\add_ln39_13_reg_941_reg[23]_i_1_n_4 ,\add_ln39_13_reg_941_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[23]_i_2_n_2 ,\add_ln39_13_reg_941[23]_i_3_n_2 ,\add_ln39_13_reg_941[23]_i_4_n_2 ,\add_ln39_13_reg_941[23]_i_5_n_2 }),
        .O(add_ln39_13_fu_575_p2[23:20]),
        .S({\add_ln39_13_reg_941[23]_i_6_n_2 ,\add_ln39_13_reg_941[23]_i_7_n_2 ,\add_ln39_13_reg_941[23]_i_8_n_2 ,\add_ln39_13_reg_941[23]_i_9_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[24]),
        .Q(add_ln39_13_reg_941[24]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[25]),
        .Q(add_ln39_13_reg_941[25]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[26]),
        .Q(add_ln39_13_reg_941[26]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[27]),
        .Q(add_ln39_13_reg_941[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[27]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[23]_i_1_n_2 ),
        .CO({\add_ln39_13_reg_941_reg[27]_i_1_n_2 ,\add_ln39_13_reg_941_reg[27]_i_1_n_3 ,\add_ln39_13_reg_941_reg[27]_i_1_n_4 ,\add_ln39_13_reg_941_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[27]_i_2_n_2 ,\add_ln39_13_reg_941[27]_i_3_n_2 ,\add_ln39_13_reg_941[27]_i_4_n_2 ,\add_ln39_13_reg_941[27]_i_5_n_2 }),
        .O(add_ln39_13_fu_575_p2[27:24]),
        .S({\add_ln39_13_reg_941[27]_i_6_n_2 ,\add_ln39_13_reg_941[27]_i_7_n_2 ,\add_ln39_13_reg_941[27]_i_8_n_2 ,\add_ln39_13_reg_941[27]_i_9_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[28]),
        .Q(add_ln39_13_reg_941[28]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[29]),
        .Q(add_ln39_13_reg_941[29]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[2]),
        .Q(add_ln39_13_reg_941[2]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[30]),
        .Q(add_ln39_13_reg_941[30]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[31]),
        .Q(add_ln39_13_reg_941[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[31]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[27]_i_1_n_2 ),
        .CO({\NLW_add_ln39_13_reg_941_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln39_13_reg_941_reg[31]_i_1_n_3 ,\add_ln39_13_reg_941_reg[31]_i_1_n_4 ,\add_ln39_13_reg_941_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln39_13_reg_941[31]_i_2_n_2 ,\add_ln39_13_reg_941[31]_i_3_n_2 ,\add_ln39_13_reg_941[31]_i_4_n_2 }),
        .O(add_ln39_13_fu_575_p2[31:28]),
        .S({\add_ln39_13_reg_941[31]_i_5_n_2 ,\add_ln39_13_reg_941[31]_i_6_n_2 ,\add_ln39_13_reg_941[31]_i_7_n_2 ,\add_ln39_13_reg_941[31]_i_8_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[3]),
        .Q(add_ln39_13_reg_941[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_13_reg_941_reg[3]_i_1_n_2 ,\add_ln39_13_reg_941_reg[3]_i_1_n_3 ,\add_ln39_13_reg_941_reg[3]_i_1_n_4 ,\add_ln39_13_reg_941_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[3]_i_2_n_2 ,\add_ln39_13_reg_941[3]_i_3_n_2 ,\add_ln39_13_reg_941[3]_i_4_n_2 ,1'b0}),
        .O(add_ln39_13_fu_575_p2[3:0]),
        .S({\add_ln39_13_reg_941[3]_i_5_n_2 ,\add_ln39_13_reg_941[3]_i_6_n_2 ,\add_ln39_13_reg_941[3]_i_7_n_2 ,\add_ln39_13_reg_941[3]_i_8_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[4]),
        .Q(add_ln39_13_reg_941[4]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[5]),
        .Q(add_ln39_13_reg_941[5]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[6]),
        .Q(add_ln39_13_reg_941[6]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[7]),
        .Q(add_ln39_13_reg_941[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_13_reg_941_reg[7]_i_1 
       (.CI(\add_ln39_13_reg_941_reg[3]_i_1_n_2 ),
        .CO({\add_ln39_13_reg_941_reg[7]_i_1_n_2 ,\add_ln39_13_reg_941_reg[7]_i_1_n_3 ,\add_ln39_13_reg_941_reg[7]_i_1_n_4 ,\add_ln39_13_reg_941_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_13_reg_941[7]_i_2_n_2 ,\add_ln39_13_reg_941[7]_i_3_n_2 ,\add_ln39_13_reg_941[7]_i_4_n_2 ,\add_ln39_13_reg_941[7]_i_5_n_2 }),
        .O(add_ln39_13_fu_575_p2[7:4]),
        .S({\add_ln39_13_reg_941[7]_i_6_n_2 ,\add_ln39_13_reg_941[7]_i_7_n_2 ,\add_ln39_13_reg_941[7]_i_8_n_2 ,\add_ln39_13_reg_941[7]_i_9_n_2 }));
  FDRE \add_ln39_13_reg_941_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[8]),
        .Q(add_ln39_13_reg_941[8]),
        .R(1'b0));
  FDRE \add_ln39_13_reg_941_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_13_fu_575_p2[9]),
        .Q(add_ln39_13_reg_941[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[11]_i_2 
       (.I0(reg_423[10]),
        .I1(mul_ln39_18_reg_916[10]),
        .I2(reg_419[10]),
        .O(\add_ln39_17_reg_946[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[11]_i_3 
       (.I0(reg_423[9]),
        .I1(mul_ln39_18_reg_916[9]),
        .I2(reg_419[9]),
        .O(\add_ln39_17_reg_946[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[11]_i_4 
       (.I0(reg_423[8]),
        .I1(mul_ln39_18_reg_916[8]),
        .I2(reg_419[8]),
        .O(\add_ln39_17_reg_946[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[11]_i_5 
       (.I0(reg_423[7]),
        .I1(mul_ln39_18_reg_916[7]),
        .I2(reg_419[7]),
        .O(\add_ln39_17_reg_946[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[11]_i_6 
       (.I0(reg_423[11]),
        .I1(mul_ln39_18_reg_916[11]),
        .I2(reg_419[11]),
        .I3(\add_ln39_17_reg_946[11]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[11]_i_7 
       (.I0(reg_423[10]),
        .I1(mul_ln39_18_reg_916[10]),
        .I2(reg_419[10]),
        .I3(\add_ln39_17_reg_946[11]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[11]_i_8 
       (.I0(reg_423[9]),
        .I1(mul_ln39_18_reg_916[9]),
        .I2(reg_419[9]),
        .I3(\add_ln39_17_reg_946[11]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[11]_i_9 
       (.I0(reg_423[8]),
        .I1(mul_ln39_18_reg_916[8]),
        .I2(reg_419[8]),
        .I3(\add_ln39_17_reg_946[11]_i_5_n_2 ),
        .O(\add_ln39_17_reg_946[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[15]_i_2 
       (.I0(reg_423[14]),
        .I1(mul_ln39_18_reg_916[14]),
        .I2(reg_419[14]),
        .O(\add_ln39_17_reg_946[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[15]_i_3 
       (.I0(reg_423[13]),
        .I1(mul_ln39_18_reg_916[13]),
        .I2(reg_419[13]),
        .O(\add_ln39_17_reg_946[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[15]_i_4 
       (.I0(reg_423[12]),
        .I1(mul_ln39_18_reg_916[12]),
        .I2(reg_419[12]),
        .O(\add_ln39_17_reg_946[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[15]_i_5 
       (.I0(reg_423[11]),
        .I1(mul_ln39_18_reg_916[11]),
        .I2(reg_419[11]),
        .O(\add_ln39_17_reg_946[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[15]_i_6 
       (.I0(reg_423[15]),
        .I1(mul_ln39_18_reg_916[15]),
        .I2(reg_419[15]),
        .I3(\add_ln39_17_reg_946[15]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[15]_i_7 
       (.I0(reg_423[14]),
        .I1(mul_ln39_18_reg_916[14]),
        .I2(reg_419[14]),
        .I3(\add_ln39_17_reg_946[15]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[15]_i_8 
       (.I0(reg_423[13]),
        .I1(mul_ln39_18_reg_916[13]),
        .I2(reg_419[13]),
        .I3(\add_ln39_17_reg_946[15]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[15]_i_9 
       (.I0(reg_423[12]),
        .I1(mul_ln39_18_reg_916[12]),
        .I2(reg_419[12]),
        .I3(\add_ln39_17_reg_946[15]_i_5_n_2 ),
        .O(\add_ln39_17_reg_946[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[19]_i_2 
       (.I0(reg_423[18]),
        .I1(mul_ln39_18_reg_916[18]),
        .I2(reg_419[18]),
        .O(\add_ln39_17_reg_946[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[19]_i_3 
       (.I0(reg_423[17]),
        .I1(mul_ln39_18_reg_916[17]),
        .I2(reg_419[17]),
        .O(\add_ln39_17_reg_946[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[19]_i_4 
       (.I0(reg_423[16]),
        .I1(mul_ln39_18_reg_916[16]),
        .I2(reg_419[16]),
        .O(\add_ln39_17_reg_946[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[19]_i_5 
       (.I0(reg_423[15]),
        .I1(mul_ln39_18_reg_916[15]),
        .I2(reg_419[15]),
        .O(\add_ln39_17_reg_946[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[19]_i_6 
       (.I0(reg_423[19]),
        .I1(mul_ln39_18_reg_916[19]),
        .I2(reg_419[19]),
        .I3(\add_ln39_17_reg_946[19]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[19]_i_7 
       (.I0(reg_423[18]),
        .I1(mul_ln39_18_reg_916[18]),
        .I2(reg_419[18]),
        .I3(\add_ln39_17_reg_946[19]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[19]_i_8 
       (.I0(reg_423[17]),
        .I1(mul_ln39_18_reg_916[17]),
        .I2(reg_419[17]),
        .I3(\add_ln39_17_reg_946[19]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[19]_i_9 
       (.I0(reg_423[16]),
        .I1(mul_ln39_18_reg_916[16]),
        .I2(reg_419[16]),
        .I3(\add_ln39_17_reg_946[19]_i_5_n_2 ),
        .O(\add_ln39_17_reg_946[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[23]_i_2 
       (.I0(reg_423[22]),
        .I1(mul_ln39_18_reg_916[22]),
        .I2(reg_419[22]),
        .O(\add_ln39_17_reg_946[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[23]_i_3 
       (.I0(reg_423[21]),
        .I1(mul_ln39_18_reg_916[21]),
        .I2(reg_419[21]),
        .O(\add_ln39_17_reg_946[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[23]_i_4 
       (.I0(reg_423[20]),
        .I1(mul_ln39_18_reg_916[20]),
        .I2(reg_419[20]),
        .O(\add_ln39_17_reg_946[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[23]_i_5 
       (.I0(reg_423[19]),
        .I1(mul_ln39_18_reg_916[19]),
        .I2(reg_419[19]),
        .O(\add_ln39_17_reg_946[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[23]_i_6 
       (.I0(reg_423[23]),
        .I1(mul_ln39_18_reg_916[23]),
        .I2(reg_419[23]),
        .I3(\add_ln39_17_reg_946[23]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[23]_i_7 
       (.I0(reg_423[22]),
        .I1(mul_ln39_18_reg_916[22]),
        .I2(reg_419[22]),
        .I3(\add_ln39_17_reg_946[23]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[23]_i_8 
       (.I0(reg_423[21]),
        .I1(mul_ln39_18_reg_916[21]),
        .I2(reg_419[21]),
        .I3(\add_ln39_17_reg_946[23]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[23]_i_9 
       (.I0(reg_423[20]),
        .I1(mul_ln39_18_reg_916[20]),
        .I2(reg_419[20]),
        .I3(\add_ln39_17_reg_946[23]_i_5_n_2 ),
        .O(\add_ln39_17_reg_946[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[27]_i_2 
       (.I0(reg_423[26]),
        .I1(mul_ln39_18_reg_916[26]),
        .I2(reg_419[26]),
        .O(\add_ln39_17_reg_946[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[27]_i_3 
       (.I0(reg_423[25]),
        .I1(mul_ln39_18_reg_916[25]),
        .I2(reg_419[25]),
        .O(\add_ln39_17_reg_946[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[27]_i_4 
       (.I0(reg_423[24]),
        .I1(mul_ln39_18_reg_916[24]),
        .I2(reg_419[24]),
        .O(\add_ln39_17_reg_946[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[27]_i_5 
       (.I0(reg_423[23]),
        .I1(mul_ln39_18_reg_916[23]),
        .I2(reg_419[23]),
        .O(\add_ln39_17_reg_946[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[27]_i_6 
       (.I0(reg_423[27]),
        .I1(mul_ln39_18_reg_916[27]),
        .I2(reg_419[27]),
        .I3(\add_ln39_17_reg_946[27]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[27]_i_7 
       (.I0(reg_423[26]),
        .I1(mul_ln39_18_reg_916[26]),
        .I2(reg_419[26]),
        .I3(\add_ln39_17_reg_946[27]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[27]_i_8 
       (.I0(reg_423[25]),
        .I1(mul_ln39_18_reg_916[25]),
        .I2(reg_419[25]),
        .I3(\add_ln39_17_reg_946[27]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[27]_i_9 
       (.I0(reg_423[24]),
        .I1(mul_ln39_18_reg_916[24]),
        .I2(reg_419[24]),
        .I3(\add_ln39_17_reg_946[27]_i_5_n_2 ),
        .O(\add_ln39_17_reg_946[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[31]_i_2 
       (.I0(reg_423[29]),
        .I1(mul_ln39_18_reg_916[29]),
        .I2(reg_419[29]),
        .O(\add_ln39_17_reg_946[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[31]_i_3 
       (.I0(reg_423[28]),
        .I1(mul_ln39_18_reg_916[28]),
        .I2(reg_419[28]),
        .O(\add_ln39_17_reg_946[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[31]_i_4 
       (.I0(reg_423[27]),
        .I1(mul_ln39_18_reg_916[27]),
        .I2(reg_419[27]),
        .O(\add_ln39_17_reg_946[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln39_17_reg_946[31]_i_5 
       (.I0(reg_419[30]),
        .I1(mul_ln39_18_reg_916[30]),
        .I2(reg_423[30]),
        .I3(mul_ln39_18_reg_916[31]),
        .I4(reg_423[31]),
        .I5(reg_419[31]),
        .O(\add_ln39_17_reg_946[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[31]_i_6 
       (.I0(\add_ln39_17_reg_946[31]_i_2_n_2 ),
        .I1(mul_ln39_18_reg_916[30]),
        .I2(reg_423[30]),
        .I3(reg_419[30]),
        .O(\add_ln39_17_reg_946[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[31]_i_7 
       (.I0(reg_423[29]),
        .I1(mul_ln39_18_reg_916[29]),
        .I2(reg_419[29]),
        .I3(\add_ln39_17_reg_946[31]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[31]_i_8 
       (.I0(reg_423[28]),
        .I1(mul_ln39_18_reg_916[28]),
        .I2(reg_419[28]),
        .I3(\add_ln39_17_reg_946[31]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[3]_i_2 
       (.I0(reg_423[2]),
        .I1(mul_ln39_18_reg_916[2]),
        .I2(reg_419[2]),
        .O(\add_ln39_17_reg_946[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[3]_i_3 
       (.I0(reg_423[1]),
        .I1(mul_ln39_18_reg_916[1]),
        .I2(reg_419[1]),
        .O(\add_ln39_17_reg_946[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[3]_i_4 
       (.I0(reg_423[0]),
        .I1(mul_ln39_18_reg_916[0]),
        .I2(reg_419[0]),
        .O(\add_ln39_17_reg_946[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[3]_i_5 
       (.I0(reg_423[3]),
        .I1(mul_ln39_18_reg_916[3]),
        .I2(reg_419[3]),
        .I3(\add_ln39_17_reg_946[3]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[3]_i_6 
       (.I0(reg_423[2]),
        .I1(mul_ln39_18_reg_916[2]),
        .I2(reg_419[2]),
        .I3(\add_ln39_17_reg_946[3]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[3]_i_7 
       (.I0(reg_423[1]),
        .I1(mul_ln39_18_reg_916[1]),
        .I2(reg_419[1]),
        .I3(\add_ln39_17_reg_946[3]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln39_17_reg_946[3]_i_8 
       (.I0(reg_423[0]),
        .I1(mul_ln39_18_reg_916[0]),
        .I2(reg_419[0]),
        .O(\add_ln39_17_reg_946[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[7]_i_2 
       (.I0(reg_423[6]),
        .I1(mul_ln39_18_reg_916[6]),
        .I2(reg_419[6]),
        .O(\add_ln39_17_reg_946[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[7]_i_3 
       (.I0(reg_423[5]),
        .I1(mul_ln39_18_reg_916[5]),
        .I2(reg_419[5]),
        .O(\add_ln39_17_reg_946[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[7]_i_4 
       (.I0(reg_423[4]),
        .I1(mul_ln39_18_reg_916[4]),
        .I2(reg_419[4]),
        .O(\add_ln39_17_reg_946[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_17_reg_946[7]_i_5 
       (.I0(reg_423[3]),
        .I1(mul_ln39_18_reg_916[3]),
        .I2(reg_419[3]),
        .O(\add_ln39_17_reg_946[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[7]_i_6 
       (.I0(reg_423[7]),
        .I1(mul_ln39_18_reg_916[7]),
        .I2(reg_419[7]),
        .I3(\add_ln39_17_reg_946[7]_i_2_n_2 ),
        .O(\add_ln39_17_reg_946[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[7]_i_7 
       (.I0(reg_423[6]),
        .I1(mul_ln39_18_reg_916[6]),
        .I2(reg_419[6]),
        .I3(\add_ln39_17_reg_946[7]_i_3_n_2 ),
        .O(\add_ln39_17_reg_946[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[7]_i_8 
       (.I0(reg_423[5]),
        .I1(mul_ln39_18_reg_916[5]),
        .I2(reg_419[5]),
        .I3(\add_ln39_17_reg_946[7]_i_4_n_2 ),
        .O(\add_ln39_17_reg_946[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_17_reg_946[7]_i_9 
       (.I0(reg_423[4]),
        .I1(mul_ln39_18_reg_916[4]),
        .I2(reg_419[4]),
        .I3(\add_ln39_17_reg_946[7]_i_5_n_2 ),
        .O(\add_ln39_17_reg_946[7]_i_9_n_2 ));
  FDRE \add_ln39_17_reg_946_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[0]),
        .Q(add_ln39_17_reg_946[0]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[10]),
        .Q(add_ln39_17_reg_946[10]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[11]),
        .Q(add_ln39_17_reg_946[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[11]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[7]_i_1_n_2 ),
        .CO({\add_ln39_17_reg_946_reg[11]_i_1_n_2 ,\add_ln39_17_reg_946_reg[11]_i_1_n_3 ,\add_ln39_17_reg_946_reg[11]_i_1_n_4 ,\add_ln39_17_reg_946_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[11]_i_2_n_2 ,\add_ln39_17_reg_946[11]_i_3_n_2 ,\add_ln39_17_reg_946[11]_i_4_n_2 ,\add_ln39_17_reg_946[11]_i_5_n_2 }),
        .O(add_ln39_17_fu_587_p2[11:8]),
        .S({\add_ln39_17_reg_946[11]_i_6_n_2 ,\add_ln39_17_reg_946[11]_i_7_n_2 ,\add_ln39_17_reg_946[11]_i_8_n_2 ,\add_ln39_17_reg_946[11]_i_9_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[12]),
        .Q(add_ln39_17_reg_946[12]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[13]),
        .Q(add_ln39_17_reg_946[13]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[14]),
        .Q(add_ln39_17_reg_946[14]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[15]),
        .Q(add_ln39_17_reg_946[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[15]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[11]_i_1_n_2 ),
        .CO({\add_ln39_17_reg_946_reg[15]_i_1_n_2 ,\add_ln39_17_reg_946_reg[15]_i_1_n_3 ,\add_ln39_17_reg_946_reg[15]_i_1_n_4 ,\add_ln39_17_reg_946_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[15]_i_2_n_2 ,\add_ln39_17_reg_946[15]_i_3_n_2 ,\add_ln39_17_reg_946[15]_i_4_n_2 ,\add_ln39_17_reg_946[15]_i_5_n_2 }),
        .O(add_ln39_17_fu_587_p2[15:12]),
        .S({\add_ln39_17_reg_946[15]_i_6_n_2 ,\add_ln39_17_reg_946[15]_i_7_n_2 ,\add_ln39_17_reg_946[15]_i_8_n_2 ,\add_ln39_17_reg_946[15]_i_9_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[16]),
        .Q(add_ln39_17_reg_946[16]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[17]),
        .Q(add_ln39_17_reg_946[17]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[18]),
        .Q(add_ln39_17_reg_946[18]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[19]),
        .Q(add_ln39_17_reg_946[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[19]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[15]_i_1_n_2 ),
        .CO({\add_ln39_17_reg_946_reg[19]_i_1_n_2 ,\add_ln39_17_reg_946_reg[19]_i_1_n_3 ,\add_ln39_17_reg_946_reg[19]_i_1_n_4 ,\add_ln39_17_reg_946_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[19]_i_2_n_2 ,\add_ln39_17_reg_946[19]_i_3_n_2 ,\add_ln39_17_reg_946[19]_i_4_n_2 ,\add_ln39_17_reg_946[19]_i_5_n_2 }),
        .O(add_ln39_17_fu_587_p2[19:16]),
        .S({\add_ln39_17_reg_946[19]_i_6_n_2 ,\add_ln39_17_reg_946[19]_i_7_n_2 ,\add_ln39_17_reg_946[19]_i_8_n_2 ,\add_ln39_17_reg_946[19]_i_9_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[1]),
        .Q(add_ln39_17_reg_946[1]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[20]),
        .Q(add_ln39_17_reg_946[20]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[21]),
        .Q(add_ln39_17_reg_946[21]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[22]),
        .Q(add_ln39_17_reg_946[22]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[23]),
        .Q(add_ln39_17_reg_946[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[23]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[19]_i_1_n_2 ),
        .CO({\add_ln39_17_reg_946_reg[23]_i_1_n_2 ,\add_ln39_17_reg_946_reg[23]_i_1_n_3 ,\add_ln39_17_reg_946_reg[23]_i_1_n_4 ,\add_ln39_17_reg_946_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[23]_i_2_n_2 ,\add_ln39_17_reg_946[23]_i_3_n_2 ,\add_ln39_17_reg_946[23]_i_4_n_2 ,\add_ln39_17_reg_946[23]_i_5_n_2 }),
        .O(add_ln39_17_fu_587_p2[23:20]),
        .S({\add_ln39_17_reg_946[23]_i_6_n_2 ,\add_ln39_17_reg_946[23]_i_7_n_2 ,\add_ln39_17_reg_946[23]_i_8_n_2 ,\add_ln39_17_reg_946[23]_i_9_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[24]),
        .Q(add_ln39_17_reg_946[24]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[25]),
        .Q(add_ln39_17_reg_946[25]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[26]),
        .Q(add_ln39_17_reg_946[26]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[27]),
        .Q(add_ln39_17_reg_946[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[27]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[23]_i_1_n_2 ),
        .CO({\add_ln39_17_reg_946_reg[27]_i_1_n_2 ,\add_ln39_17_reg_946_reg[27]_i_1_n_3 ,\add_ln39_17_reg_946_reg[27]_i_1_n_4 ,\add_ln39_17_reg_946_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[27]_i_2_n_2 ,\add_ln39_17_reg_946[27]_i_3_n_2 ,\add_ln39_17_reg_946[27]_i_4_n_2 ,\add_ln39_17_reg_946[27]_i_5_n_2 }),
        .O(add_ln39_17_fu_587_p2[27:24]),
        .S({\add_ln39_17_reg_946[27]_i_6_n_2 ,\add_ln39_17_reg_946[27]_i_7_n_2 ,\add_ln39_17_reg_946[27]_i_8_n_2 ,\add_ln39_17_reg_946[27]_i_9_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[28]),
        .Q(add_ln39_17_reg_946[28]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[29]),
        .Q(add_ln39_17_reg_946[29]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[2]),
        .Q(add_ln39_17_reg_946[2]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[30]),
        .Q(add_ln39_17_reg_946[30]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[31]),
        .Q(add_ln39_17_reg_946[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[31]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[27]_i_1_n_2 ),
        .CO({\NLW_add_ln39_17_reg_946_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln39_17_reg_946_reg[31]_i_1_n_3 ,\add_ln39_17_reg_946_reg[31]_i_1_n_4 ,\add_ln39_17_reg_946_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln39_17_reg_946[31]_i_2_n_2 ,\add_ln39_17_reg_946[31]_i_3_n_2 ,\add_ln39_17_reg_946[31]_i_4_n_2 }),
        .O(add_ln39_17_fu_587_p2[31:28]),
        .S({\add_ln39_17_reg_946[31]_i_5_n_2 ,\add_ln39_17_reg_946[31]_i_6_n_2 ,\add_ln39_17_reg_946[31]_i_7_n_2 ,\add_ln39_17_reg_946[31]_i_8_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[3]),
        .Q(add_ln39_17_reg_946[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_17_reg_946_reg[3]_i_1_n_2 ,\add_ln39_17_reg_946_reg[3]_i_1_n_3 ,\add_ln39_17_reg_946_reg[3]_i_1_n_4 ,\add_ln39_17_reg_946_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[3]_i_2_n_2 ,\add_ln39_17_reg_946[3]_i_3_n_2 ,\add_ln39_17_reg_946[3]_i_4_n_2 ,1'b0}),
        .O(add_ln39_17_fu_587_p2[3:0]),
        .S({\add_ln39_17_reg_946[3]_i_5_n_2 ,\add_ln39_17_reg_946[3]_i_6_n_2 ,\add_ln39_17_reg_946[3]_i_7_n_2 ,\add_ln39_17_reg_946[3]_i_8_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[4]),
        .Q(add_ln39_17_reg_946[4]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[5]),
        .Q(add_ln39_17_reg_946[5]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[6]),
        .Q(add_ln39_17_reg_946[6]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[7]),
        .Q(add_ln39_17_reg_946[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_17_reg_946_reg[7]_i_1 
       (.CI(\add_ln39_17_reg_946_reg[3]_i_1_n_2 ),
        .CO({\add_ln39_17_reg_946_reg[7]_i_1_n_2 ,\add_ln39_17_reg_946_reg[7]_i_1_n_3 ,\add_ln39_17_reg_946_reg[7]_i_1_n_4 ,\add_ln39_17_reg_946_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_17_reg_946[7]_i_2_n_2 ,\add_ln39_17_reg_946[7]_i_3_n_2 ,\add_ln39_17_reg_946[7]_i_4_n_2 ,\add_ln39_17_reg_946[7]_i_5_n_2 }),
        .O(add_ln39_17_fu_587_p2[7:4]),
        .S({\add_ln39_17_reg_946[7]_i_6_n_2 ,\add_ln39_17_reg_946[7]_i_7_n_2 ,\add_ln39_17_reg_946[7]_i_8_n_2 ,\add_ln39_17_reg_946[7]_i_9_n_2 }));
  FDRE \add_ln39_17_reg_946_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[8]),
        .Q(add_ln39_17_reg_946[8]),
        .R(1'b0));
  FDRE \add_ln39_17_reg_946_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln39_17_fu_587_p2[9]),
        .Q(add_ln39_17_reg_946[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[11]_i_2 
       (.I0(reg_419[10]),
        .I1(reg_423[10]),
        .I2(reg_407[10]),
        .O(\add_ln39_21_reg_961[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[11]_i_3 
       (.I0(reg_419[9]),
        .I1(reg_423[9]),
        .I2(reg_407[9]),
        .O(\add_ln39_21_reg_961[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[11]_i_4 
       (.I0(reg_419[8]),
        .I1(reg_423[8]),
        .I2(reg_407[8]),
        .O(\add_ln39_21_reg_961[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[11]_i_5 
       (.I0(reg_419[7]),
        .I1(reg_423[7]),
        .I2(reg_407[7]),
        .O(\add_ln39_21_reg_961[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[11]_i_6 
       (.I0(reg_419[11]),
        .I1(reg_423[11]),
        .I2(reg_407[11]),
        .I3(\add_ln39_21_reg_961[11]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[11]_i_7 
       (.I0(reg_419[10]),
        .I1(reg_423[10]),
        .I2(reg_407[10]),
        .I3(\add_ln39_21_reg_961[11]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[11]_i_8 
       (.I0(reg_419[9]),
        .I1(reg_423[9]),
        .I2(reg_407[9]),
        .I3(\add_ln39_21_reg_961[11]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[11]_i_9 
       (.I0(reg_419[8]),
        .I1(reg_423[8]),
        .I2(reg_407[8]),
        .I3(\add_ln39_21_reg_961[11]_i_5_n_2 ),
        .O(\add_ln39_21_reg_961[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[15]_i_2 
       (.I0(reg_419[14]),
        .I1(reg_423[14]),
        .I2(reg_407[14]),
        .O(\add_ln39_21_reg_961[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[15]_i_3 
       (.I0(reg_419[13]),
        .I1(reg_423[13]),
        .I2(reg_407[13]),
        .O(\add_ln39_21_reg_961[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[15]_i_4 
       (.I0(reg_419[12]),
        .I1(reg_423[12]),
        .I2(reg_407[12]),
        .O(\add_ln39_21_reg_961[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[15]_i_5 
       (.I0(reg_419[11]),
        .I1(reg_423[11]),
        .I2(reg_407[11]),
        .O(\add_ln39_21_reg_961[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[15]_i_6 
       (.I0(reg_419[15]),
        .I1(reg_423[15]),
        .I2(reg_407[15]),
        .I3(\add_ln39_21_reg_961[15]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[15]_i_7 
       (.I0(reg_419[14]),
        .I1(reg_423[14]),
        .I2(reg_407[14]),
        .I3(\add_ln39_21_reg_961[15]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[15]_i_8 
       (.I0(reg_419[13]),
        .I1(reg_423[13]),
        .I2(reg_407[13]),
        .I3(\add_ln39_21_reg_961[15]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[15]_i_9 
       (.I0(reg_419[12]),
        .I1(reg_423[12]),
        .I2(reg_407[12]),
        .I3(\add_ln39_21_reg_961[15]_i_5_n_2 ),
        .O(\add_ln39_21_reg_961[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[19]_i_2 
       (.I0(reg_419[18]),
        .I1(reg_423[18]),
        .I2(reg_407[18]),
        .O(\add_ln39_21_reg_961[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[19]_i_3 
       (.I0(reg_419[17]),
        .I1(reg_423[17]),
        .I2(reg_407[17]),
        .O(\add_ln39_21_reg_961[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[19]_i_4 
       (.I0(reg_419[16]),
        .I1(reg_423[16]),
        .I2(reg_407[16]),
        .O(\add_ln39_21_reg_961[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[19]_i_5 
       (.I0(reg_419[15]),
        .I1(reg_423[15]),
        .I2(reg_407[15]),
        .O(\add_ln39_21_reg_961[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[19]_i_6 
       (.I0(reg_419[19]),
        .I1(reg_423[19]),
        .I2(reg_407[19]),
        .I3(\add_ln39_21_reg_961[19]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[19]_i_7 
       (.I0(reg_419[18]),
        .I1(reg_423[18]),
        .I2(reg_407[18]),
        .I3(\add_ln39_21_reg_961[19]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[19]_i_8 
       (.I0(reg_419[17]),
        .I1(reg_423[17]),
        .I2(reg_407[17]),
        .I3(\add_ln39_21_reg_961[19]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[19]_i_9 
       (.I0(reg_419[16]),
        .I1(reg_423[16]),
        .I2(reg_407[16]),
        .I3(\add_ln39_21_reg_961[19]_i_5_n_2 ),
        .O(\add_ln39_21_reg_961[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[23]_i_2 
       (.I0(reg_419[22]),
        .I1(reg_423[22]),
        .I2(reg_407[22]),
        .O(\add_ln39_21_reg_961[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[23]_i_3 
       (.I0(reg_419[21]),
        .I1(reg_423[21]),
        .I2(reg_407[21]),
        .O(\add_ln39_21_reg_961[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[23]_i_4 
       (.I0(reg_419[20]),
        .I1(reg_423[20]),
        .I2(reg_407[20]),
        .O(\add_ln39_21_reg_961[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[23]_i_5 
       (.I0(reg_419[19]),
        .I1(reg_423[19]),
        .I2(reg_407[19]),
        .O(\add_ln39_21_reg_961[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[23]_i_6 
       (.I0(reg_419[23]),
        .I1(reg_423[23]),
        .I2(reg_407[23]),
        .I3(\add_ln39_21_reg_961[23]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[23]_i_7 
       (.I0(reg_419[22]),
        .I1(reg_423[22]),
        .I2(reg_407[22]),
        .I3(\add_ln39_21_reg_961[23]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[23]_i_8 
       (.I0(reg_419[21]),
        .I1(reg_423[21]),
        .I2(reg_407[21]),
        .I3(\add_ln39_21_reg_961[23]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[23]_i_9 
       (.I0(reg_419[20]),
        .I1(reg_423[20]),
        .I2(reg_407[20]),
        .I3(\add_ln39_21_reg_961[23]_i_5_n_2 ),
        .O(\add_ln39_21_reg_961[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[27]_i_2 
       (.I0(reg_419[26]),
        .I1(reg_423[26]),
        .I2(reg_407[26]),
        .O(\add_ln39_21_reg_961[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[27]_i_3 
       (.I0(reg_419[25]),
        .I1(reg_423[25]),
        .I2(reg_407[25]),
        .O(\add_ln39_21_reg_961[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[27]_i_4 
       (.I0(reg_419[24]),
        .I1(reg_423[24]),
        .I2(reg_407[24]),
        .O(\add_ln39_21_reg_961[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[27]_i_5 
       (.I0(reg_419[23]),
        .I1(reg_423[23]),
        .I2(reg_407[23]),
        .O(\add_ln39_21_reg_961[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[27]_i_6 
       (.I0(reg_419[27]),
        .I1(reg_423[27]),
        .I2(reg_407[27]),
        .I3(\add_ln39_21_reg_961[27]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[27]_i_7 
       (.I0(reg_419[26]),
        .I1(reg_423[26]),
        .I2(reg_407[26]),
        .I3(\add_ln39_21_reg_961[27]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[27]_i_8 
       (.I0(reg_419[25]),
        .I1(reg_423[25]),
        .I2(reg_407[25]),
        .I3(\add_ln39_21_reg_961[27]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[27]_i_9 
       (.I0(reg_419[24]),
        .I1(reg_423[24]),
        .I2(reg_407[24]),
        .I3(\add_ln39_21_reg_961[27]_i_5_n_2 ),
        .O(\add_ln39_21_reg_961[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[31]_i_2 
       (.I0(reg_419[29]),
        .I1(reg_423[29]),
        .I2(reg_407[29]),
        .O(\add_ln39_21_reg_961[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[31]_i_3 
       (.I0(reg_419[28]),
        .I1(reg_423[28]),
        .I2(reg_407[28]),
        .O(\add_ln39_21_reg_961[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[31]_i_4 
       (.I0(reg_419[27]),
        .I1(reg_423[27]),
        .I2(reg_407[27]),
        .O(\add_ln39_21_reg_961[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln39_21_reg_961[31]_i_5 
       (.I0(reg_407[30]),
        .I1(reg_423[30]),
        .I2(reg_419[30]),
        .I3(reg_423[31]),
        .I4(reg_419[31]),
        .I5(reg_407[31]),
        .O(\add_ln39_21_reg_961[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[31]_i_6 
       (.I0(\add_ln39_21_reg_961[31]_i_2_n_2 ),
        .I1(reg_423[30]),
        .I2(reg_419[30]),
        .I3(reg_407[30]),
        .O(\add_ln39_21_reg_961[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[31]_i_7 
       (.I0(reg_419[29]),
        .I1(reg_423[29]),
        .I2(reg_407[29]),
        .I3(\add_ln39_21_reg_961[31]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[31]_i_8 
       (.I0(reg_419[28]),
        .I1(reg_423[28]),
        .I2(reg_407[28]),
        .I3(\add_ln39_21_reg_961[31]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[3]_i_2 
       (.I0(reg_419[2]),
        .I1(reg_423[2]),
        .I2(reg_407[2]),
        .O(\add_ln39_21_reg_961[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[3]_i_3 
       (.I0(reg_419[1]),
        .I1(reg_423[1]),
        .I2(reg_407[1]),
        .O(\add_ln39_21_reg_961[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[3]_i_4 
       (.I0(reg_419[0]),
        .I1(reg_423[0]),
        .I2(reg_407[0]),
        .O(\add_ln39_21_reg_961[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[3]_i_5 
       (.I0(reg_419[3]),
        .I1(reg_423[3]),
        .I2(reg_407[3]),
        .I3(\add_ln39_21_reg_961[3]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[3]_i_6 
       (.I0(reg_419[2]),
        .I1(reg_423[2]),
        .I2(reg_407[2]),
        .I3(\add_ln39_21_reg_961[3]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[3]_i_7 
       (.I0(reg_419[1]),
        .I1(reg_423[1]),
        .I2(reg_407[1]),
        .I3(\add_ln39_21_reg_961[3]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln39_21_reg_961[3]_i_8 
       (.I0(reg_419[0]),
        .I1(reg_423[0]),
        .I2(reg_407[0]),
        .O(\add_ln39_21_reg_961[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[7]_i_2 
       (.I0(reg_419[6]),
        .I1(reg_423[6]),
        .I2(reg_407[6]),
        .O(\add_ln39_21_reg_961[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[7]_i_3 
       (.I0(reg_419[5]),
        .I1(reg_423[5]),
        .I2(reg_407[5]),
        .O(\add_ln39_21_reg_961[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[7]_i_4 
       (.I0(reg_419[4]),
        .I1(reg_423[4]),
        .I2(reg_407[4]),
        .O(\add_ln39_21_reg_961[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_21_reg_961[7]_i_5 
       (.I0(reg_419[3]),
        .I1(reg_423[3]),
        .I2(reg_407[3]),
        .O(\add_ln39_21_reg_961[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[7]_i_6 
       (.I0(reg_419[7]),
        .I1(reg_423[7]),
        .I2(reg_407[7]),
        .I3(\add_ln39_21_reg_961[7]_i_2_n_2 ),
        .O(\add_ln39_21_reg_961[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[7]_i_7 
       (.I0(reg_419[6]),
        .I1(reg_423[6]),
        .I2(reg_407[6]),
        .I3(\add_ln39_21_reg_961[7]_i_3_n_2 ),
        .O(\add_ln39_21_reg_961[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[7]_i_8 
       (.I0(reg_419[5]),
        .I1(reg_423[5]),
        .I2(reg_407[5]),
        .I3(\add_ln39_21_reg_961[7]_i_4_n_2 ),
        .O(\add_ln39_21_reg_961[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_21_reg_961[7]_i_9 
       (.I0(reg_419[4]),
        .I1(reg_423[4]),
        .I2(reg_407[4]),
        .I3(\add_ln39_21_reg_961[7]_i_5_n_2 ),
        .O(\add_ln39_21_reg_961[7]_i_9_n_2 ));
  FDRE \add_ln39_21_reg_961_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[0]),
        .Q(add_ln39_21_reg_961[0]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[10]),
        .Q(add_ln39_21_reg_961[10]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[11]),
        .Q(add_ln39_21_reg_961[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[11]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[7]_i_1_n_2 ),
        .CO({\add_ln39_21_reg_961_reg[11]_i_1_n_2 ,\add_ln39_21_reg_961_reg[11]_i_1_n_3 ,\add_ln39_21_reg_961_reg[11]_i_1_n_4 ,\add_ln39_21_reg_961_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[11]_i_2_n_2 ,\add_ln39_21_reg_961[11]_i_3_n_2 ,\add_ln39_21_reg_961[11]_i_4_n_2 ,\add_ln39_21_reg_961[11]_i_5_n_2 }),
        .O(add_ln39_21_fu_618_p2[11:8]),
        .S({\add_ln39_21_reg_961[11]_i_6_n_2 ,\add_ln39_21_reg_961[11]_i_7_n_2 ,\add_ln39_21_reg_961[11]_i_8_n_2 ,\add_ln39_21_reg_961[11]_i_9_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[12]),
        .Q(add_ln39_21_reg_961[12]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[13]),
        .Q(add_ln39_21_reg_961[13]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[14]),
        .Q(add_ln39_21_reg_961[14]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[15]),
        .Q(add_ln39_21_reg_961[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[15]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[11]_i_1_n_2 ),
        .CO({\add_ln39_21_reg_961_reg[15]_i_1_n_2 ,\add_ln39_21_reg_961_reg[15]_i_1_n_3 ,\add_ln39_21_reg_961_reg[15]_i_1_n_4 ,\add_ln39_21_reg_961_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[15]_i_2_n_2 ,\add_ln39_21_reg_961[15]_i_3_n_2 ,\add_ln39_21_reg_961[15]_i_4_n_2 ,\add_ln39_21_reg_961[15]_i_5_n_2 }),
        .O(add_ln39_21_fu_618_p2[15:12]),
        .S({\add_ln39_21_reg_961[15]_i_6_n_2 ,\add_ln39_21_reg_961[15]_i_7_n_2 ,\add_ln39_21_reg_961[15]_i_8_n_2 ,\add_ln39_21_reg_961[15]_i_9_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[16]),
        .Q(add_ln39_21_reg_961[16]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[17]),
        .Q(add_ln39_21_reg_961[17]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[18]),
        .Q(add_ln39_21_reg_961[18]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[19]),
        .Q(add_ln39_21_reg_961[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[19]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[15]_i_1_n_2 ),
        .CO({\add_ln39_21_reg_961_reg[19]_i_1_n_2 ,\add_ln39_21_reg_961_reg[19]_i_1_n_3 ,\add_ln39_21_reg_961_reg[19]_i_1_n_4 ,\add_ln39_21_reg_961_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[19]_i_2_n_2 ,\add_ln39_21_reg_961[19]_i_3_n_2 ,\add_ln39_21_reg_961[19]_i_4_n_2 ,\add_ln39_21_reg_961[19]_i_5_n_2 }),
        .O(add_ln39_21_fu_618_p2[19:16]),
        .S({\add_ln39_21_reg_961[19]_i_6_n_2 ,\add_ln39_21_reg_961[19]_i_7_n_2 ,\add_ln39_21_reg_961[19]_i_8_n_2 ,\add_ln39_21_reg_961[19]_i_9_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[1]),
        .Q(add_ln39_21_reg_961[1]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[20]),
        .Q(add_ln39_21_reg_961[20]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[21]),
        .Q(add_ln39_21_reg_961[21]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[22]),
        .Q(add_ln39_21_reg_961[22]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[23]),
        .Q(add_ln39_21_reg_961[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[23]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[19]_i_1_n_2 ),
        .CO({\add_ln39_21_reg_961_reg[23]_i_1_n_2 ,\add_ln39_21_reg_961_reg[23]_i_1_n_3 ,\add_ln39_21_reg_961_reg[23]_i_1_n_4 ,\add_ln39_21_reg_961_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[23]_i_2_n_2 ,\add_ln39_21_reg_961[23]_i_3_n_2 ,\add_ln39_21_reg_961[23]_i_4_n_2 ,\add_ln39_21_reg_961[23]_i_5_n_2 }),
        .O(add_ln39_21_fu_618_p2[23:20]),
        .S({\add_ln39_21_reg_961[23]_i_6_n_2 ,\add_ln39_21_reg_961[23]_i_7_n_2 ,\add_ln39_21_reg_961[23]_i_8_n_2 ,\add_ln39_21_reg_961[23]_i_9_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[24]),
        .Q(add_ln39_21_reg_961[24]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[25]),
        .Q(add_ln39_21_reg_961[25]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[26]),
        .Q(add_ln39_21_reg_961[26]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[27]),
        .Q(add_ln39_21_reg_961[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[27]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[23]_i_1_n_2 ),
        .CO({\add_ln39_21_reg_961_reg[27]_i_1_n_2 ,\add_ln39_21_reg_961_reg[27]_i_1_n_3 ,\add_ln39_21_reg_961_reg[27]_i_1_n_4 ,\add_ln39_21_reg_961_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[27]_i_2_n_2 ,\add_ln39_21_reg_961[27]_i_3_n_2 ,\add_ln39_21_reg_961[27]_i_4_n_2 ,\add_ln39_21_reg_961[27]_i_5_n_2 }),
        .O(add_ln39_21_fu_618_p2[27:24]),
        .S({\add_ln39_21_reg_961[27]_i_6_n_2 ,\add_ln39_21_reg_961[27]_i_7_n_2 ,\add_ln39_21_reg_961[27]_i_8_n_2 ,\add_ln39_21_reg_961[27]_i_9_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[28]),
        .Q(add_ln39_21_reg_961[28]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[29]),
        .Q(add_ln39_21_reg_961[29]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[2]),
        .Q(add_ln39_21_reg_961[2]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[30]),
        .Q(add_ln39_21_reg_961[30]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[31]),
        .Q(add_ln39_21_reg_961[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[31]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[27]_i_1_n_2 ),
        .CO({\NLW_add_ln39_21_reg_961_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln39_21_reg_961_reg[31]_i_1_n_3 ,\add_ln39_21_reg_961_reg[31]_i_1_n_4 ,\add_ln39_21_reg_961_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln39_21_reg_961[31]_i_2_n_2 ,\add_ln39_21_reg_961[31]_i_3_n_2 ,\add_ln39_21_reg_961[31]_i_4_n_2 }),
        .O(add_ln39_21_fu_618_p2[31:28]),
        .S({\add_ln39_21_reg_961[31]_i_5_n_2 ,\add_ln39_21_reg_961[31]_i_6_n_2 ,\add_ln39_21_reg_961[31]_i_7_n_2 ,\add_ln39_21_reg_961[31]_i_8_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[3]),
        .Q(add_ln39_21_reg_961[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_21_reg_961_reg[3]_i_1_n_2 ,\add_ln39_21_reg_961_reg[3]_i_1_n_3 ,\add_ln39_21_reg_961_reg[3]_i_1_n_4 ,\add_ln39_21_reg_961_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[3]_i_2_n_2 ,\add_ln39_21_reg_961[3]_i_3_n_2 ,\add_ln39_21_reg_961[3]_i_4_n_2 ,1'b0}),
        .O(add_ln39_21_fu_618_p2[3:0]),
        .S({\add_ln39_21_reg_961[3]_i_5_n_2 ,\add_ln39_21_reg_961[3]_i_6_n_2 ,\add_ln39_21_reg_961[3]_i_7_n_2 ,\add_ln39_21_reg_961[3]_i_8_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[4]),
        .Q(add_ln39_21_reg_961[4]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[5]),
        .Q(add_ln39_21_reg_961[5]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[6]),
        .Q(add_ln39_21_reg_961[6]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[7]),
        .Q(add_ln39_21_reg_961[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_21_reg_961_reg[7]_i_1 
       (.CI(\add_ln39_21_reg_961_reg[3]_i_1_n_2 ),
        .CO({\add_ln39_21_reg_961_reg[7]_i_1_n_2 ,\add_ln39_21_reg_961_reg[7]_i_1_n_3 ,\add_ln39_21_reg_961_reg[7]_i_1_n_4 ,\add_ln39_21_reg_961_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_21_reg_961[7]_i_2_n_2 ,\add_ln39_21_reg_961[7]_i_3_n_2 ,\add_ln39_21_reg_961[7]_i_4_n_2 ,\add_ln39_21_reg_961[7]_i_5_n_2 }),
        .O(add_ln39_21_fu_618_p2[7:4]),
        .S({\add_ln39_21_reg_961[7]_i_6_n_2 ,\add_ln39_21_reg_961[7]_i_7_n_2 ,\add_ln39_21_reg_961[7]_i_8_n_2 ,\add_ln39_21_reg_961[7]_i_9_n_2 }));
  FDRE \add_ln39_21_reg_961_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[8]),
        .Q(add_ln39_21_reg_961[8]),
        .R(1'b0));
  FDRE \add_ln39_21_reg_961_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(add_ln39_21_fu_618_p2[9]),
        .Q(add_ln39_21_reg_961[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair266" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[11]_i_2 
       (.I0(mul_ln39_1_reg_866[10]),
        .I1(reg_415[10]),
        .I2(reg_411[10]),
        .O(\add_ln39_5_reg_906[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair265" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[11]_i_3 
       (.I0(mul_ln39_1_reg_866[9]),
        .I1(reg_415[9]),
        .I2(reg_411[9]),
        .O(\add_ln39_5_reg_906[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair264" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[11]_i_4 
       (.I0(mul_ln39_1_reg_866[8]),
        .I1(reg_415[8]),
        .I2(reg_411[8]),
        .O(\add_ln39_5_reg_906[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair263" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[11]_i_5 
       (.I0(mul_ln39_1_reg_866[7]),
        .I1(reg_415[7]),
        .I2(reg_411[7]),
        .O(\add_ln39_5_reg_906[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair267" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[11]_i_6 
       (.I0(mul_ln39_1_reg_866[11]),
        .I1(reg_415[11]),
        .I2(reg_411[11]),
        .I3(\add_ln39_5_reg_906[11]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair266" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[11]_i_7 
       (.I0(mul_ln39_1_reg_866[10]),
        .I1(reg_415[10]),
        .I2(reg_411[10]),
        .I3(\add_ln39_5_reg_906[11]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair265" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[11]_i_8 
       (.I0(mul_ln39_1_reg_866[9]),
        .I1(reg_415[9]),
        .I2(reg_411[9]),
        .I3(\add_ln39_5_reg_906[11]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair264" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[11]_i_9 
       (.I0(mul_ln39_1_reg_866[8]),
        .I1(reg_415[8]),
        .I2(reg_411[8]),
        .I3(\add_ln39_5_reg_906[11]_i_5_n_2 ),
        .O(\add_ln39_5_reg_906[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair270" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[15]_i_2 
       (.I0(mul_ln39_1_reg_866[14]),
        .I1(reg_415[14]),
        .I2(reg_411[14]),
        .O(\add_ln39_5_reg_906[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair269" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[15]_i_3 
       (.I0(mul_ln39_1_reg_866[13]),
        .I1(reg_415[13]),
        .I2(reg_411[13]),
        .O(\add_ln39_5_reg_906[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair268" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[15]_i_4 
       (.I0(mul_ln39_1_reg_866[12]),
        .I1(reg_415[12]),
        .I2(reg_411[12]),
        .O(\add_ln39_5_reg_906[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair267" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[15]_i_5 
       (.I0(mul_ln39_1_reg_866[11]),
        .I1(reg_415[11]),
        .I2(reg_411[11]),
        .O(\add_ln39_5_reg_906[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair271" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[15]_i_6 
       (.I0(mul_ln39_1_reg_866[15]),
        .I1(reg_415[15]),
        .I2(reg_411[15]),
        .I3(\add_ln39_5_reg_906[15]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair270" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[15]_i_7 
       (.I0(mul_ln39_1_reg_866[14]),
        .I1(reg_415[14]),
        .I2(reg_411[14]),
        .I3(\add_ln39_5_reg_906[15]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair269" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[15]_i_8 
       (.I0(mul_ln39_1_reg_866[13]),
        .I1(reg_415[13]),
        .I2(reg_411[13]),
        .I3(\add_ln39_5_reg_906[15]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair268" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[15]_i_9 
       (.I0(mul_ln39_1_reg_866[12]),
        .I1(reg_415[12]),
        .I2(reg_411[12]),
        .I3(\add_ln39_5_reg_906[15]_i_5_n_2 ),
        .O(\add_ln39_5_reg_906[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair274" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[19]_i_2 
       (.I0(mul_ln39_1_reg_866[18]),
        .I1(reg_415[18]),
        .I2(reg_411[18]),
        .O(\add_ln39_5_reg_906[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair273" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[19]_i_3 
       (.I0(mul_ln39_1_reg_866[17]),
        .I1(reg_415[17]),
        .I2(reg_411[17]),
        .O(\add_ln39_5_reg_906[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair272" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[19]_i_4 
       (.I0(mul_ln39_1_reg_866[16]),
        .I1(reg_415[16]),
        .I2(reg_411[16]),
        .O(\add_ln39_5_reg_906[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair271" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[19]_i_5 
       (.I0(mul_ln39_1_reg_866[15]),
        .I1(reg_415[15]),
        .I2(reg_411[15]),
        .O(\add_ln39_5_reg_906[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair275" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[19]_i_6 
       (.I0(mul_ln39_1_reg_866[19]),
        .I1(reg_415[19]),
        .I2(reg_411[19]),
        .I3(\add_ln39_5_reg_906[19]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair274" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[19]_i_7 
       (.I0(mul_ln39_1_reg_866[18]),
        .I1(reg_415[18]),
        .I2(reg_411[18]),
        .I3(\add_ln39_5_reg_906[19]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair273" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[19]_i_8 
       (.I0(mul_ln39_1_reg_866[17]),
        .I1(reg_415[17]),
        .I2(reg_411[17]),
        .I3(\add_ln39_5_reg_906[19]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair272" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[19]_i_9 
       (.I0(mul_ln39_1_reg_866[16]),
        .I1(reg_415[16]),
        .I2(reg_411[16]),
        .I3(\add_ln39_5_reg_906[19]_i_5_n_2 ),
        .O(\add_ln39_5_reg_906[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair278" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[23]_i_2 
       (.I0(mul_ln39_1_reg_866[22]),
        .I1(reg_415[22]),
        .I2(reg_411[22]),
        .O(\add_ln39_5_reg_906[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair277" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[23]_i_3 
       (.I0(mul_ln39_1_reg_866[21]),
        .I1(reg_415[21]),
        .I2(reg_411[21]),
        .O(\add_ln39_5_reg_906[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair276" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[23]_i_4 
       (.I0(mul_ln39_1_reg_866[20]),
        .I1(reg_415[20]),
        .I2(reg_411[20]),
        .O(\add_ln39_5_reg_906[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair275" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[23]_i_5 
       (.I0(mul_ln39_1_reg_866[19]),
        .I1(reg_415[19]),
        .I2(reg_411[19]),
        .O(\add_ln39_5_reg_906[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair279" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[23]_i_6 
       (.I0(mul_ln39_1_reg_866[23]),
        .I1(reg_415[23]),
        .I2(reg_411[23]),
        .I3(\add_ln39_5_reg_906[23]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair278" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[23]_i_7 
       (.I0(mul_ln39_1_reg_866[22]),
        .I1(reg_415[22]),
        .I2(reg_411[22]),
        .I3(\add_ln39_5_reg_906[23]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair277" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[23]_i_8 
       (.I0(mul_ln39_1_reg_866[21]),
        .I1(reg_415[21]),
        .I2(reg_411[21]),
        .I3(\add_ln39_5_reg_906[23]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair276" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[23]_i_9 
       (.I0(mul_ln39_1_reg_866[20]),
        .I1(reg_415[20]),
        .I2(reg_411[20]),
        .I3(\add_ln39_5_reg_906[23]_i_5_n_2 ),
        .O(\add_ln39_5_reg_906[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair282" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[27]_i_2 
       (.I0(mul_ln39_1_reg_866[26]),
        .I1(reg_415[26]),
        .I2(reg_411[26]),
        .O(\add_ln39_5_reg_906[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair281" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[27]_i_3 
       (.I0(mul_ln39_1_reg_866[25]),
        .I1(reg_415[25]),
        .I2(reg_411[25]),
        .O(\add_ln39_5_reg_906[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair280" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[27]_i_4 
       (.I0(mul_ln39_1_reg_866[24]),
        .I1(reg_415[24]),
        .I2(reg_411[24]),
        .O(\add_ln39_5_reg_906[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair279" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[27]_i_5 
       (.I0(mul_ln39_1_reg_866[23]),
        .I1(reg_415[23]),
        .I2(reg_411[23]),
        .O(\add_ln39_5_reg_906[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair283" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[27]_i_6 
       (.I0(mul_ln39_1_reg_866[27]),
        .I1(reg_415[27]),
        .I2(reg_411[27]),
        .I3(\add_ln39_5_reg_906[27]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair282" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[27]_i_7 
       (.I0(mul_ln39_1_reg_866[26]),
        .I1(reg_415[26]),
        .I2(reg_411[26]),
        .I3(\add_ln39_5_reg_906[27]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair281" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[27]_i_8 
       (.I0(mul_ln39_1_reg_866[25]),
        .I1(reg_415[25]),
        .I2(reg_411[25]),
        .I3(\add_ln39_5_reg_906[27]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair280" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[27]_i_9 
       (.I0(mul_ln39_1_reg_866[24]),
        .I1(reg_415[24]),
        .I2(reg_411[24]),
        .I3(\add_ln39_5_reg_906[27]_i_5_n_2 ),
        .O(\add_ln39_5_reg_906[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair285" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[31]_i_2 
       (.I0(mul_ln39_1_reg_866[29]),
        .I1(reg_415[29]),
        .I2(reg_411[29]),
        .O(\add_ln39_5_reg_906[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair284" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[31]_i_3 
       (.I0(mul_ln39_1_reg_866[28]),
        .I1(reg_415[28]),
        .I2(reg_411[28]),
        .O(\add_ln39_5_reg_906[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair283" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[31]_i_4 
       (.I0(mul_ln39_1_reg_866[27]),
        .I1(reg_415[27]),
        .I2(reg_411[27]),
        .O(\add_ln39_5_reg_906[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln39_5_reg_906[31]_i_5 
       (.I0(reg_411[30]),
        .I1(reg_415[30]),
        .I2(mul_ln39_1_reg_866[30]),
        .I3(reg_415[31]),
        .I4(mul_ln39_1_reg_866[31]),
        .I5(reg_411[31]),
        .O(\add_ln39_5_reg_906[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[31]_i_6 
       (.I0(\add_ln39_5_reg_906[31]_i_2_n_2 ),
        .I1(reg_415[30]),
        .I2(mul_ln39_1_reg_866[30]),
        .I3(reg_411[30]),
        .O(\add_ln39_5_reg_906[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair285" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[31]_i_7 
       (.I0(mul_ln39_1_reg_866[29]),
        .I1(reg_415[29]),
        .I2(reg_411[29]),
        .I3(\add_ln39_5_reg_906[31]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair284" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[31]_i_8 
       (.I0(mul_ln39_1_reg_866[28]),
        .I1(reg_415[28]),
        .I2(reg_411[28]),
        .I3(\add_ln39_5_reg_906[31]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair258" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[3]_i_2 
       (.I0(mul_ln39_1_reg_866[2]),
        .I1(reg_415[2]),
        .I2(reg_411[2]),
        .O(\add_ln39_5_reg_906[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair257" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[3]_i_3 
       (.I0(mul_ln39_1_reg_866[1]),
        .I1(reg_415[1]),
        .I2(reg_411[1]),
        .O(\add_ln39_5_reg_906[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair256" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[3]_i_4 
       (.I0(mul_ln39_1_reg_866[0]),
        .I1(reg_415[0]),
        .I2(reg_411[0]),
        .O(\add_ln39_5_reg_906[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair259" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[3]_i_5 
       (.I0(mul_ln39_1_reg_866[3]),
        .I1(reg_415[3]),
        .I2(reg_411[3]),
        .I3(\add_ln39_5_reg_906[3]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair258" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[3]_i_6 
       (.I0(mul_ln39_1_reg_866[2]),
        .I1(reg_415[2]),
        .I2(reg_411[2]),
        .I3(\add_ln39_5_reg_906[3]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair257" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[3]_i_7 
       (.I0(mul_ln39_1_reg_866[1]),
        .I1(reg_415[1]),
        .I2(reg_411[1]),
        .I3(\add_ln39_5_reg_906[3]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair256" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln39_5_reg_906[3]_i_8 
       (.I0(mul_ln39_1_reg_866[0]),
        .I1(reg_415[0]),
        .I2(reg_411[0]),
        .O(\add_ln39_5_reg_906[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair262" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[7]_i_2 
       (.I0(mul_ln39_1_reg_866[6]),
        .I1(reg_415[6]),
        .I2(reg_411[6]),
        .O(\add_ln39_5_reg_906[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair261" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[7]_i_3 
       (.I0(mul_ln39_1_reg_866[5]),
        .I1(reg_415[5]),
        .I2(reg_411[5]),
        .O(\add_ln39_5_reg_906[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair260" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[7]_i_4 
       (.I0(mul_ln39_1_reg_866[4]),
        .I1(reg_415[4]),
        .I2(reg_411[4]),
        .O(\add_ln39_5_reg_906[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair259" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_5_reg_906[7]_i_5 
       (.I0(mul_ln39_1_reg_866[3]),
        .I1(reg_415[3]),
        .I2(reg_411[3]),
        .O(\add_ln39_5_reg_906[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair263" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[7]_i_6 
       (.I0(mul_ln39_1_reg_866[7]),
        .I1(reg_415[7]),
        .I2(reg_411[7]),
        .I3(\add_ln39_5_reg_906[7]_i_2_n_2 ),
        .O(\add_ln39_5_reg_906[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair262" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[7]_i_7 
       (.I0(mul_ln39_1_reg_866[6]),
        .I1(reg_415[6]),
        .I2(reg_411[6]),
        .I3(\add_ln39_5_reg_906[7]_i_3_n_2 ),
        .O(\add_ln39_5_reg_906[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair261" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[7]_i_8 
       (.I0(mul_ln39_1_reg_866[5]),
        .I1(reg_415[5]),
        .I2(reg_411[5]),
        .I3(\add_ln39_5_reg_906[7]_i_4_n_2 ),
        .O(\add_ln39_5_reg_906[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair260" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_5_reg_906[7]_i_9 
       (.I0(mul_ln39_1_reg_866[4]),
        .I1(reg_415[4]),
        .I2(reg_411[4]),
        .I3(\add_ln39_5_reg_906[7]_i_5_n_2 ),
        .O(\add_ln39_5_reg_906[7]_i_9_n_2 ));
  FDRE \add_ln39_5_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[0]),
        .Q(add_ln39_5_reg_906[0]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[10]),
        .Q(add_ln39_5_reg_906[10]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[11]),
        .Q(add_ln39_5_reg_906[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[11]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[7]_i_1_n_2 ),
        .CO({\add_ln39_5_reg_906_reg[11]_i_1_n_2 ,\add_ln39_5_reg_906_reg[11]_i_1_n_3 ,\add_ln39_5_reg_906_reg[11]_i_1_n_4 ,\add_ln39_5_reg_906_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[11]_i_2_n_2 ,\add_ln39_5_reg_906[11]_i_3_n_2 ,\add_ln39_5_reg_906[11]_i_4_n_2 ,\add_ln39_5_reg_906[11]_i_5_n_2 }),
        .O(add_ln39_5_fu_532_p2[11:8]),
        .S({\add_ln39_5_reg_906[11]_i_6_n_2 ,\add_ln39_5_reg_906[11]_i_7_n_2 ,\add_ln39_5_reg_906[11]_i_8_n_2 ,\add_ln39_5_reg_906[11]_i_9_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[12]),
        .Q(add_ln39_5_reg_906[12]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[13]),
        .Q(add_ln39_5_reg_906[13]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[14]),
        .Q(add_ln39_5_reg_906[14]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[15]),
        .Q(add_ln39_5_reg_906[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[15]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[11]_i_1_n_2 ),
        .CO({\add_ln39_5_reg_906_reg[15]_i_1_n_2 ,\add_ln39_5_reg_906_reg[15]_i_1_n_3 ,\add_ln39_5_reg_906_reg[15]_i_1_n_4 ,\add_ln39_5_reg_906_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[15]_i_2_n_2 ,\add_ln39_5_reg_906[15]_i_3_n_2 ,\add_ln39_5_reg_906[15]_i_4_n_2 ,\add_ln39_5_reg_906[15]_i_5_n_2 }),
        .O(add_ln39_5_fu_532_p2[15:12]),
        .S({\add_ln39_5_reg_906[15]_i_6_n_2 ,\add_ln39_5_reg_906[15]_i_7_n_2 ,\add_ln39_5_reg_906[15]_i_8_n_2 ,\add_ln39_5_reg_906[15]_i_9_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[16]),
        .Q(add_ln39_5_reg_906[16]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[17]),
        .Q(add_ln39_5_reg_906[17]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[18]),
        .Q(add_ln39_5_reg_906[18]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[19]),
        .Q(add_ln39_5_reg_906[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[19]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[15]_i_1_n_2 ),
        .CO({\add_ln39_5_reg_906_reg[19]_i_1_n_2 ,\add_ln39_5_reg_906_reg[19]_i_1_n_3 ,\add_ln39_5_reg_906_reg[19]_i_1_n_4 ,\add_ln39_5_reg_906_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[19]_i_2_n_2 ,\add_ln39_5_reg_906[19]_i_3_n_2 ,\add_ln39_5_reg_906[19]_i_4_n_2 ,\add_ln39_5_reg_906[19]_i_5_n_2 }),
        .O(add_ln39_5_fu_532_p2[19:16]),
        .S({\add_ln39_5_reg_906[19]_i_6_n_2 ,\add_ln39_5_reg_906[19]_i_7_n_2 ,\add_ln39_5_reg_906[19]_i_8_n_2 ,\add_ln39_5_reg_906[19]_i_9_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[1]),
        .Q(add_ln39_5_reg_906[1]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[20]),
        .Q(add_ln39_5_reg_906[20]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[21]),
        .Q(add_ln39_5_reg_906[21]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[22]),
        .Q(add_ln39_5_reg_906[22]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[23]),
        .Q(add_ln39_5_reg_906[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[23]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[19]_i_1_n_2 ),
        .CO({\add_ln39_5_reg_906_reg[23]_i_1_n_2 ,\add_ln39_5_reg_906_reg[23]_i_1_n_3 ,\add_ln39_5_reg_906_reg[23]_i_1_n_4 ,\add_ln39_5_reg_906_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[23]_i_2_n_2 ,\add_ln39_5_reg_906[23]_i_3_n_2 ,\add_ln39_5_reg_906[23]_i_4_n_2 ,\add_ln39_5_reg_906[23]_i_5_n_2 }),
        .O(add_ln39_5_fu_532_p2[23:20]),
        .S({\add_ln39_5_reg_906[23]_i_6_n_2 ,\add_ln39_5_reg_906[23]_i_7_n_2 ,\add_ln39_5_reg_906[23]_i_8_n_2 ,\add_ln39_5_reg_906[23]_i_9_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[24]),
        .Q(add_ln39_5_reg_906[24]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[25]),
        .Q(add_ln39_5_reg_906[25]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[26]),
        .Q(add_ln39_5_reg_906[26]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[27]),
        .Q(add_ln39_5_reg_906[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[27]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[23]_i_1_n_2 ),
        .CO({\add_ln39_5_reg_906_reg[27]_i_1_n_2 ,\add_ln39_5_reg_906_reg[27]_i_1_n_3 ,\add_ln39_5_reg_906_reg[27]_i_1_n_4 ,\add_ln39_5_reg_906_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[27]_i_2_n_2 ,\add_ln39_5_reg_906[27]_i_3_n_2 ,\add_ln39_5_reg_906[27]_i_4_n_2 ,\add_ln39_5_reg_906[27]_i_5_n_2 }),
        .O(add_ln39_5_fu_532_p2[27:24]),
        .S({\add_ln39_5_reg_906[27]_i_6_n_2 ,\add_ln39_5_reg_906[27]_i_7_n_2 ,\add_ln39_5_reg_906[27]_i_8_n_2 ,\add_ln39_5_reg_906[27]_i_9_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[28]),
        .Q(add_ln39_5_reg_906[28]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[29]),
        .Q(add_ln39_5_reg_906[29]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[2]),
        .Q(add_ln39_5_reg_906[2]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[30]),
        .Q(add_ln39_5_reg_906[30]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[31]),
        .Q(add_ln39_5_reg_906[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[31]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[27]_i_1_n_2 ),
        .CO({\NLW_add_ln39_5_reg_906_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln39_5_reg_906_reg[31]_i_1_n_3 ,\add_ln39_5_reg_906_reg[31]_i_1_n_4 ,\add_ln39_5_reg_906_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln39_5_reg_906[31]_i_2_n_2 ,\add_ln39_5_reg_906[31]_i_3_n_2 ,\add_ln39_5_reg_906[31]_i_4_n_2 }),
        .O(add_ln39_5_fu_532_p2[31:28]),
        .S({\add_ln39_5_reg_906[31]_i_5_n_2 ,\add_ln39_5_reg_906[31]_i_6_n_2 ,\add_ln39_5_reg_906[31]_i_7_n_2 ,\add_ln39_5_reg_906[31]_i_8_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[3]),
        .Q(add_ln39_5_reg_906[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_5_reg_906_reg[3]_i_1_n_2 ,\add_ln39_5_reg_906_reg[3]_i_1_n_3 ,\add_ln39_5_reg_906_reg[3]_i_1_n_4 ,\add_ln39_5_reg_906_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[3]_i_2_n_2 ,\add_ln39_5_reg_906[3]_i_3_n_2 ,\add_ln39_5_reg_906[3]_i_4_n_2 ,1'b0}),
        .O(add_ln39_5_fu_532_p2[3:0]),
        .S({\add_ln39_5_reg_906[3]_i_5_n_2 ,\add_ln39_5_reg_906[3]_i_6_n_2 ,\add_ln39_5_reg_906[3]_i_7_n_2 ,\add_ln39_5_reg_906[3]_i_8_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[4]),
        .Q(add_ln39_5_reg_906[4]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[5]),
        .Q(add_ln39_5_reg_906[5]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[6]),
        .Q(add_ln39_5_reg_906[6]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[7]),
        .Q(add_ln39_5_reg_906[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_5_reg_906_reg[7]_i_1 
       (.CI(\add_ln39_5_reg_906_reg[3]_i_1_n_2 ),
        .CO({\add_ln39_5_reg_906_reg[7]_i_1_n_2 ,\add_ln39_5_reg_906_reg[7]_i_1_n_3 ,\add_ln39_5_reg_906_reg[7]_i_1_n_4 ,\add_ln39_5_reg_906_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_5_reg_906[7]_i_2_n_2 ,\add_ln39_5_reg_906[7]_i_3_n_2 ,\add_ln39_5_reg_906[7]_i_4_n_2 ,\add_ln39_5_reg_906[7]_i_5_n_2 }),
        .O(add_ln39_5_fu_532_p2[7:4]),
        .S({\add_ln39_5_reg_906[7]_i_6_n_2 ,\add_ln39_5_reg_906[7]_i_7_n_2 ,\add_ln39_5_reg_906[7]_i_8_n_2 ,\add_ln39_5_reg_906[7]_i_9_n_2 }));
  FDRE \add_ln39_5_reg_906_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[8]),
        .Q(add_ln39_5_reg_906[8]),
        .R(1'b0));
  FDRE \add_ln39_5_reg_906_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_5_fu_532_p2[9]),
        .Q(add_ln39_5_reg_906[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[11]_i_2 
       (.I0(mul_ln39_6_reg_876[10]),
        .I1(reg_423[10]),
        .I2(reg_419[10]),
        .O(\add_ln39_9_reg_911[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[11]_i_3 
       (.I0(mul_ln39_6_reg_876[9]),
        .I1(reg_423[9]),
        .I2(reg_419[9]),
        .O(\add_ln39_9_reg_911[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[11]_i_4 
       (.I0(mul_ln39_6_reg_876[8]),
        .I1(reg_423[8]),
        .I2(reg_419[8]),
        .O(\add_ln39_9_reg_911[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[11]_i_5 
       (.I0(mul_ln39_6_reg_876[7]),
        .I1(reg_423[7]),
        .I2(reg_419[7]),
        .O(\add_ln39_9_reg_911[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[11]_i_6 
       (.I0(mul_ln39_6_reg_876[11]),
        .I1(reg_423[11]),
        .I2(reg_419[11]),
        .I3(\add_ln39_9_reg_911[11]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[11]_i_7 
       (.I0(mul_ln39_6_reg_876[10]),
        .I1(reg_423[10]),
        .I2(reg_419[10]),
        .I3(\add_ln39_9_reg_911[11]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[11]_i_8 
       (.I0(mul_ln39_6_reg_876[9]),
        .I1(reg_423[9]),
        .I2(reg_419[9]),
        .I3(\add_ln39_9_reg_911[11]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[11]_i_9 
       (.I0(mul_ln39_6_reg_876[8]),
        .I1(reg_423[8]),
        .I2(reg_419[8]),
        .I3(\add_ln39_9_reg_911[11]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[15]_i_2 
       (.I0(mul_ln39_6_reg_876[14]),
        .I1(reg_423[14]),
        .I2(reg_419[14]),
        .O(\add_ln39_9_reg_911[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[15]_i_3 
       (.I0(mul_ln39_6_reg_876[13]),
        .I1(reg_423[13]),
        .I2(reg_419[13]),
        .O(\add_ln39_9_reg_911[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[15]_i_4 
       (.I0(mul_ln39_6_reg_876[12]),
        .I1(reg_423[12]),
        .I2(reg_419[12]),
        .O(\add_ln39_9_reg_911[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[15]_i_5 
       (.I0(mul_ln39_6_reg_876[11]),
        .I1(reg_423[11]),
        .I2(reg_419[11]),
        .O(\add_ln39_9_reg_911[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[15]_i_6 
       (.I0(mul_ln39_6_reg_876[15]),
        .I1(reg_423[15]),
        .I2(reg_419[15]),
        .I3(\add_ln39_9_reg_911[15]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[15]_i_7 
       (.I0(mul_ln39_6_reg_876[14]),
        .I1(reg_423[14]),
        .I2(reg_419[14]),
        .I3(\add_ln39_9_reg_911[15]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[15]_i_8 
       (.I0(mul_ln39_6_reg_876[13]),
        .I1(reg_423[13]),
        .I2(reg_419[13]),
        .I3(\add_ln39_9_reg_911[15]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[15]_i_9 
       (.I0(mul_ln39_6_reg_876[12]),
        .I1(reg_423[12]),
        .I2(reg_419[12]),
        .I3(\add_ln39_9_reg_911[15]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[19]_i_2 
       (.I0(mul_ln39_6_reg_876[18]),
        .I1(reg_423[18]),
        .I2(reg_419[18]),
        .O(\add_ln39_9_reg_911[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[19]_i_3 
       (.I0(mul_ln39_6_reg_876[17]),
        .I1(reg_423[17]),
        .I2(reg_419[17]),
        .O(\add_ln39_9_reg_911[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[19]_i_4 
       (.I0(mul_ln39_6_reg_876[16]),
        .I1(reg_423[16]),
        .I2(reg_419[16]),
        .O(\add_ln39_9_reg_911[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[19]_i_5 
       (.I0(mul_ln39_6_reg_876[15]),
        .I1(reg_423[15]),
        .I2(reg_419[15]),
        .O(\add_ln39_9_reg_911[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[19]_i_6 
       (.I0(mul_ln39_6_reg_876[19]),
        .I1(reg_423[19]),
        .I2(reg_419[19]),
        .I3(\add_ln39_9_reg_911[19]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[19]_i_7 
       (.I0(mul_ln39_6_reg_876[18]),
        .I1(reg_423[18]),
        .I2(reg_419[18]),
        .I3(\add_ln39_9_reg_911[19]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[19]_i_8 
       (.I0(mul_ln39_6_reg_876[17]),
        .I1(reg_423[17]),
        .I2(reg_419[17]),
        .I3(\add_ln39_9_reg_911[19]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[19]_i_9 
       (.I0(mul_ln39_6_reg_876[16]),
        .I1(reg_423[16]),
        .I2(reg_419[16]),
        .I3(\add_ln39_9_reg_911[19]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[23]_i_2 
       (.I0(mul_ln39_6_reg_876[22]),
        .I1(reg_423[22]),
        .I2(reg_419[22]),
        .O(\add_ln39_9_reg_911[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[23]_i_3 
       (.I0(mul_ln39_6_reg_876[21]),
        .I1(reg_423[21]),
        .I2(reg_419[21]),
        .O(\add_ln39_9_reg_911[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[23]_i_4 
       (.I0(mul_ln39_6_reg_876[20]),
        .I1(reg_423[20]),
        .I2(reg_419[20]),
        .O(\add_ln39_9_reg_911[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[23]_i_5 
       (.I0(mul_ln39_6_reg_876[19]),
        .I1(reg_423[19]),
        .I2(reg_419[19]),
        .O(\add_ln39_9_reg_911[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[23]_i_6 
       (.I0(mul_ln39_6_reg_876[23]),
        .I1(reg_423[23]),
        .I2(reg_419[23]),
        .I3(\add_ln39_9_reg_911[23]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[23]_i_7 
       (.I0(mul_ln39_6_reg_876[22]),
        .I1(reg_423[22]),
        .I2(reg_419[22]),
        .I3(\add_ln39_9_reg_911[23]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[23]_i_8 
       (.I0(mul_ln39_6_reg_876[21]),
        .I1(reg_423[21]),
        .I2(reg_419[21]),
        .I3(\add_ln39_9_reg_911[23]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[23]_i_9 
       (.I0(mul_ln39_6_reg_876[20]),
        .I1(reg_423[20]),
        .I2(reg_419[20]),
        .I3(\add_ln39_9_reg_911[23]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[27]_i_2 
       (.I0(mul_ln39_6_reg_876[26]),
        .I1(reg_423[26]),
        .I2(reg_419[26]),
        .O(\add_ln39_9_reg_911[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[27]_i_3 
       (.I0(mul_ln39_6_reg_876[25]),
        .I1(reg_423[25]),
        .I2(reg_419[25]),
        .O(\add_ln39_9_reg_911[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[27]_i_4 
       (.I0(mul_ln39_6_reg_876[24]),
        .I1(reg_423[24]),
        .I2(reg_419[24]),
        .O(\add_ln39_9_reg_911[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[27]_i_5 
       (.I0(mul_ln39_6_reg_876[23]),
        .I1(reg_423[23]),
        .I2(reg_419[23]),
        .O(\add_ln39_9_reg_911[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[27]_i_6 
       (.I0(mul_ln39_6_reg_876[27]),
        .I1(reg_423[27]),
        .I2(reg_419[27]),
        .I3(\add_ln39_9_reg_911[27]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[27]_i_7 
       (.I0(mul_ln39_6_reg_876[26]),
        .I1(reg_423[26]),
        .I2(reg_419[26]),
        .I3(\add_ln39_9_reg_911[27]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[27]_i_8 
       (.I0(mul_ln39_6_reg_876[25]),
        .I1(reg_423[25]),
        .I2(reg_419[25]),
        .I3(\add_ln39_9_reg_911[27]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[27]_i_9 
       (.I0(mul_ln39_6_reg_876[24]),
        .I1(reg_423[24]),
        .I2(reg_419[24]),
        .I3(\add_ln39_9_reg_911[27]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[31]_i_3 
       (.I0(mul_ln39_6_reg_876[29]),
        .I1(reg_423[29]),
        .I2(reg_419[29]),
        .O(\add_ln39_9_reg_911[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[31]_i_4 
       (.I0(mul_ln39_6_reg_876[28]),
        .I1(reg_423[28]),
        .I2(reg_419[28]),
        .O(\add_ln39_9_reg_911[31]_i_4_n_2 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[31]_i_5 
       (.I0(mul_ln39_6_reg_876[27]),
        .I1(reg_423[27]),
        .I2(reg_419[27]),
        .O(\add_ln39_9_reg_911[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln39_9_reg_911[31]_i_6 
       (.I0(reg_419[30]),
        .I1(reg_423[30]),
        .I2(mul_ln39_6_reg_876[30]),
        .I3(reg_423[31]),
        .I4(mul_ln39_6_reg_876[31]),
        .I5(reg_419[31]),
        .O(\add_ln39_9_reg_911[31]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[31]_i_7 
       (.I0(\add_ln39_9_reg_911[31]_i_3_n_2 ),
        .I1(reg_423[30]),
        .I2(mul_ln39_6_reg_876[30]),
        .I3(reg_419[30]),
        .O(\add_ln39_9_reg_911[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[31]_i_8 
       (.I0(mul_ln39_6_reg_876[29]),
        .I1(reg_423[29]),
        .I2(reg_419[29]),
        .I3(\add_ln39_9_reg_911[31]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[31]_i_9 
       (.I0(mul_ln39_6_reg_876[28]),
        .I1(reg_423[28]),
        .I2(reg_419[28]),
        .I3(\add_ln39_9_reg_911[31]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[31]_i_9_n_2 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[3]_i_2 
       (.I0(mul_ln39_6_reg_876[2]),
        .I1(reg_423[2]),
        .I2(reg_419[2]),
        .O(\add_ln39_9_reg_911[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[3]_i_3 
       (.I0(mul_ln39_6_reg_876[1]),
        .I1(reg_423[1]),
        .I2(reg_419[1]),
        .O(\add_ln39_9_reg_911[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[3]_i_4 
       (.I0(mul_ln39_6_reg_876[0]),
        .I1(reg_423[0]),
        .I2(reg_419[0]),
        .O(\add_ln39_9_reg_911[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[3]_i_5 
       (.I0(mul_ln39_6_reg_876[3]),
        .I1(reg_423[3]),
        .I2(reg_419[3]),
        .I3(\add_ln39_9_reg_911[3]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[3]_i_6 
       (.I0(mul_ln39_6_reg_876[2]),
        .I1(reg_423[2]),
        .I2(reg_419[2]),
        .I3(\add_ln39_9_reg_911[3]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[3]_i_7 
       (.I0(mul_ln39_6_reg_876[1]),
        .I1(reg_423[1]),
        .I2(reg_419[1]),
        .I3(\add_ln39_9_reg_911[3]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln39_9_reg_911[3]_i_8 
       (.I0(mul_ln39_6_reg_876[0]),
        .I1(reg_423[0]),
        .I2(reg_419[0]),
        .O(\add_ln39_9_reg_911[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[7]_i_2 
       (.I0(mul_ln39_6_reg_876[6]),
        .I1(reg_423[6]),
        .I2(reg_419[6]),
        .O(\add_ln39_9_reg_911[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[7]_i_3 
       (.I0(mul_ln39_6_reg_876[5]),
        .I1(reg_423[5]),
        .I2(reg_419[5]),
        .O(\add_ln39_9_reg_911[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[7]_i_4 
       (.I0(mul_ln39_6_reg_876[4]),
        .I1(reg_423[4]),
        .I2(reg_419[4]),
        .O(\add_ln39_9_reg_911[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln39_9_reg_911[7]_i_5 
       (.I0(mul_ln39_6_reg_876[3]),
        .I1(reg_423[3]),
        .I2(reg_419[3]),
        .O(\add_ln39_9_reg_911[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[7]_i_6 
       (.I0(mul_ln39_6_reg_876[7]),
        .I1(reg_423[7]),
        .I2(reg_419[7]),
        .I3(\add_ln39_9_reg_911[7]_i_2_n_2 ),
        .O(\add_ln39_9_reg_911[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[7]_i_7 
       (.I0(mul_ln39_6_reg_876[6]),
        .I1(reg_423[6]),
        .I2(reg_419[6]),
        .I3(\add_ln39_9_reg_911[7]_i_3_n_2 ),
        .O(\add_ln39_9_reg_911[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[7]_i_8 
       (.I0(mul_ln39_6_reg_876[5]),
        .I1(reg_423[5]),
        .I2(reg_419[5]),
        .I3(\add_ln39_9_reg_911[7]_i_4_n_2 ),
        .O(\add_ln39_9_reg_911[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln39_9_reg_911[7]_i_9 
       (.I0(mul_ln39_6_reg_876[4]),
        .I1(reg_423[4]),
        .I2(reg_419[4]),
        .I3(\add_ln39_9_reg_911[7]_i_5_n_2 ),
        .O(\add_ln39_9_reg_911[7]_i_9_n_2 ));
  FDRE \add_ln39_9_reg_911_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[0]),
        .Q(add_ln39_9_reg_911[0]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[10]),
        .Q(add_ln39_9_reg_911[10]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[11]),
        .Q(add_ln39_9_reg_911[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[11]_i_1 
       (.CI(\add_ln39_9_reg_911_reg[7]_i_1_n_2 ),
        .CO({\add_ln39_9_reg_911_reg[11]_i_1_n_2 ,\add_ln39_9_reg_911_reg[11]_i_1_n_3 ,\add_ln39_9_reg_911_reg[11]_i_1_n_4 ,\add_ln39_9_reg_911_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[11]_i_2_n_2 ,\add_ln39_9_reg_911[11]_i_3_n_2 ,\add_ln39_9_reg_911[11]_i_4_n_2 ,\add_ln39_9_reg_911[11]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[11:8]),
        .S({\add_ln39_9_reg_911[11]_i_6_n_2 ,\add_ln39_9_reg_911[11]_i_7_n_2 ,\add_ln39_9_reg_911[11]_i_8_n_2 ,\add_ln39_9_reg_911[11]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[12]),
        .Q(add_ln39_9_reg_911[12]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[13]),
        .Q(add_ln39_9_reg_911[13]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[14]),
        .Q(add_ln39_9_reg_911[14]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[15]),
        .Q(add_ln39_9_reg_911[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[15]_i_1 
       (.CI(\add_ln39_9_reg_911_reg[11]_i_1_n_2 ),
        .CO({\add_ln39_9_reg_911_reg[15]_i_1_n_2 ,\add_ln39_9_reg_911_reg[15]_i_1_n_3 ,\add_ln39_9_reg_911_reg[15]_i_1_n_4 ,\add_ln39_9_reg_911_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[15]_i_2_n_2 ,\add_ln39_9_reg_911[15]_i_3_n_2 ,\add_ln39_9_reg_911[15]_i_4_n_2 ,\add_ln39_9_reg_911[15]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[15:12]),
        .S({\add_ln39_9_reg_911[15]_i_6_n_2 ,\add_ln39_9_reg_911[15]_i_7_n_2 ,\add_ln39_9_reg_911[15]_i_8_n_2 ,\add_ln39_9_reg_911[15]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[16]),
        .Q(add_ln39_9_reg_911[16]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[17]),
        .Q(add_ln39_9_reg_911[17]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[18] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[18]),
        .Q(add_ln39_9_reg_911[18]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[19] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[19]),
        .Q(add_ln39_9_reg_911[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[19]_i_1 
       (.CI(\add_ln39_9_reg_911_reg[15]_i_1_n_2 ),
        .CO({\add_ln39_9_reg_911_reg[19]_i_1_n_2 ,\add_ln39_9_reg_911_reg[19]_i_1_n_3 ,\add_ln39_9_reg_911_reg[19]_i_1_n_4 ,\add_ln39_9_reg_911_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[19]_i_2_n_2 ,\add_ln39_9_reg_911[19]_i_3_n_2 ,\add_ln39_9_reg_911[19]_i_4_n_2 ,\add_ln39_9_reg_911[19]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[19:16]),
        .S({\add_ln39_9_reg_911[19]_i_6_n_2 ,\add_ln39_9_reg_911[19]_i_7_n_2 ,\add_ln39_9_reg_911[19]_i_8_n_2 ,\add_ln39_9_reg_911[19]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[1]),
        .Q(add_ln39_9_reg_911[1]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[20] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[20]),
        .Q(add_ln39_9_reg_911[20]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[21] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[21]),
        .Q(add_ln39_9_reg_911[21]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[22] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[22]),
        .Q(add_ln39_9_reg_911[22]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[23] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[23]),
        .Q(add_ln39_9_reg_911[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[23]_i_1 
       (.CI(\add_ln39_9_reg_911_reg[19]_i_1_n_2 ),
        .CO({\add_ln39_9_reg_911_reg[23]_i_1_n_2 ,\add_ln39_9_reg_911_reg[23]_i_1_n_3 ,\add_ln39_9_reg_911_reg[23]_i_1_n_4 ,\add_ln39_9_reg_911_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[23]_i_2_n_2 ,\add_ln39_9_reg_911[23]_i_3_n_2 ,\add_ln39_9_reg_911[23]_i_4_n_2 ,\add_ln39_9_reg_911[23]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[23:20]),
        .S({\add_ln39_9_reg_911[23]_i_6_n_2 ,\add_ln39_9_reg_911[23]_i_7_n_2 ,\add_ln39_9_reg_911[23]_i_8_n_2 ,\add_ln39_9_reg_911[23]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[24] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[24]),
        .Q(add_ln39_9_reg_911[24]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[25] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[25]),
        .Q(add_ln39_9_reg_911[25]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[26] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[26]),
        .Q(add_ln39_9_reg_911[26]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[27] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[27]),
        .Q(add_ln39_9_reg_911[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[27]_i_1 
       (.CI(\add_ln39_9_reg_911_reg[23]_i_1_n_2 ),
        .CO({\add_ln39_9_reg_911_reg[27]_i_1_n_2 ,\add_ln39_9_reg_911_reg[27]_i_1_n_3 ,\add_ln39_9_reg_911_reg[27]_i_1_n_4 ,\add_ln39_9_reg_911_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[27]_i_2_n_2 ,\add_ln39_9_reg_911[27]_i_3_n_2 ,\add_ln39_9_reg_911[27]_i_4_n_2 ,\add_ln39_9_reg_911[27]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[27:24]),
        .S({\add_ln39_9_reg_911[27]_i_6_n_2 ,\add_ln39_9_reg_911[27]_i_7_n_2 ,\add_ln39_9_reg_911[27]_i_8_n_2 ,\add_ln39_9_reg_911[27]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[28] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[28]),
        .Q(add_ln39_9_reg_911[28]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[29] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[29]),
        .Q(add_ln39_9_reg_911[29]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[2]),
        .Q(add_ln39_9_reg_911[2]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[30] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[30]),
        .Q(add_ln39_9_reg_911[30]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[31] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[31]),
        .Q(add_ln39_9_reg_911[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[31]_i_2 
       (.CI(\add_ln39_9_reg_911_reg[27]_i_1_n_2 ),
        .CO({\NLW_add_ln39_9_reg_911_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln39_9_reg_911_reg[31]_i_2_n_3 ,\add_ln39_9_reg_911_reg[31]_i_2_n_4 ,\add_ln39_9_reg_911_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln39_9_reg_911[31]_i_3_n_2 ,\add_ln39_9_reg_911[31]_i_4_n_2 ,\add_ln39_9_reg_911[31]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[31:28]),
        .S({\add_ln39_9_reg_911[31]_i_6_n_2 ,\add_ln39_9_reg_911[31]_i_7_n_2 ,\add_ln39_9_reg_911[31]_i_8_n_2 ,\add_ln39_9_reg_911[31]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[3]),
        .Q(add_ln39_9_reg_911[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln39_9_reg_911_reg[3]_i_1_n_2 ,\add_ln39_9_reg_911_reg[3]_i_1_n_3 ,\add_ln39_9_reg_911_reg[3]_i_1_n_4 ,\add_ln39_9_reg_911_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[3]_i_2_n_2 ,\add_ln39_9_reg_911[3]_i_3_n_2 ,\add_ln39_9_reg_911[3]_i_4_n_2 ,1'b0}),
        .O(add_ln39_9_fu_543_p2[3:0]),
        .S({\add_ln39_9_reg_911[3]_i_5_n_2 ,\add_ln39_9_reg_911[3]_i_6_n_2 ,\add_ln39_9_reg_911[3]_i_7_n_2 ,\add_ln39_9_reg_911[3]_i_8_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[4]),
        .Q(add_ln39_9_reg_911[4]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[5]),
        .Q(add_ln39_9_reg_911[5]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[6]),
        .Q(add_ln39_9_reg_911[6]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[7]),
        .Q(add_ln39_9_reg_911[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln39_9_reg_911_reg[7]_i_1 
       (.CI(\add_ln39_9_reg_911_reg[3]_i_1_n_2 ),
        .CO({\add_ln39_9_reg_911_reg[7]_i_1_n_2 ,\add_ln39_9_reg_911_reg[7]_i_1_n_3 ,\add_ln39_9_reg_911_reg[7]_i_1_n_4 ,\add_ln39_9_reg_911_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\add_ln39_9_reg_911[7]_i_2_n_2 ,\add_ln39_9_reg_911[7]_i_3_n_2 ,\add_ln39_9_reg_911[7]_i_4_n_2 ,\add_ln39_9_reg_911[7]_i_5_n_2 }),
        .O(add_ln39_9_fu_543_p2[7:4]),
        .S({\add_ln39_9_reg_911[7]_i_6_n_2 ,\add_ln39_9_reg_911[7]_i_7_n_2 ,\add_ln39_9_reg_911[7]_i_8_n_2 ,\add_ln39_9_reg_911[7]_i_9_n_2 }));
  FDRE \add_ln39_9_reg_911_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[8]),
        .Q(add_ln39_9_reg_911[8]),
        .R(1'b0));
  FDRE \add_ln39_9_reg_911_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_12),
        .D(add_ln39_9_fu_543_p2[9]),
        .Q(add_ln39_9_reg_911[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_NS_fsm1),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(ap_NS_fsm124_out),
        .I4(mul_32s_32s_32_2_1_U9_n_35),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h88F88888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_NS_fsm124_out),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(\ap_CS_fsm[2]_i_2_n_2 ),
        .I3(ap_NS_fsm1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h8888FFF0)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(result_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_NS_fsm124_out));
  LUT5 #(
    .INIT(32'hFF101010)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_2 ),
        .I1(ap_NS_fsm1),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(\ap_CS_fsm[2]_i_4_n_2 ),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .O(\ap_CS_fsm[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h0080000000808080)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(icmp_ln30_reg_766_pp0_iter1_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_12),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .O(\ap_CS_fsm[2]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hD5000000)) 
    \ap_CS_fsm[30]_i_3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .I3(ap_CS_fsm_pp0_stage1),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_done_reg1));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .I4(ap_CS_fsm_pp0_stage3),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hAEEEAAAA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(mul_32s_32s_32_2_1_U9_n_36),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .I4(ap_CS_fsm_pp0_stage4),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(SS));
  LUT5 #(
    .INIT(32'h0808C808)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(mul_32s_32s_32_2_1_U9_n_35),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln30_reg_766),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(mul_32s_32s_32_2_1_U9_n_35),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter20),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  LUT4 #(
    .INIT(16'h8000)) 
    ap_enable_reg_pp0_iter2_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter20));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E222)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(mul_32s_32s_32_2_1_U9_n_35),
        .I2(icmp_ln30_reg_766),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_NS_fsm1),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_2));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_2),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[0]_i_2__1 
       (.I0(mult_acc_data_2_reg_951[0]),
        .I1(result_TDATA112_out),
        .I2(data4[0]),
        .I3(mult_acc_data_1_reg_936[0]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[0]_i_3 
       (.I0(mult_acc_data_4_reg_966[0]),
        .I1(mult_acc_data_3_reg_956[0]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[10]_i_2 
       (.I0(mult_acc_data_2_reg_951[10]),
        .I1(result_TDATA112_out),
        .I2(data4[10]),
        .I3(mult_acc_data_1_reg_936[10]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[10]_i_3 
       (.I0(mult_acc_data_4_reg_966[10]),
        .I1(mult_acc_data_3_reg_956[10]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[11]_i_10 
       (.I0(reg_403[10]),
        .I1(mul_ln39_4_reg_871[10]),
        .I2(add_ln39_5_reg_906[10]),
        .I3(\data_p1[11]_i_6_n_2 ),
        .O(\data_p1[11]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[11]_i_11 
       (.I0(reg_403[9]),
        .I1(mul_ln39_4_reg_871[9]),
        .I2(add_ln39_5_reg_906[9]),
        .I3(\data_p1[11]_i_7_n_2 ),
        .O(\data_p1[11]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[11]_i_12 
       (.I0(reg_403[8]),
        .I1(mul_ln39_4_reg_871[8]),
        .I2(add_ln39_5_reg_906[8]),
        .I3(\data_p1[11]_i_8_n_2 ),
        .O(\data_p1[11]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[11]_i_2 
       (.I0(mult_acc_data_2_reg_951[11]),
        .I1(result_TDATA112_out),
        .I2(data4[11]),
        .I3(mult_acc_data_1_reg_936[11]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[11]_i_3 
       (.I0(mult_acc_data_4_reg_966[11]),
        .I1(mult_acc_data_3_reg_956[11]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[11]_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[11]_i_5 
       (.I0(reg_403[10]),
        .I1(mul_ln39_4_reg_871[10]),
        .I2(add_ln39_5_reg_906[10]),
        .O(\data_p1[11]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[11]_i_6 
       (.I0(reg_403[9]),
        .I1(mul_ln39_4_reg_871[9]),
        .I2(add_ln39_5_reg_906[9]),
        .O(\data_p1[11]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[11]_i_7 
       (.I0(reg_403[8]),
        .I1(mul_ln39_4_reg_871[8]),
        .I2(add_ln39_5_reg_906[8]),
        .O(\data_p1[11]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[11]_i_8 
       (.I0(reg_403[7]),
        .I1(mul_ln39_4_reg_871[7]),
        .I2(add_ln39_5_reg_906[7]),
        .O(\data_p1[11]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[11]_i_9 
       (.I0(reg_403[11]),
        .I1(mul_ln39_4_reg_871[11]),
        .I2(add_ln39_5_reg_906[11]),
        .I3(\data_p1[11]_i_5_n_2 ),
        .O(\data_p1[11]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[12]_i_2 
       (.I0(mult_acc_data_2_reg_951[12]),
        .I1(result_TDATA112_out),
        .I2(data4[12]),
        .I3(mult_acc_data_1_reg_936[12]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[12]_i_3 
       (.I0(mult_acc_data_4_reg_966[12]),
        .I1(mult_acc_data_3_reg_956[12]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[13]_i_2 
       (.I0(mult_acc_data_2_reg_951[13]),
        .I1(result_TDATA112_out),
        .I2(data4[13]),
        .I3(mult_acc_data_1_reg_936[13]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[13]_i_3 
       (.I0(mult_acc_data_4_reg_966[13]),
        .I1(mult_acc_data_3_reg_956[13]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[14]_i_2 
       (.I0(mult_acc_data_2_reg_951[14]),
        .I1(result_TDATA112_out),
        .I2(data4[14]),
        .I3(mult_acc_data_1_reg_936[14]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[14]_i_3 
       (.I0(mult_acc_data_4_reg_966[14]),
        .I1(mult_acc_data_3_reg_956[14]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[14]_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[15]_i_10 
       (.I0(reg_403[14]),
        .I1(mul_ln39_4_reg_871[14]),
        .I2(add_ln39_5_reg_906[14]),
        .I3(\data_p1[15]_i_6_n_2 ),
        .O(\data_p1[15]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[15]_i_11 
       (.I0(reg_403[13]),
        .I1(mul_ln39_4_reg_871[13]),
        .I2(add_ln39_5_reg_906[13]),
        .I3(\data_p1[15]_i_7_n_2 ),
        .O(\data_p1[15]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[15]_i_12 
       (.I0(reg_403[12]),
        .I1(mul_ln39_4_reg_871[12]),
        .I2(add_ln39_5_reg_906[12]),
        .I3(\data_p1[15]_i_8_n_2 ),
        .O(\data_p1[15]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[15]_i_2 
       (.I0(mult_acc_data_2_reg_951[15]),
        .I1(result_TDATA112_out),
        .I2(data4[15]),
        .I3(mult_acc_data_1_reg_936[15]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[15]_i_3 
       (.I0(mult_acc_data_4_reg_966[15]),
        .I1(mult_acc_data_3_reg_956[15]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[15]_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[15]_i_5 
       (.I0(reg_403[14]),
        .I1(mul_ln39_4_reg_871[14]),
        .I2(add_ln39_5_reg_906[14]),
        .O(\data_p1[15]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[15]_i_6 
       (.I0(reg_403[13]),
        .I1(mul_ln39_4_reg_871[13]),
        .I2(add_ln39_5_reg_906[13]),
        .O(\data_p1[15]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[15]_i_7 
       (.I0(reg_403[12]),
        .I1(mul_ln39_4_reg_871[12]),
        .I2(add_ln39_5_reg_906[12]),
        .O(\data_p1[15]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[15]_i_8 
       (.I0(reg_403[11]),
        .I1(mul_ln39_4_reg_871[11]),
        .I2(add_ln39_5_reg_906[11]),
        .O(\data_p1[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[15]_i_9 
       (.I0(reg_403[15]),
        .I1(mul_ln39_4_reg_871[15]),
        .I2(add_ln39_5_reg_906[15]),
        .I3(\data_p1[15]_i_5_n_2 ),
        .O(\data_p1[15]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[16]_i_2 
       (.I0(mult_acc_data_2_reg_951[16]),
        .I1(result_TDATA112_out),
        .I2(data4[16]),
        .I3(mult_acc_data_1_reg_936[16]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[16]_i_3 
       (.I0(mult_acc_data_4_reg_966[16]),
        .I1(mult_acc_data_3_reg_956[16]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[17]_i_2 
       (.I0(mult_acc_data_2_reg_951[17]),
        .I1(result_TDATA112_out),
        .I2(data4[17]),
        .I3(mult_acc_data_1_reg_936[17]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[17]_i_3 
       (.I0(mult_acc_data_4_reg_966[17]),
        .I1(mult_acc_data_3_reg_956[17]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[18]_i_2 
       (.I0(mult_acc_data_2_reg_951[18]),
        .I1(result_TDATA112_out),
        .I2(data4[18]),
        .I3(mult_acc_data_1_reg_936[18]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[18]_i_3 
       (.I0(mult_acc_data_4_reg_966[18]),
        .I1(mult_acc_data_3_reg_956[18]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[18]_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[19]_i_10 
       (.I0(reg_403[18]),
        .I1(mul_ln39_4_reg_871[18]),
        .I2(add_ln39_5_reg_906[18]),
        .I3(\data_p1[19]_i_6_n_2 ),
        .O(\data_p1[19]_i_10_n_2 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[19]_i_11 
       (.I0(reg_403[17]),
        .I1(mul_ln39_4_reg_871[17]),
        .I2(add_ln39_5_reg_906[17]),
        .I3(\data_p1[19]_i_7_n_2 ),
        .O(\data_p1[19]_i_11_n_2 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[19]_i_12 
       (.I0(reg_403[16]),
        .I1(mul_ln39_4_reg_871[16]),
        .I2(add_ln39_5_reg_906[16]),
        .I3(\data_p1[19]_i_8_n_2 ),
        .O(\data_p1[19]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[19]_i_2 
       (.I0(mult_acc_data_2_reg_951[19]),
        .I1(result_TDATA112_out),
        .I2(data4[19]),
        .I3(mult_acc_data_1_reg_936[19]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[19]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[19]_i_3 
       (.I0(mult_acc_data_4_reg_966[19]),
        .I1(mult_acc_data_3_reg_956[19]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[19]_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[19]_i_5 
       (.I0(reg_403[18]),
        .I1(mul_ln39_4_reg_871[18]),
        .I2(add_ln39_5_reg_906[18]),
        .O(\data_p1[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[19]_i_6 
       (.I0(reg_403[17]),
        .I1(mul_ln39_4_reg_871[17]),
        .I2(add_ln39_5_reg_906[17]),
        .O(\data_p1[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[19]_i_7 
       (.I0(reg_403[16]),
        .I1(mul_ln39_4_reg_871[16]),
        .I2(add_ln39_5_reg_906[16]),
        .O(\data_p1[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[19]_i_8 
       (.I0(reg_403[15]),
        .I1(mul_ln39_4_reg_871[15]),
        .I2(add_ln39_5_reg_906[15]),
        .O(\data_p1[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[19]_i_9 
       (.I0(reg_403[19]),
        .I1(mul_ln39_4_reg_871[19]),
        .I2(add_ln39_5_reg_906[19]),
        .I3(\data_p1[19]_i_5_n_2 ),
        .O(\data_p1[19]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[1]_i_2 
       (.I0(mult_acc_data_2_reg_951[1]),
        .I1(result_TDATA112_out),
        .I2(data4[1]),
        .I3(mult_acc_data_1_reg_936[1]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[1]_i_3 
       (.I0(mult_acc_data_4_reg_966[1]),
        .I1(mult_acc_data_3_reg_956[1]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[20]_i_2 
       (.I0(mult_acc_data_2_reg_951[20]),
        .I1(result_TDATA112_out),
        .I2(data4[20]),
        .I3(mult_acc_data_1_reg_936[20]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[20]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[20]_i_3 
       (.I0(mult_acc_data_4_reg_966[20]),
        .I1(mult_acc_data_3_reg_956[20]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[21]_i_2 
       (.I0(mult_acc_data_2_reg_951[21]),
        .I1(result_TDATA112_out),
        .I2(data4[21]),
        .I3(mult_acc_data_1_reg_936[21]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[21]_i_3 
       (.I0(mult_acc_data_4_reg_966[21]),
        .I1(mult_acc_data_3_reg_956[21]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[22]_i_2 
       (.I0(mult_acc_data_2_reg_951[22]),
        .I1(result_TDATA112_out),
        .I2(data4[22]),
        .I3(mult_acc_data_1_reg_936[22]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[22]_i_3 
       (.I0(mult_acc_data_4_reg_966[22]),
        .I1(mult_acc_data_3_reg_956[22]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[22]_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[23]_i_10 
       (.I0(reg_403[22]),
        .I1(mul_ln39_4_reg_871[22]),
        .I2(add_ln39_5_reg_906[22]),
        .I3(\data_p1[23]_i_6_n_2 ),
        .O(\data_p1[23]_i_10_n_2 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[23]_i_11 
       (.I0(reg_403[21]),
        .I1(mul_ln39_4_reg_871[21]),
        .I2(add_ln39_5_reg_906[21]),
        .I3(\data_p1[23]_i_7_n_2 ),
        .O(\data_p1[23]_i_11_n_2 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[23]_i_12 
       (.I0(reg_403[20]),
        .I1(mul_ln39_4_reg_871[20]),
        .I2(add_ln39_5_reg_906[20]),
        .I3(\data_p1[23]_i_8_n_2 ),
        .O(\data_p1[23]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[23]_i_2 
       (.I0(mult_acc_data_2_reg_951[23]),
        .I1(result_TDATA112_out),
        .I2(data4[23]),
        .I3(mult_acc_data_1_reg_936[23]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[23]_i_3 
       (.I0(mult_acc_data_4_reg_966[23]),
        .I1(mult_acc_data_3_reg_956[23]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[23]_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[23]_i_5 
       (.I0(reg_403[22]),
        .I1(mul_ln39_4_reg_871[22]),
        .I2(add_ln39_5_reg_906[22]),
        .O(\data_p1[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[23]_i_6 
       (.I0(reg_403[21]),
        .I1(mul_ln39_4_reg_871[21]),
        .I2(add_ln39_5_reg_906[21]),
        .O(\data_p1[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[23]_i_7 
       (.I0(reg_403[20]),
        .I1(mul_ln39_4_reg_871[20]),
        .I2(add_ln39_5_reg_906[20]),
        .O(\data_p1[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[23]_i_8 
       (.I0(reg_403[19]),
        .I1(mul_ln39_4_reg_871[19]),
        .I2(add_ln39_5_reg_906[19]),
        .O(\data_p1[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[23]_i_9 
       (.I0(reg_403[23]),
        .I1(mul_ln39_4_reg_871[23]),
        .I2(add_ln39_5_reg_906[23]),
        .I3(\data_p1[23]_i_5_n_2 ),
        .O(\data_p1[23]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[24]_i_2 
       (.I0(mult_acc_data_2_reg_951[24]),
        .I1(result_TDATA112_out),
        .I2(data4[24]),
        .I3(mult_acc_data_1_reg_936[24]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[24]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[24]_i_3 
       (.I0(mult_acc_data_4_reg_966[24]),
        .I1(mult_acc_data_3_reg_956[24]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[25]_i_2 
       (.I0(mult_acc_data_2_reg_951[25]),
        .I1(result_TDATA112_out),
        .I2(data4[25]),
        .I3(mult_acc_data_1_reg_936[25]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[25]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[25]_i_3 
       (.I0(mult_acc_data_4_reg_966[25]),
        .I1(mult_acc_data_3_reg_956[25]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[26]_i_2 
       (.I0(mult_acc_data_2_reg_951[26]),
        .I1(result_TDATA112_out),
        .I2(data4[26]),
        .I3(mult_acc_data_1_reg_936[26]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[26]_i_3 
       (.I0(mult_acc_data_4_reg_966[26]),
        .I1(mult_acc_data_3_reg_956[26]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[26]_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[27]_i_10 
       (.I0(reg_403[26]),
        .I1(mul_ln39_4_reg_871[26]),
        .I2(add_ln39_5_reg_906[26]),
        .I3(\data_p1[27]_i_6_n_2 ),
        .O(\data_p1[27]_i_10_n_2 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[27]_i_11 
       (.I0(reg_403[25]),
        .I1(mul_ln39_4_reg_871[25]),
        .I2(add_ln39_5_reg_906[25]),
        .I3(\data_p1[27]_i_7_n_2 ),
        .O(\data_p1[27]_i_11_n_2 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[27]_i_12 
       (.I0(reg_403[24]),
        .I1(mul_ln39_4_reg_871[24]),
        .I2(add_ln39_5_reg_906[24]),
        .I3(\data_p1[27]_i_8_n_2 ),
        .O(\data_p1[27]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[27]_i_2 
       (.I0(mult_acc_data_2_reg_951[27]),
        .I1(result_TDATA112_out),
        .I2(data4[27]),
        .I3(mult_acc_data_1_reg_936[27]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[27]_i_3 
       (.I0(mult_acc_data_4_reg_966[27]),
        .I1(mult_acc_data_3_reg_956[27]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[27]_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[27]_i_5 
       (.I0(reg_403[26]),
        .I1(mul_ln39_4_reg_871[26]),
        .I2(add_ln39_5_reg_906[26]),
        .O(\data_p1[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[27]_i_6 
       (.I0(reg_403[25]),
        .I1(mul_ln39_4_reg_871[25]),
        .I2(add_ln39_5_reg_906[25]),
        .O(\data_p1[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[27]_i_7 
       (.I0(reg_403[24]),
        .I1(mul_ln39_4_reg_871[24]),
        .I2(add_ln39_5_reg_906[24]),
        .O(\data_p1[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[27]_i_8 
       (.I0(reg_403[23]),
        .I1(mul_ln39_4_reg_871[23]),
        .I2(add_ln39_5_reg_906[23]),
        .O(\data_p1[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[27]_i_9 
       (.I0(reg_403[27]),
        .I1(mul_ln39_4_reg_871[27]),
        .I2(add_ln39_5_reg_906[27]),
        .I3(\data_p1[27]_i_5_n_2 ),
        .O(\data_p1[27]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[28]_i_2 
       (.I0(mult_acc_data_2_reg_951[28]),
        .I1(result_TDATA112_out),
        .I2(data4[28]),
        .I3(mult_acc_data_1_reg_936[28]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[28]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[28]_i_3 
       (.I0(mult_acc_data_4_reg_966[28]),
        .I1(mult_acc_data_3_reg_956[28]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[28]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[29]_i_2 
       (.I0(mult_acc_data_2_reg_951[29]),
        .I1(result_TDATA112_out),
        .I2(data4[29]),
        .I3(mult_acc_data_1_reg_936[29]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[29]_i_3 
       (.I0(mult_acc_data_4_reg_966[29]),
        .I1(mult_acc_data_3_reg_956[29]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[2]_i_2 
       (.I0(mult_acc_data_2_reg_951[2]),
        .I1(result_TDATA112_out),
        .I2(data4[2]),
        .I3(mult_acc_data_1_reg_936[2]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[2]_i_3 
       (.I0(mult_acc_data_4_reg_966[2]),
        .I1(mult_acc_data_3_reg_956[2]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[30]_i_2 
       (.I0(mult_acc_data_2_reg_951[30]),
        .I1(result_TDATA112_out),
        .I2(data4[30]),
        .I3(mult_acc_data_1_reg_936[30]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[30]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[30]_i_3 
       (.I0(mult_acc_data_4_reg_966[30]),
        .I1(mult_acc_data_3_reg_956[30]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[30]_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[31]_i_10 
       (.I0(reg_403[28]),
        .I1(mul_ln39_4_reg_871[28]),
        .I2(add_ln39_5_reg_906[28]),
        .O(\data_p1[31]_i_10_n_2 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[31]_i_11 
       (.I0(reg_403[27]),
        .I1(mul_ln39_4_reg_871[27]),
        .I2(add_ln39_5_reg_906[27]),
        .O(\data_p1[31]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \data_p1[31]_i_12 
       (.I0(add_ln39_5_reg_906[30]),
        .I1(mul_ln39_4_reg_871[30]),
        .I2(reg_403[30]),
        .I3(mul_ln39_4_reg_871[31]),
        .I4(reg_403[31]),
        .I5(add_ln39_5_reg_906[31]),
        .O(\data_p1[31]_i_12_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[31]_i_13 
       (.I0(\data_p1[31]_i_9_n_2 ),
        .I1(mul_ln39_4_reg_871[30]),
        .I2(reg_403[30]),
        .I3(add_ln39_5_reg_906[30]),
        .O(\data_p1[31]_i_13_n_2 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[31]_i_14 
       (.I0(reg_403[29]),
        .I1(mul_ln39_4_reg_871[29]),
        .I2(add_ln39_5_reg_906[29]),
        .I3(\data_p1[31]_i_10_n_2 ),
        .O(\data_p1[31]_i_14_n_2 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[31]_i_15 
       (.I0(reg_403[28]),
        .I1(mul_ln39_4_reg_871[28]),
        .I2(add_ln39_5_reg_906[28]),
        .I3(\data_p1[31]_i_11_n_2 ),
        .O(\data_p1[31]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCFECC)) 
    \data_p1[31]_i_3 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\ap_CS_fsm[2]_i_4_n_2 ),
        .I5(\data_p1[31]_i_6_n_2 ),
        .O(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[31]_i_4 
       (.I0(mult_acc_data_2_reg_951[31]),
        .I1(result_TDATA112_out),
        .I2(data4[31]),
        .I3(mult_acc_data_1_reg_936[31]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[31]_i_5 
       (.I0(mult_acc_data_4_reg_966[31]),
        .I1(mult_acc_data_3_reg_956[31]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hF800000088000000)) 
    \data_p1[31]_i_6 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(result_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\data_p1[31]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \data_p1[31]_i_8 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(result_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\data_p1[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[31]_i_9 
       (.I0(reg_403[29]),
        .I1(mul_ln39_4_reg_871[29]),
        .I2(add_ln39_5_reg_906[29]),
        .O(\data_p1[31]_i_9_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[3]_i_10 
       (.I0(reg_403[1]),
        .I1(mul_ln39_4_reg_871[1]),
        .I2(add_ln39_5_reg_906[1]),
        .I3(\data_p1[3]_i_7_n_2 ),
        .O(\data_p1[3]_i_10_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \data_p1[3]_i_11 
       (.I0(reg_403[0]),
        .I1(mul_ln39_4_reg_871[0]),
        .I2(add_ln39_5_reg_906[0]),
        .O(\data_p1[3]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[3]_i_2__3 
       (.I0(mult_acc_data_2_reg_951[3]),
        .I1(result_TDATA112_out),
        .I2(data4[3]),
        .I3(mult_acc_data_1_reg_936[3]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[3]_i_3 
       (.I0(mult_acc_data_4_reg_966[3]),
        .I1(mult_acc_data_3_reg_956[3]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_p1[3]_i_3__0 
       (.I0(result_TDATA113_out),
        .I1(ap_enable_reg_pp0_iter20),
        .I2(result_TDATA1),
        .I3(result_TDATA112_out),
        .O(result_TKEEP1));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[3]_i_5 
       (.I0(reg_403[2]),
        .I1(mul_ln39_4_reg_871[2]),
        .I2(add_ln39_5_reg_906[2]),
        .O(\data_p1[3]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[3]_i_6 
       (.I0(reg_403[1]),
        .I1(mul_ln39_4_reg_871[1]),
        .I2(add_ln39_5_reg_906[1]),
        .O(\data_p1[3]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[3]_i_7 
       (.I0(reg_403[0]),
        .I1(mul_ln39_4_reg_871[0]),
        .I2(add_ln39_5_reg_906[0]),
        .O(\data_p1[3]_i_7_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[3]_i_8 
       (.I0(reg_403[3]),
        .I1(mul_ln39_4_reg_871[3]),
        .I2(add_ln39_5_reg_906[3]),
        .I3(\data_p1[3]_i_5_n_2 ),
        .O(\data_p1[3]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[3]_i_9 
       (.I0(reg_403[2]),
        .I1(mul_ln39_4_reg_871[2]),
        .I2(add_ln39_5_reg_906[2]),
        .I3(\data_p1[3]_i_6_n_2 ),
        .O(\data_p1[3]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[4]_i_2 
       (.I0(mult_acc_data_2_reg_951[4]),
        .I1(result_TDATA112_out),
        .I2(data4[4]),
        .I3(mult_acc_data_1_reg_936[4]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[4]_i_3 
       (.I0(mult_acc_data_4_reg_966[4]),
        .I1(mult_acc_data_3_reg_956[4]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[5]_i_2 
       (.I0(mult_acc_data_2_reg_951[5]),
        .I1(result_TDATA112_out),
        .I2(data4[5]),
        .I3(mult_acc_data_1_reg_936[5]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[5]_i_3 
       (.I0(mult_acc_data_4_reg_966[5]),
        .I1(mult_acc_data_3_reg_956[5]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[6]_i_2 
       (.I0(mult_acc_data_2_reg_951[6]),
        .I1(result_TDATA112_out),
        .I2(data4[6]),
        .I3(mult_acc_data_1_reg_936[6]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[6]_i_3 
       (.I0(mult_acc_data_4_reg_966[6]),
        .I1(mult_acc_data_3_reg_956[6]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[7]_i_10 
       (.I0(reg_403[6]),
        .I1(mul_ln39_4_reg_871[6]),
        .I2(add_ln39_5_reg_906[6]),
        .I3(\data_p1[7]_i_6_n_2 ),
        .O(\data_p1[7]_i_10_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[7]_i_11 
       (.I0(reg_403[5]),
        .I1(mul_ln39_4_reg_871[5]),
        .I2(add_ln39_5_reg_906[5]),
        .I3(\data_p1[7]_i_7_n_2 ),
        .O(\data_p1[7]_i_11_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[7]_i_12 
       (.I0(reg_403[4]),
        .I1(mul_ln39_4_reg_871[4]),
        .I2(add_ln39_5_reg_906[4]),
        .I3(\data_p1[7]_i_8_n_2 ),
        .O(\data_p1[7]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[7]_i_2 
       (.I0(mult_acc_data_2_reg_951[7]),
        .I1(result_TDATA112_out),
        .I2(data4[7]),
        .I3(mult_acc_data_1_reg_936[7]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[7]_i_3 
       (.I0(mult_acc_data_4_reg_966[7]),
        .I1(mult_acc_data_3_reg_956[7]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[7]_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[7]_i_5 
       (.I0(reg_403[6]),
        .I1(mul_ln39_4_reg_871[6]),
        .I2(add_ln39_5_reg_906[6]),
        .O(\data_p1[7]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[7]_i_6 
       (.I0(reg_403[5]),
        .I1(mul_ln39_4_reg_871[5]),
        .I2(add_ln39_5_reg_906[5]),
        .O(\data_p1[7]_i_6_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[7]_i_7 
       (.I0(reg_403[4]),
        .I1(mul_ln39_4_reg_871[4]),
        .I2(add_ln39_5_reg_906[4]),
        .O(\data_p1[7]_i_7_n_2 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \data_p1[7]_i_8 
       (.I0(reg_403[3]),
        .I1(mul_ln39_4_reg_871[3]),
        .I2(add_ln39_5_reg_906[3]),
        .O(\data_p1[7]_i_8_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \data_p1[7]_i_9 
       (.I0(reg_403[7]),
        .I1(mul_ln39_4_reg_871[7]),
        .I2(add_ln39_5_reg_906[7]),
        .I3(\data_p1[7]_i_5_n_2 ),
        .O(\data_p1[7]_i_9_n_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[8]_i_2 
       (.I0(mult_acc_data_2_reg_951[8]),
        .I1(result_TDATA112_out),
        .I2(data4[8]),
        .I3(mult_acc_data_1_reg_936[8]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[8]_i_3 
       (.I0(mult_acc_data_4_reg_966[8]),
        .I1(mult_acc_data_3_reg_956[8]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    \data_p1[9]_i_2 
       (.I0(mult_acc_data_2_reg_951[9]),
        .I1(result_TDATA112_out),
        .I2(data4[9]),
        .I3(mult_acc_data_1_reg_936[9]),
        .I4(result_TDATA1),
        .I5(\data_p1[31]_i_8_n_2 ),
        .O(\mult_acc_data_2_reg_951_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hACA0)) 
    \data_p1[9]_i_3 
       (.I0(mult_acc_data_4_reg_966[9]),
        .I1(mult_acc_data_3_reg_956[9]),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA113_out),
        .O(\mult_acc_data_4_reg_966_reg[9]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[11]_i_4 
       (.CI(\data_p1_reg[7]_i_4_n_2 ),
        .CO({\data_p1_reg[11]_i_4_n_2 ,\data_p1_reg[11]_i_4_n_3 ,\data_p1_reg[11]_i_4_n_4 ,\data_p1_reg[11]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[11]_i_5_n_2 ,\data_p1[11]_i_6_n_2 ,\data_p1[11]_i_7_n_2 ,\data_p1[11]_i_8_n_2 }),
        .O(data4[11:8]),
        .S({\data_p1[11]_i_9_n_2 ,\data_p1[11]_i_10_n_2 ,\data_p1[11]_i_11_n_2 ,\data_p1[11]_i_12_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[15]_i_4 
       (.CI(\data_p1_reg[11]_i_4_n_2 ),
        .CO({\data_p1_reg[15]_i_4_n_2 ,\data_p1_reg[15]_i_4_n_3 ,\data_p1_reg[15]_i_4_n_4 ,\data_p1_reg[15]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[15]_i_5_n_2 ,\data_p1[15]_i_6_n_2 ,\data_p1[15]_i_7_n_2 ,\data_p1[15]_i_8_n_2 }),
        .O(data4[15:12]),
        .S({\data_p1[15]_i_9_n_2 ,\data_p1[15]_i_10_n_2 ,\data_p1[15]_i_11_n_2 ,\data_p1[15]_i_12_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[19]_i_4 
       (.CI(\data_p1_reg[15]_i_4_n_2 ),
        .CO({\data_p1_reg[19]_i_4_n_2 ,\data_p1_reg[19]_i_4_n_3 ,\data_p1_reg[19]_i_4_n_4 ,\data_p1_reg[19]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[19]_i_5_n_2 ,\data_p1[19]_i_6_n_2 ,\data_p1[19]_i_7_n_2 ,\data_p1[19]_i_8_n_2 }),
        .O(data4[19:16]),
        .S({\data_p1[19]_i_9_n_2 ,\data_p1[19]_i_10_n_2 ,\data_p1[19]_i_11_n_2 ,\data_p1[19]_i_12_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[23]_i_4 
       (.CI(\data_p1_reg[19]_i_4_n_2 ),
        .CO({\data_p1_reg[23]_i_4_n_2 ,\data_p1_reg[23]_i_4_n_3 ,\data_p1_reg[23]_i_4_n_4 ,\data_p1_reg[23]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[23]_i_5_n_2 ,\data_p1[23]_i_6_n_2 ,\data_p1[23]_i_7_n_2 ,\data_p1[23]_i_8_n_2 }),
        .O(data4[23:20]),
        .S({\data_p1[23]_i_9_n_2 ,\data_p1[23]_i_10_n_2 ,\data_p1[23]_i_11_n_2 ,\data_p1[23]_i_12_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[27]_i_4 
       (.CI(\data_p1_reg[23]_i_4_n_2 ),
        .CO({\data_p1_reg[27]_i_4_n_2 ,\data_p1_reg[27]_i_4_n_3 ,\data_p1_reg[27]_i_4_n_4 ,\data_p1_reg[27]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[27]_i_5_n_2 ,\data_p1[27]_i_6_n_2 ,\data_p1[27]_i_7_n_2 ,\data_p1[27]_i_8_n_2 }),
        .O(data4[27:24]),
        .S({\data_p1[27]_i_9_n_2 ,\data_p1[27]_i_10_n_2 ,\data_p1[27]_i_11_n_2 ,\data_p1[27]_i_12_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[31]_i_7 
       (.CI(\data_p1_reg[27]_i_4_n_2 ),
        .CO({\NLW_data_p1_reg[31]_i_7_CO_UNCONNECTED [3],\data_p1_reg[31]_i_7_n_3 ,\data_p1_reg[31]_i_7_n_4 ,\data_p1_reg[31]_i_7_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_p1[31]_i_9_n_2 ,\data_p1[31]_i_10_n_2 ,\data_p1[31]_i_11_n_2 }),
        .O(data4[31:28]),
        .S({\data_p1[31]_i_12_n_2 ,\data_p1[31]_i_13_n_2 ,\data_p1[31]_i_14_n_2 ,\data_p1[31]_i_15_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[3]_i_4 
       (.CI(1'b0),
        .CO({\data_p1_reg[3]_i_4_n_2 ,\data_p1_reg[3]_i_4_n_3 ,\data_p1_reg[3]_i_4_n_4 ,\data_p1_reg[3]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[3]_i_5_n_2 ,\data_p1[3]_i_6_n_2 ,\data_p1[3]_i_7_n_2 ,1'b0}),
        .O(data4[3:0]),
        .S({\data_p1[3]_i_8_n_2 ,\data_p1[3]_i_9_n_2 ,\data_p1[3]_i_10_n_2 ,\data_p1[3]_i_11_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \data_p1_reg[7]_i_4 
       (.CI(\data_p1_reg[3]_i_4_n_2 ),
        .CO({\data_p1_reg[7]_i_4_n_2 ,\data_p1_reg[7]_i_4_n_3 ,\data_p1_reg[7]_i_4_n_4 ,\data_p1_reg[7]_i_4_n_5 }),
        .CYINIT(1'b0),
        .DI({\data_p1[7]_i_5_n_2 ,\data_p1[7]_i_6_n_2 ,\data_p1[7]_i_7_n_2 ,\data_p1[7]_i_8_n_2 }),
        .O(data4[7:4]),
        .S({\data_p1[7]_i_9_n_2 ,\data_p1[7]_i_10_n_2 ,\data_p1[7]_i_11_n_2 ,\data_p1[7]_i_12_n_2 }));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[0]_i_1 
       (.I0(\data_p2[0]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[0]),
        .I4(mult_acc_data_4_reg_966[0]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[0]_i_1__0 
       (.I0(\mult_acc_strb_reg_931_reg[3]_0 [0]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_strb_reg_931_reg[3]_2 [0]),
        .O(\mult_acc_strb_reg_931_reg[3]_1 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[0]_i_1__1 
       (.I0(\mult_acc_keep_reg_926_reg[3]_0 [0]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_keep_reg_926_reg[3]_2 [0]),
        .O(\mult_acc_keep_reg_926_reg[3]_1 [0]));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \data_p2[0]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(mult_acc_last_reg_921),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I3(\data_p2_reg[0] ),
        .I4(data_p2),
        .O(\mult_acc_last_reg_921_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[0]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[0]),
        .I2(data4[0]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[0]),
        .O(\data_p2[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[10]_i_1 
       (.I0(\data_p2[10]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[10]),
        .I4(mult_acc_data_4_reg_966[10]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[10]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[10]),
        .I2(data4[10]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[10]),
        .O(\data_p2[10]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[11]_i_1 
       (.I0(\data_p2[11]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[11]),
        .I4(mult_acc_data_4_reg_966[11]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[11]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[11]),
        .I2(data4[11]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[11]),
        .O(\data_p2[11]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[12]_i_1 
       (.I0(\data_p2[12]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[12]),
        .I4(mult_acc_data_4_reg_966[12]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[12]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[12]),
        .I2(data4[12]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[12]),
        .O(\data_p2[12]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[13]_i_1 
       (.I0(\data_p2[13]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[13]),
        .I4(mult_acc_data_4_reg_966[13]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[13]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[13]),
        .I2(data4[13]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[13]),
        .O(\data_p2[13]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[14]_i_1 
       (.I0(\data_p2[14]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[14]),
        .I4(mult_acc_data_4_reg_966[14]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[14]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[14]),
        .I2(data4[14]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[14]),
        .O(\data_p2[14]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[15]_i_1 
       (.I0(\data_p2[15]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[15]),
        .I4(mult_acc_data_4_reg_966[15]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[15]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[15]),
        .I2(data4[15]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[15]),
        .O(\data_p2[15]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[16]_i_1 
       (.I0(\data_p2[16]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[16]),
        .I4(mult_acc_data_4_reg_966[16]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[16]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[16]),
        .I2(data4[16]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[16]),
        .O(\data_p2[16]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[17]_i_1 
       (.I0(\data_p2[17]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[17]),
        .I4(mult_acc_data_4_reg_966[17]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[17]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[17]),
        .I2(data4[17]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[17]),
        .O(\data_p2[17]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[18]_i_1 
       (.I0(\data_p2[18]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[18]),
        .I4(mult_acc_data_4_reg_966[18]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[18]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[18]),
        .I2(data4[18]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[18]),
        .O(\data_p2[18]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[19]_i_1 
       (.I0(\data_p2[19]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[19]),
        .I4(mult_acc_data_4_reg_966[19]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[19]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[19]),
        .I2(data4[19]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[19]),
        .O(\data_p2[19]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[1]_i_1 
       (.I0(\data_p2[1]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[1]),
        .I4(mult_acc_data_4_reg_966[1]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[1]_i_1__0 
       (.I0(\mult_acc_strb_reg_931_reg[3]_0 [1]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_strb_reg_931_reg[3]_2 [1]),
        .O(\mult_acc_strb_reg_931_reg[3]_1 [1]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[1]_i_1__1 
       (.I0(\mult_acc_keep_reg_926_reg[3]_0 [1]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_keep_reg_926_reg[3]_2 [1]),
        .O(\mult_acc_keep_reg_926_reg[3]_1 [1]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[1]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[1]),
        .I2(data4[1]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[1]),
        .O(\data_p2[1]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[20]_i_1 
       (.I0(\data_p2[20]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[20]),
        .I4(mult_acc_data_4_reg_966[20]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[20]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[20]),
        .I2(data4[20]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[20]),
        .O(\data_p2[20]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[21]_i_1 
       (.I0(\data_p2[21]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[21]),
        .I4(mult_acc_data_4_reg_966[21]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[21]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[21]),
        .I2(data4[21]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[21]),
        .O(\data_p2[21]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[22]_i_1 
       (.I0(\data_p2[22]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[22]),
        .I4(mult_acc_data_4_reg_966[22]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[22]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[22]),
        .I2(data4[22]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[22]),
        .O(\data_p2[22]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[23]_i_1 
       (.I0(\data_p2[23]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[23]),
        .I4(mult_acc_data_4_reg_966[23]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[23]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[23]),
        .I2(data4[23]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[23]),
        .O(\data_p2[23]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[24]_i_1 
       (.I0(\data_p2[24]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[24]),
        .I4(mult_acc_data_4_reg_966[24]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[24]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[24]),
        .I2(data4[24]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[24]),
        .O(\data_p2[24]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[25]_i_1 
       (.I0(\data_p2[25]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[25]),
        .I4(mult_acc_data_4_reg_966[25]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[25]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[25]),
        .I2(data4[25]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[25]),
        .O(\data_p2[25]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[26]_i_1 
       (.I0(\data_p2[26]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[26]),
        .I4(mult_acc_data_4_reg_966[26]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[26]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[26]),
        .I2(data4[26]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[26]),
        .O(\data_p2[26]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[27]_i_1 
       (.I0(\data_p2[27]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[27]),
        .I4(mult_acc_data_4_reg_966[27]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[27]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[27]),
        .I2(data4[27]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[27]),
        .O(\data_p2[27]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[28]_i_1 
       (.I0(\data_p2[28]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[28]),
        .I4(mult_acc_data_4_reg_966[28]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[28]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[28]),
        .I2(data4[28]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[28]),
        .O(\data_p2[28]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[29]_i_1 
       (.I0(\data_p2[29]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[29]),
        .I4(mult_acc_data_4_reg_966[29]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[29]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[29]),
        .I2(data4[29]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[29]),
        .O(\data_p2[29]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[2]_i_1 
       (.I0(\data_p2[2]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[2]),
        .I4(mult_acc_data_4_reg_966[2]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[2]_i_1__0 
       (.I0(\mult_acc_strb_reg_931_reg[3]_0 [2]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_strb_reg_931_reg[3]_2 [2]),
        .O(\mult_acc_strb_reg_931_reg[3]_1 [2]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[2]_i_1__1 
       (.I0(\mult_acc_keep_reg_926_reg[3]_0 [2]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_keep_reg_926_reg[3]_2 [2]),
        .O(\mult_acc_keep_reg_926_reg[3]_1 [2]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[2]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[2]),
        .I2(data4[2]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[2]),
        .O(\data_p2[2]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[30]_i_1 
       (.I0(\data_p2[30]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[30]),
        .I4(mult_acc_data_4_reg_966[30]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[30]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[30]),
        .I2(data4[30]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[30]),
        .O(\data_p2[30]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(result_TREADY_int_regslice),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[31]_i_2 
       (.I0(\data_p2[31]_i_3_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[31]),
        .I4(mult_acc_data_4_reg_966[31]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[31]_i_3 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[31]),
        .I2(data4[31]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[31]),
        .O(\data_p2[31]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[31]_i_4 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .O(result_TDATA113_out));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[3]_i_1 
       (.I0(\data_p2[3]_i_2__1_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[3]),
        .I4(mult_acc_data_4_reg_966[3]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__0 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(\data_p2_reg[3] ),
        .O(ack_in_t_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__1 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(\data_p2_reg[3]_0 ),
        .O(ack_in_t_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[3]_i_2 
       (.I0(\mult_acc_strb_reg_931_reg[3]_0 [3]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_strb_reg_931_reg[3]_2 [3]),
        .O(\mult_acc_strb_reg_931_reg[3]_1 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \data_p2[3]_i_2__0 
       (.I0(\mult_acc_keep_reg_926_reg[3]_0 [3]),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(result_TDATA1),
        .I4(result_TDATA112_out),
        .I5(\mult_acc_keep_reg_926_reg[3]_2 [3]),
        .O(\mult_acc_keep_reg_926_reg[3]_1 [3]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[3]_i_2__1 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[3]),
        .I2(data4[3]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[3]),
        .O(\data_p2[3]_i_2__1_n_2 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_3 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .O(result_TDATA1));
  LUT4 #(
    .INIT(16'h8000)) 
    \data_p2[3]_i_4 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .O(result_TDATA112_out));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[4]_i_1 
       (.I0(\data_p2[4]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[4]),
        .I4(mult_acc_data_4_reg_966[4]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[4]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[4]),
        .I2(data4[4]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[4]),
        .O(\data_p2[4]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[5]_i_1 
       (.I0(\data_p2[5]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[5]),
        .I4(mult_acc_data_4_reg_966[5]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[5]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[5]),
        .I2(data4[5]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[5]),
        .O(\data_p2[5]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[6]_i_1 
       (.I0(\data_p2[6]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[6]),
        .I4(mult_acc_data_4_reg_966[6]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[6]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[6]),
        .I2(data4[6]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[6]),
        .O(\data_p2[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[7]_i_1 
       (.I0(\data_p2[7]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[7]),
        .I4(mult_acc_data_4_reg_966[7]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[7]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[7]),
        .I2(data4[7]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[7]),
        .O(\data_p2[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[8]_i_1 
       (.I0(\data_p2[8]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[8]),
        .I4(mult_acc_data_4_reg_966[8]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[8]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[8]),
        .I2(data4[8]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[8]),
        .O(\data_p2[8]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hFEF20E02)) 
    \data_p2[9]_i_1 
       (.I0(\data_p2[9]_i_2_n_2 ),
        .I1(result_TDATA113_out),
        .I2(ap_enable_reg_pp0_iter20),
        .I3(mult_acc_data_3_reg_956[9]),
        .I4(mult_acc_data_4_reg_966[9]),
        .O(\mult_acc_data_3_reg_956_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_p2[9]_i_2 
       (.I0(result_TDATA1),
        .I1(mult_acc_data_1_reg_936[9]),
        .I2(data4[9]),
        .I3(result_TDATA112_out),
        .I4(mult_acc_data_2_reg_951[9]),
        .O(\data_p2[9]_i_2_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D({trunc_ln40_fu_478_p1[4],flow_control_loop_pipe_sequential_init_U_n_5,trunc_ln40_fu_478_p1[2],ap_sig_allocacmp_i}),
        .Q(Q),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_12),
        .\ap_CS_fsm_reg[30] (D),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_2_[0] }),
        .ap_rst_n(ap_rst_n),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0),
        .\i_1_fu_122_reg[0] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\i_1_fu_122_reg[1] (flow_control_loop_pipe_sequential_init_U_n_14),
        .\i_1_fu_122_reg[1]_0 (mul_32s_32s_32_2_1_U9_n_38),
        .\i_1_fu_122_reg[2] (flow_control_loop_pipe_sequential_init_U_n_13),
        .\i_1_fu_122_reg[2]_0 (\i_1_fu_122_reg_n_2_[2] ),
        .\i_1_fu_122_reg[2]_1 (\i_1_fu_122_reg_n_2_[0] ),
        .\i_1_fu_122_reg[2]_2 (\i_1_fu_122_reg_n_2_[1] ),
        .icmp_ln30_fu_439_p2(icmp_ln30_fu_439_p2),
        .ram0_reg(trunc_ln40_reg_770),
        .ram0_reg_0(ram0_reg),
        .ram0_reg_1(add_ln40_fu_507_p2[4]),
        .ram0_reg_2(ram0_reg_0),
        .ram0_reg_3(ram0_reg_i_23_n_2),
        .result_TREADY_int_regslice(result_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'hBBBFAAAAFFFFAAAA)) 
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(icmp_ln30_reg_766),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I5(mul_32s_32s_32_2_1_U9_n_35),
        .O(\ap_CS_fsm_reg[28] ));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\i_1_fu_122_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\i_1_fu_122_reg_n_2_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_1_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(\i_1_fu_122_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \icmp_ln30_reg_766_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(icmp_ln30_reg_766),
        .Q(icmp_ln30_reg_766_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln30_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(icmp_ln30_fu_439_p2),
        .Q(icmp_ln30_reg_766),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2220000)) 
    \in_a_store_data_load_1_reg_835[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter0),
        .O(in_a_store_data_load_1_reg_8350));
  FDRE \in_a_store_data_load_1_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [0]),
        .Q(in_a_store_data_load_1_reg_835[0]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [10]),
        .Q(in_a_store_data_load_1_reg_835[10]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [11]),
        .Q(in_a_store_data_load_1_reg_835[11]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [12]),
        .Q(in_a_store_data_load_1_reg_835[12]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [13]),
        .Q(in_a_store_data_load_1_reg_835[13]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [14]),
        .Q(in_a_store_data_load_1_reg_835[14]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [15]),
        .Q(in_a_store_data_load_1_reg_835[15]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [16]),
        .Q(in_a_store_data_load_1_reg_835[16]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [17]),
        .Q(in_a_store_data_load_1_reg_835[17]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [18]),
        .Q(in_a_store_data_load_1_reg_835[18]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [19]),
        .Q(in_a_store_data_load_1_reg_835[19]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [1]),
        .Q(in_a_store_data_load_1_reg_835[1]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [20]),
        .Q(in_a_store_data_load_1_reg_835[20]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [21]),
        .Q(in_a_store_data_load_1_reg_835[21]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [22]),
        .Q(in_a_store_data_load_1_reg_835[22]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [23]),
        .Q(in_a_store_data_load_1_reg_835[23]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [24]),
        .Q(in_a_store_data_load_1_reg_835[24]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [25]),
        .Q(in_a_store_data_load_1_reg_835[25]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [26]),
        .Q(in_a_store_data_load_1_reg_835[26]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [27]),
        .Q(in_a_store_data_load_1_reg_835[27]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [28]),
        .Q(in_a_store_data_load_1_reg_835[28]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [29]),
        .Q(in_a_store_data_load_1_reg_835[29]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [2]),
        .Q(in_a_store_data_load_1_reg_835[2]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [30]),
        .Q(in_a_store_data_load_1_reg_835[30]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [31]),
        .Q(in_a_store_data_load_1_reg_835[31]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [3]),
        .Q(in_a_store_data_load_1_reg_835[3]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [4]),
        .Q(in_a_store_data_load_1_reg_835[4]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [5]),
        .Q(in_a_store_data_load_1_reg_835[5]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [6]),
        .Q(in_a_store_data_load_1_reg_835[6]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [7]),
        .Q(in_a_store_data_load_1_reg_835[7]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [8]),
        .Q(in_a_store_data_load_1_reg_835[8]),
        .R(1'b0));
  FDRE \in_a_store_data_load_1_reg_835_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [9]),
        .Q(in_a_store_data_load_1_reg_835[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5000000)) 
    \in_a_store_data_load_2_reg_814[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage2),
        .O(in_a_store_data_load_2_reg_8140));
  FDRE \in_a_store_data_load_2_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [0]),
        .Q(in_a_store_data_load_2_reg_814[0]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [10]),
        .Q(in_a_store_data_load_2_reg_814[10]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [11]),
        .Q(in_a_store_data_load_2_reg_814[11]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [12]),
        .Q(in_a_store_data_load_2_reg_814[12]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [13]),
        .Q(in_a_store_data_load_2_reg_814[13]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [14]),
        .Q(in_a_store_data_load_2_reg_814[14]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [15]),
        .Q(in_a_store_data_load_2_reg_814[15]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [16]),
        .Q(in_a_store_data_load_2_reg_814[16]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [17]),
        .Q(in_a_store_data_load_2_reg_814[17]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [18]),
        .Q(in_a_store_data_load_2_reg_814[18]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [19]),
        .Q(in_a_store_data_load_2_reg_814[19]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [1]),
        .Q(in_a_store_data_load_2_reg_814[1]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [20]),
        .Q(in_a_store_data_load_2_reg_814[20]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [21]),
        .Q(in_a_store_data_load_2_reg_814[21]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [22]),
        .Q(in_a_store_data_load_2_reg_814[22]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [23]),
        .Q(in_a_store_data_load_2_reg_814[23]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [24]),
        .Q(in_a_store_data_load_2_reg_814[24]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [25]),
        .Q(in_a_store_data_load_2_reg_814[25]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [26]),
        .Q(in_a_store_data_load_2_reg_814[26]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [27]),
        .Q(in_a_store_data_load_2_reg_814[27]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [28]),
        .Q(in_a_store_data_load_2_reg_814[28]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [29]),
        .Q(in_a_store_data_load_2_reg_814[29]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [2]),
        .Q(in_a_store_data_load_2_reg_814[2]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [30]),
        .Q(in_a_store_data_load_2_reg_814[30]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [31]),
        .Q(in_a_store_data_load_2_reg_814[31]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [3]),
        .Q(in_a_store_data_load_2_reg_814[3]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [4]),
        .Q(in_a_store_data_load_2_reg_814[4]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [5]),
        .Q(in_a_store_data_load_2_reg_814[5]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [6]),
        .Q(in_a_store_data_load_2_reg_814[6]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [7]),
        .Q(in_a_store_data_load_2_reg_814[7]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [8]),
        .Q(in_a_store_data_load_2_reg_814[8]),
        .R(1'b0));
  FDRE \in_a_store_data_load_2_reg_814_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_1_reg_835_reg[31]_0 [9]),
        .Q(in_a_store_data_load_2_reg_814[9]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [0]),
        .Q(in_a_store_data_load_3_reg_822[0]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [10]),
        .Q(in_a_store_data_load_3_reg_822[10]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [11]),
        .Q(in_a_store_data_load_3_reg_822[11]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [12]),
        .Q(in_a_store_data_load_3_reg_822[12]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [13]),
        .Q(in_a_store_data_load_3_reg_822[13]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [14]),
        .Q(in_a_store_data_load_3_reg_822[14]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [15]),
        .Q(in_a_store_data_load_3_reg_822[15]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [16]),
        .Q(in_a_store_data_load_3_reg_822[16]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [17]),
        .Q(in_a_store_data_load_3_reg_822[17]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [18]),
        .Q(in_a_store_data_load_3_reg_822[18]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [19]),
        .Q(in_a_store_data_load_3_reg_822[19]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [1]),
        .Q(in_a_store_data_load_3_reg_822[1]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [20]),
        .Q(in_a_store_data_load_3_reg_822[20]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [21]),
        .Q(in_a_store_data_load_3_reg_822[21]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [22]),
        .Q(in_a_store_data_load_3_reg_822[22]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [23]),
        .Q(in_a_store_data_load_3_reg_822[23]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [24]),
        .Q(in_a_store_data_load_3_reg_822[24]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [25]),
        .Q(in_a_store_data_load_3_reg_822[25]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [26]),
        .Q(in_a_store_data_load_3_reg_822[26]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [27]),
        .Q(in_a_store_data_load_3_reg_822[27]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [28]),
        .Q(in_a_store_data_load_3_reg_822[28]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [29]),
        .Q(in_a_store_data_load_3_reg_822[29]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [2]),
        .Q(in_a_store_data_load_3_reg_822[2]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [30]),
        .Q(in_a_store_data_load_3_reg_822[30]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [31]),
        .Q(in_a_store_data_load_3_reg_822[31]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [3]),
        .Q(in_a_store_data_load_3_reg_822[3]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [4]),
        .Q(in_a_store_data_load_3_reg_822[4]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [5]),
        .Q(in_a_store_data_load_3_reg_822[5]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [6]),
        .Q(in_a_store_data_load_3_reg_822[6]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [7]),
        .Q(in_a_store_data_load_3_reg_822[7]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [8]),
        .Q(in_a_store_data_load_3_reg_822[8]),
        .R(1'b0));
  FDRE \in_a_store_data_load_3_reg_822_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_2_reg_8140),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [9]),
        .Q(in_a_store_data_load_3_reg_822[9]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [0]),
        .Q(in_a_store_data_load_4_reg_843[0]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [10]),
        .Q(in_a_store_data_load_4_reg_843[10]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [11]),
        .Q(in_a_store_data_load_4_reg_843[11]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [12]),
        .Q(in_a_store_data_load_4_reg_843[12]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [13]),
        .Q(in_a_store_data_load_4_reg_843[13]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [14]),
        .Q(in_a_store_data_load_4_reg_843[14]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [15]),
        .Q(in_a_store_data_load_4_reg_843[15]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [16]),
        .Q(in_a_store_data_load_4_reg_843[16]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [17]),
        .Q(in_a_store_data_load_4_reg_843[17]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [18]),
        .Q(in_a_store_data_load_4_reg_843[18]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [19]),
        .Q(in_a_store_data_load_4_reg_843[19]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [1]),
        .Q(in_a_store_data_load_4_reg_843[1]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [20]),
        .Q(in_a_store_data_load_4_reg_843[20]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [21]),
        .Q(in_a_store_data_load_4_reg_843[21]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [22]),
        .Q(in_a_store_data_load_4_reg_843[22]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [23]),
        .Q(in_a_store_data_load_4_reg_843[23]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [24]),
        .Q(in_a_store_data_load_4_reg_843[24]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [25]),
        .Q(in_a_store_data_load_4_reg_843[25]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [26]),
        .Q(in_a_store_data_load_4_reg_843[26]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [27]),
        .Q(in_a_store_data_load_4_reg_843[27]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [28]),
        .Q(in_a_store_data_load_4_reg_843[28]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [29]),
        .Q(in_a_store_data_load_4_reg_843[29]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [2]),
        .Q(in_a_store_data_load_4_reg_843[2]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [30]),
        .Q(in_a_store_data_load_4_reg_843[30]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [31]),
        .Q(in_a_store_data_load_4_reg_843[31]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [3]),
        .Q(in_a_store_data_load_4_reg_843[3]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [4]),
        .Q(in_a_store_data_load_4_reg_843[4]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [5]),
        .Q(in_a_store_data_load_4_reg_843[5]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [6]),
        .Q(in_a_store_data_load_4_reg_843[6]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [7]),
        .Q(in_a_store_data_load_4_reg_843[7]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [8]),
        .Q(in_a_store_data_load_4_reg_843[8]),
        .R(1'b0));
  FDRE \in_a_store_data_load_4_reg_843_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [9]),
        .Q(in_a_store_data_load_4_reg_843[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5000000)) 
    \in_a_store_data_load_reg_783[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(in_a_store_data_load_reg_7830));
  FDRE \in_a_store_data_load_reg_783_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [0]),
        .Q(in_a_store_data_load_reg_783[0]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [10]),
        .Q(in_a_store_data_load_reg_783[10]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [11]),
        .Q(in_a_store_data_load_reg_783[11]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [12]),
        .Q(in_a_store_data_load_reg_783[12]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [13]),
        .Q(in_a_store_data_load_reg_783[13]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [14]),
        .Q(in_a_store_data_load_reg_783[14]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [15]),
        .Q(in_a_store_data_load_reg_783[15]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [16]),
        .Q(in_a_store_data_load_reg_783[16]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [17]),
        .Q(in_a_store_data_load_reg_783[17]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [18]),
        .Q(in_a_store_data_load_reg_783[18]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [19]),
        .Q(in_a_store_data_load_reg_783[19]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [1]),
        .Q(in_a_store_data_load_reg_783[1]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [20]),
        .Q(in_a_store_data_load_reg_783[20]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [21]),
        .Q(in_a_store_data_load_reg_783[21]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [22]),
        .Q(in_a_store_data_load_reg_783[22]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [23]),
        .Q(in_a_store_data_load_reg_783[23]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [24]),
        .Q(in_a_store_data_load_reg_783[24]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [25]),
        .Q(in_a_store_data_load_reg_783[25]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [26]),
        .Q(in_a_store_data_load_reg_783[26]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [27]),
        .Q(in_a_store_data_load_reg_783[27]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [28]),
        .Q(in_a_store_data_load_reg_783[28]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [29]),
        .Q(in_a_store_data_load_reg_783[29]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [2]),
        .Q(in_a_store_data_load_reg_783[2]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [30]),
        .Q(in_a_store_data_load_reg_783[30]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [31]),
        .Q(in_a_store_data_load_reg_783[31]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [3]),
        .Q(in_a_store_data_load_reg_783[3]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [4]),
        .Q(in_a_store_data_load_reg_783[4]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [5]),
        .Q(in_a_store_data_load_reg_783[5]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [6]),
        .Q(in_a_store_data_load_reg_783[6]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [7]),
        .Q(in_a_store_data_load_reg_783[7]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [8]),
        .Q(in_a_store_data_load_reg_783[8]),
        .R(1'b0));
  FDRE \in_a_store_data_load_reg_783_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_reg_7830),
        .D(\in_a_store_data_load_3_reg_822_reg[31]_0 [9]),
        .Q(in_a_store_data_load_reg_783[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U10
       (.D({buff0_reg__1,mul_32s_32s_32_2_1_U10_n_18,mul_32s_32s_32_2_1_U10_n_19,mul_32s_32s_32_2_1_U10_n_20,mul_32s_32s_32_2_1_U10_n_21,mul_32s_32s_32_2_1_U10_n_22,mul_32s_32s_32_2_1_U10_n_23,mul_32s_32s_32_2_1_U10_n_24,mul_32s_32s_32_2_1_U10_n_25,mul_32s_32s_32_2_1_U10_n_26,mul_32s_32s_32_2_1_U10_n_27,mul_32s_32s_32_2_1_U10_n_28,mul_32s_32s_32_2_1_U10_n_29,mul_32s_32s_32_2_1_U10_n_30,mul_32s_32s_32_2_1_U10_n_31,mul_32s_32s_32_2_1_U10_n_32,mul_32s_32s_32_2_1_U10_n_33}),
        .Q(in_a_store_data_load_3_reg_822),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .buff0_reg_0(buff0_reg_5),
        .buff0_reg_1(buff0_reg_6),
        .buff0_reg_2(buff0_reg_12),
        .buff0_reg_3(buff0_reg_13),
        .buff0_reg_4(buff0_reg_14),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .grp_fu_383_ce(grp_fu_383_ce),
        .tmp_product_0(in_a_store_data_load_1_reg_835),
        .tmp_product_1(in_a_store_data_load_2_reg_814),
        .tmp_product_2(in_a_store_data_load_reg_783),
        .tmp_product_i_50_0({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_2_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_7 mul_32s_32s_32_2_1_U11
       (.D({buff0_reg__1_0,mul_32s_32s_32_2_1_U11_n_18,mul_32s_32s_32_2_1_U11_n_19,mul_32s_32s_32_2_1_U11_n_20,mul_32s_32s_32_2_1_U11_n_21,mul_32s_32s_32_2_1_U11_n_22,mul_32s_32s_32_2_1_U11_n_23,mul_32s_32s_32_2_1_U11_n_24,mul_32s_32s_32_2_1_U11_n_25,mul_32s_32s_32_2_1_U11_n_26,mul_32s_32s_32_2_1_U11_n_27,mul_32s_32s_32_2_1_U11_n_28,mul_32s_32s_32_2_1_U11_n_29,mul_32s_32s_32_2_1_U11_n_30,mul_32s_32s_32_2_1_U11_n_31,mul_32s_32s_32_2_1_U11_n_32,mul_32s_32s_32_2_1_U11_n_33}),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .buff0_reg_0(buff0_reg_1),
        .buff0_reg_1(buff0_reg_2),
        .buff0_reg_2(buff0_reg_18),
        .buff0_reg_3(buff0_reg_19),
        .buff0_reg_4(buff0_reg_20),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .grp_fu_383_ce(grp_fu_383_ce),
        .tmp_product_0(in_a_store_data_load_4_reg_843),
        .tmp_product_1(in_a_store_data_load_3_reg_822),
        .tmp_product_2(in_a_store_data_load_reg_783));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_8 mul_32s_32s_32_2_1_U12
       (.D({buff0_reg__1_1,mul_32s_32s_32_2_1_U12_n_18,mul_32s_32s_32_2_1_U12_n_19,mul_32s_32s_32_2_1_U12_n_20,mul_32s_32s_32_2_1_U12_n_21,mul_32s_32s_32_2_1_U12_n_22,mul_32s_32s_32_2_1_U12_n_23,mul_32s_32s_32_2_1_U12_n_24,mul_32s_32s_32_2_1_U12_n_25,mul_32s_32s_32_2_1_U12_n_26,mul_32s_32s_32_2_1_U12_n_27,mul_32s_32s_32_2_1_U12_n_28,mul_32s_32s_32_2_1_U12_n_29,mul_32s_32s_32_2_1_U12_n_30,mul_32s_32s_32_2_1_U12_n_31,mul_32s_32s_32_2_1_U12_n_32,mul_32s_32s_32_2_1_U12_n_33}),
        .Q(in_a_store_data_load_4_reg_843),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .buff0_reg_0(buff0_reg_3),
        .buff0_reg_1(buff0_reg_4),
        .buff0_reg_2(buff0_reg_15),
        .buff0_reg_3(buff0_reg_16),
        .buff0_reg_4(buff0_reg_17),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .grp_fu_383_ce(grp_fu_383_ce),
        .tmp_product_0(in_a_store_data_load_1_reg_835),
        .tmp_product_1(in_a_store_data_load_2_reg_814),
        .tmp_product_2(in_a_store_data_load_reg_783),
        .tmp_product_i_50__0_0({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_2_[0] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_9 mul_32s_32s_32_2_1_U13
       (.A({mul_32s_32s_32_2_1_U9_n_18,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31,mul_32s_32s_32_2_1_U9_n_32,mul_32s_32s_32_2_1_U9_n_33,mul_32s_32s_32_2_1_U9_n_34}),
        .B({mul_32s_32s_32_2_1_U9_n_3,mul_32s_32s_32_2_1_U9_n_4,mul_32s_32s_32_2_1_U9_n_5,mul_32s_32s_32_2_1_U9_n_6,mul_32s_32s_32_2_1_U9_n_7,mul_32s_32s_32_2_1_U9_n_8,mul_32s_32s_32_2_1_U9_n_9,mul_32s_32s_32_2_1_U9_n_10,mul_32s_32s_32_2_1_U9_n_11,mul_32s_32s_32_2_1_U9_n_12,mul_32s_32s_32_2_1_U9_n_13,mul_32s_32s_32_2_1_U9_n_14,mul_32s_32s_32_2_1_U9_n_15,mul_32s_32s_32_2_1_U9_n_16,mul_32s_32s_32_2_1_U9_n_17}),
        .D({buff0_reg__1_2,mul_32s_32s_32_2_1_U13_n_18,mul_32s_32s_32_2_1_U13_n_19,mul_32s_32s_32_2_1_U13_n_20,mul_32s_32s_32_2_1_U13_n_21,mul_32s_32s_32_2_1_U13_n_22,mul_32s_32s_32_2_1_U13_n_23,mul_32s_32s_32_2_1_U13_n_24,mul_32s_32s_32_2_1_U13_n_25,mul_32s_32s_32_2_1_U13_n_26,mul_32s_32s_32_2_1_U13_n_27,mul_32s_32s_32_2_1_U13_n_28,mul_32s_32s_32_2_1_U13_n_29,mul_32s_32s_32_2_1_U13_n_30,mul_32s_32s_32_2_1_U13_n_31,mul_32s_32s_32_2_1_U13_n_32,mul_32s_32s_32_2_1_U13_n_33}),
        .ap_clk(ap_clk),
        .buff0_reg_0(buff0_reg),
        .buff0_reg_1(buff0_reg_0),
        .buff0_reg_2(mul_32s_32s_32_2_1_U9_n_41),
        .buff0_reg_3(buff0_reg_21),
        .buff0_reg_4(buff0_reg_22),
        .buff0_reg_5(mul_32s_32s_32_2_1_U9_n_42),
        .buff0_reg_6(buff0_reg_23),
        .grp_fu_383_ce(grp_fu_383_ce),
        .grp_fu_391_p024_out(grp_fu_391_p024_out),
        .tmp_product__0_0(mul_32s_32s_32_2_1_U9_n_39));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_10 mul_32s_32s_32_2_1_U9
       (.A({mul_32s_32s_32_2_1_U9_n_18,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31,mul_32s_32s_32_2_1_U9_n_32,mul_32s_32s_32_2_1_U9_n_33,mul_32s_32s_32_2_1_U9_n_34}),
        .B({mul_32s_32s_32_2_1_U9_n_3,mul_32s_32s_32_2_1_U9_n_4,mul_32s_32s_32_2_1_U9_n_5,mul_32s_32s_32_2_1_U9_n_6,mul_32s_32s_32_2_1_U9_n_7,mul_32s_32s_32_2_1_U9_n_8,mul_32s_32s_32_2_1_U9_n_9,mul_32s_32s_32_2_1_U9_n_10,mul_32s_32s_32_2_1_U9_n_11,mul_32s_32s_32_2_1_U9_n_12,mul_32s_32s_32_2_1_U9_n_13,mul_32s_32s_32_2_1_U9_n_14,mul_32s_32s_32_2_1_U9_n_15,mul_32s_32s_32_2_1_U9_n_16,mul_32s_32s_32_2_1_U9_n_17}),
        .D({buff0_reg__1_3,mul_32s_32s_32_2_1_U9_n_59,mul_32s_32s_32_2_1_U9_n_60,mul_32s_32s_32_2_1_U9_n_61,mul_32s_32s_32_2_1_U9_n_62,mul_32s_32s_32_2_1_U9_n_63,mul_32s_32s_32_2_1_U9_n_64,mul_32s_32s_32_2_1_U9_n_65,mul_32s_32s_32_2_1_U9_n_66,mul_32s_32s_32_2_1_U9_n_67,mul_32s_32s_32_2_1_U9_n_68,mul_32s_32s_32_2_1_U9_n_69,mul_32s_32s_32_2_1_U9_n_70,mul_32s_32s_32_2_1_U9_n_71,mul_32s_32s_32_2_1_U9_n_72,mul_32s_32s_32_2_1_U9_n_73,mul_32s_32s_32_2_1_U9_n_74}),
        .E(mul_32s_32s_32_2_1_U9_n_36),
        .Q({ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[0] (mul_32s_32s_32_2_1_U9_n_38),
        .\ap_CS_fsm_reg[0]_0 (mul_32s_32s_32_2_1_U9_n_39),
        .\ap_CS_fsm_reg[2] (mul_32s_32s_32_2_1_U9_n_37),
        .\ap_CS_fsm_reg[3] (mul_32s_32s_32_2_1_U9_n_41),
        .\ap_CS_fsm_reg[4] (mul_32s_32s_32_2_1_U9_n_35),
        .\ap_CS_fsm_reg[4]_0 (mul_32s_32s_32_2_1_U9_n_42),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\buff0_reg[16]__0_0 (flow_control_loop_pipe_sequential_init_U_n_12),
        .buff0_reg_0(buff0_reg_7),
        .buff0_reg_1(buff0_reg_8),
        .buff0_reg_2(buff0_reg_9),
        .buff0_reg_3(buff0_reg_10),
        .buff0_reg_4(buff0_reg_11),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .grp_fu_383_ce(grp_fu_383_ce),
        .grp_fu_391_p024_out(grp_fu_391_p024_out),
        .\icmp_ln30_reg_766_reg[0] (Q[1]),
        .result_TREADY_int_regslice(result_TREADY_int_regslice),
        .tmp_product_0(in_a_store_data_load_2_reg_814),
        .tmp_product_1(in_a_store_data_load_1_reg_835),
        .tmp_product_2(in_a_store_data_load_3_reg_822),
        .tmp_product_3(in_a_store_data_load_reg_783),
        .tmp_product_4(in_a_store_data_load_4_reg_843));
  LUT5 #(
    .INIT(32'hA2220000)) 
    \mul_ln39_11_reg_886[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .O(mul_ln39_11_reg_8860));
  FDRE \mul_ln39_11_reg_886_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_33),
        .Q(mul_ln39_11_reg_886[0]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln39_11_reg_886[10]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln39_11_reg_886[11]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln39_11_reg_886[12]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln39_11_reg_886[13]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln39_11_reg_886[14]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(mul_ln39_11_reg_886[15]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[16]),
        .Q(mul_ln39_11_reg_886[16]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[17]),
        .Q(mul_ln39_11_reg_886[17]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[18]),
        .Q(mul_ln39_11_reg_886[18]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[19]),
        .Q(mul_ln39_11_reg_886[19]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_32),
        .Q(mul_ln39_11_reg_886[1]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[20]),
        .Q(mul_ln39_11_reg_886[20]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[21]),
        .Q(mul_ln39_11_reg_886[21]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[22]),
        .Q(mul_ln39_11_reg_886[22]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[23]),
        .Q(mul_ln39_11_reg_886[23]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[24]),
        .Q(mul_ln39_11_reg_886[24]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[25]),
        .Q(mul_ln39_11_reg_886[25]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[26]),
        .Q(mul_ln39_11_reg_886[26]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[27]),
        .Q(mul_ln39_11_reg_886[27]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[28]),
        .Q(mul_ln39_11_reg_886[28]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[29]),
        .Q(mul_ln39_11_reg_886[29]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln39_11_reg_886[2]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[30]),
        .Q(mul_ln39_11_reg_886[30]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_2[31]),
        .Q(mul_ln39_11_reg_886[31]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln39_11_reg_886[3]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln39_11_reg_886[4]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln39_11_reg_886[5]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln39_11_reg_886[6]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln39_11_reg_886[7]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln39_11_reg_886[8]),
        .R(1'b0));
  FDRE \mul_ln39_11_reg_886_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln39_11_reg_886[9]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_33),
        .Q(mul_ln39_12_reg_851[0]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln39_12_reg_851[10]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln39_12_reg_851[11]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln39_12_reg_851[12]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln39_12_reg_851[13]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln39_12_reg_851[14]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(mul_ln39_12_reg_851[15]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[16]),
        .Q(mul_ln39_12_reg_851[16]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[17]),
        .Q(mul_ln39_12_reg_851[17]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[18]),
        .Q(mul_ln39_12_reg_851[18]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[19]),
        .Q(mul_ln39_12_reg_851[19]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_32),
        .Q(mul_ln39_12_reg_851[1]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[20]),
        .Q(mul_ln39_12_reg_851[20]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[21]),
        .Q(mul_ln39_12_reg_851[21]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[22]),
        .Q(mul_ln39_12_reg_851[22]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[23]),
        .Q(mul_ln39_12_reg_851[23]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[24]),
        .Q(mul_ln39_12_reg_851[24]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[25]),
        .Q(mul_ln39_12_reg_851[25]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[26]),
        .Q(mul_ln39_12_reg_851[26]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[27]),
        .Q(mul_ln39_12_reg_851[27]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[28]),
        .Q(mul_ln39_12_reg_851[28]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[29]),
        .Q(mul_ln39_12_reg_851[29]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln39_12_reg_851[2]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[30]),
        .Q(mul_ln39_12_reg_851[30]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_0[31]),
        .Q(mul_ln39_12_reg_851[31]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln39_12_reg_851[3]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln39_12_reg_851[4]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln39_12_reg_851[5]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln39_12_reg_851[6]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln39_12_reg_851[7]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln39_12_reg_851[8]),
        .R(1'b0));
  FDRE \mul_ln39_12_reg_851_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln39_12_reg_851[9]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_33),
        .Q(mul_ln39_17_reg_856[0]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_23),
        .Q(mul_ln39_17_reg_856[10]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_22),
        .Q(mul_ln39_17_reg_856[11]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(mul_ln39_17_reg_856[12]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(mul_ln39_17_reg_856[13]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(mul_ln39_17_reg_856[14]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(mul_ln39_17_reg_856[15]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[16]),
        .Q(mul_ln39_17_reg_856[16]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[17]),
        .Q(mul_ln39_17_reg_856[17]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[18]),
        .Q(mul_ln39_17_reg_856[18]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[19]),
        .Q(mul_ln39_17_reg_856[19]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_32),
        .Q(mul_ln39_17_reg_856[1]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[20]),
        .Q(mul_ln39_17_reg_856[20]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[21]),
        .Q(mul_ln39_17_reg_856[21]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[22]),
        .Q(mul_ln39_17_reg_856[22]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[23]),
        .Q(mul_ln39_17_reg_856[23]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[24]),
        .Q(mul_ln39_17_reg_856[24]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[25]),
        .Q(mul_ln39_17_reg_856[25]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[26]),
        .Q(mul_ln39_17_reg_856[26]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[27]),
        .Q(mul_ln39_17_reg_856[27]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[28]),
        .Q(mul_ln39_17_reg_856[28]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[29]),
        .Q(mul_ln39_17_reg_856[29]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_31),
        .Q(mul_ln39_17_reg_856[2]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[30]),
        .Q(mul_ln39_17_reg_856[30]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_1[31]),
        .Q(mul_ln39_17_reg_856[31]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_30),
        .Q(mul_ln39_17_reg_856[3]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_29),
        .Q(mul_ln39_17_reg_856[4]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_28),
        .Q(mul_ln39_17_reg_856[5]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_27),
        .Q(mul_ln39_17_reg_856[6]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_26),
        .Q(mul_ln39_17_reg_856[7]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_25),
        .Q(mul_ln39_17_reg_856[8]),
        .R(1'b0));
  FDRE \mul_ln39_17_reg_856_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U12_n_24),
        .Q(mul_ln39_17_reg_856[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD5000000)) 
    \mul_ln39_18_reg_916[31]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage1),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  FDRE \mul_ln39_18_reg_916_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_33),
        .Q(mul_ln39_18_reg_916[0]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[10] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln39_18_reg_916[10]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[11] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln39_18_reg_916[11]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[12] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln39_18_reg_916[12]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[13] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln39_18_reg_916[13]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[14] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln39_18_reg_916[14]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[15] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(mul_ln39_18_reg_916[15]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[16] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[16]),
        .Q(mul_ln39_18_reg_916[16]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[17] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[17]),
        .Q(mul_ln39_18_reg_916[17]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[18] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[18]),
        .Q(mul_ln39_18_reg_916[18]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[19] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[19]),
        .Q(mul_ln39_18_reg_916[19]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_32),
        .Q(mul_ln39_18_reg_916[1]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[20] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[20]),
        .Q(mul_ln39_18_reg_916[20]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[21] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[21]),
        .Q(mul_ln39_18_reg_916[21]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[22] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[22]),
        .Q(mul_ln39_18_reg_916[22]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[23] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[23]),
        .Q(mul_ln39_18_reg_916[23]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[24] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[24]),
        .Q(mul_ln39_18_reg_916[24]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[25] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[25]),
        .Q(mul_ln39_18_reg_916[25]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[26] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[26]),
        .Q(mul_ln39_18_reg_916[26]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[27] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[27]),
        .Q(mul_ln39_18_reg_916[27]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[28] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[28]),
        .Q(mul_ln39_18_reg_916[28]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[29] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[29]),
        .Q(mul_ln39_18_reg_916[29]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln39_18_reg_916[2]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[30] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[30]),
        .Q(mul_ln39_18_reg_916[30]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[31] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(buff0_reg__1_2[31]),
        .Q(mul_ln39_18_reg_916[31]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln39_18_reg_916[3]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln39_18_reg_916[4]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln39_18_reg_916[5]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln39_18_reg_916[6]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln39_18_reg_916[7]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[8] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln39_18_reg_916[8]),
        .R(1'b0));
  FDRE \mul_ln39_18_reg_916_reg[9] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter2_reg_0),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln39_18_reg_916[9]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_74),
        .Q(mul_ln39_1_reg_866[0]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_64),
        .Q(mul_ln39_1_reg_866[10]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_63),
        .Q(mul_ln39_1_reg_866[11]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_62),
        .Q(mul_ln39_1_reg_866[12]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_61),
        .Q(mul_ln39_1_reg_866[13]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_60),
        .Q(mul_ln39_1_reg_866[14]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_59),
        .Q(mul_ln39_1_reg_866[15]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[16]),
        .Q(mul_ln39_1_reg_866[16]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[17]),
        .Q(mul_ln39_1_reg_866[17]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[18]),
        .Q(mul_ln39_1_reg_866[18]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[19]),
        .Q(mul_ln39_1_reg_866[19]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_73),
        .Q(mul_ln39_1_reg_866[1]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[20]),
        .Q(mul_ln39_1_reg_866[20]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[21]),
        .Q(mul_ln39_1_reg_866[21]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[22]),
        .Q(mul_ln39_1_reg_866[22]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[23]),
        .Q(mul_ln39_1_reg_866[23]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[24]),
        .Q(mul_ln39_1_reg_866[24]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[25]),
        .Q(mul_ln39_1_reg_866[25]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[26]),
        .Q(mul_ln39_1_reg_866[26]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[27]),
        .Q(mul_ln39_1_reg_866[27]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[28]),
        .Q(mul_ln39_1_reg_866[28]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[29]),
        .Q(mul_ln39_1_reg_866[29]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_72),
        .Q(mul_ln39_1_reg_866[2]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[30]),
        .Q(mul_ln39_1_reg_866[30]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_3[31]),
        .Q(mul_ln39_1_reg_866[31]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_71),
        .Q(mul_ln39_1_reg_866[3]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_70),
        .Q(mul_ln39_1_reg_866[4]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_69),
        .Q(mul_ln39_1_reg_866[5]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_68),
        .Q(mul_ln39_1_reg_866[6]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_67),
        .Q(mul_ln39_1_reg_866[7]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_66),
        .Q(mul_ln39_1_reg_866[8]),
        .R(1'b0));
  FDRE \mul_ln39_1_reg_866_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U9_n_65),
        .Q(mul_ln39_1_reg_866[9]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[0]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[10]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[11]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[12]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[13]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[14]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[15]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[16]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[16]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[17]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[17]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[18]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[18]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[19]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[19]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[1]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[20]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[20]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[21]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[21]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[22]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[22]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[23]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[23]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[24]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[24]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[25]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[25]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[26]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[26]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[27]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[27]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[28]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[28]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[29]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[29]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[2]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[30]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[30]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[31]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[31]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[3]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[4]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[5]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[6]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[7]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[8]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mul_ln39_22_reg_861[9]),
        .Q(mul_ln39_22_reg_861_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[0] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_33),
        .Q(mul_ln39_22_reg_861[0]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[10] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln39_22_reg_861[10]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[11] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln39_22_reg_861[11]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[12] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln39_22_reg_861[12]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[13] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln39_22_reg_861[13]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[14] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln39_22_reg_861[14]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[15] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(mul_ln39_22_reg_861[15]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[16] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[16]),
        .Q(mul_ln39_22_reg_861[16]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[17] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[17]),
        .Q(mul_ln39_22_reg_861[17]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[18] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[18]),
        .Q(mul_ln39_22_reg_861[18]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[19] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[19]),
        .Q(mul_ln39_22_reg_861[19]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[1] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_32),
        .Q(mul_ln39_22_reg_861[1]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[20] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[20]),
        .Q(mul_ln39_22_reg_861[20]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[21] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[21]),
        .Q(mul_ln39_22_reg_861[21]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[22] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[22]),
        .Q(mul_ln39_22_reg_861[22]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[23] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[23]),
        .Q(mul_ln39_22_reg_861[23]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[24] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[24]),
        .Q(mul_ln39_22_reg_861[24]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[25] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[25]),
        .Q(mul_ln39_22_reg_861[25]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[26] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[26]),
        .Q(mul_ln39_22_reg_861[26]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[27] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[27]),
        .Q(mul_ln39_22_reg_861[27]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[28] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[28]),
        .Q(mul_ln39_22_reg_861[28]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[29] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[29]),
        .Q(mul_ln39_22_reg_861[29]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[2] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln39_22_reg_861[2]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[30] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[30]),
        .Q(mul_ln39_22_reg_861[30]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[31] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(buff0_reg__1_2[31]),
        .Q(mul_ln39_22_reg_861[31]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[3] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln39_22_reg_861[3]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[4] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln39_22_reg_861[4]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[5] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln39_22_reg_861[5]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[6] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln39_22_reg_861[6]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[7] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln39_22_reg_861[7]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[8] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln39_22_reg_861[8]),
        .R(1'b0));
  FDRE \mul_ln39_22_reg_861_reg[9] 
       (.C(ap_clk),
        .CE(in_a_store_data_load_1_reg_8350),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln39_22_reg_861[9]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_33),
        .Q(mul_ln39_4_reg_871[0]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(mul_ln39_4_reg_871[10]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(mul_ln39_4_reg_871[11]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(mul_ln39_4_reg_871[12]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(mul_ln39_4_reg_871[13]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(mul_ln39_4_reg_871[14]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(mul_ln39_4_reg_871[15]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[16]),
        .Q(mul_ln39_4_reg_871[16]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[17]),
        .Q(mul_ln39_4_reg_871[17]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[18]),
        .Q(mul_ln39_4_reg_871[18]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[19]),
        .Q(mul_ln39_4_reg_871[19]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_32),
        .Q(mul_ln39_4_reg_871[1]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[20]),
        .Q(mul_ln39_4_reg_871[20]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[21]),
        .Q(mul_ln39_4_reg_871[21]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[22]),
        .Q(mul_ln39_4_reg_871[22]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[23]),
        .Q(mul_ln39_4_reg_871[23]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[24]),
        .Q(mul_ln39_4_reg_871[24]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[25]),
        .Q(mul_ln39_4_reg_871[25]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[26]),
        .Q(mul_ln39_4_reg_871[26]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[27]),
        .Q(mul_ln39_4_reg_871[27]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[28]),
        .Q(mul_ln39_4_reg_871[28]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[29]),
        .Q(mul_ln39_4_reg_871[29]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(mul_ln39_4_reg_871[2]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[30]),
        .Q(mul_ln39_4_reg_871[30]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1[31]),
        .Q(mul_ln39_4_reg_871[31]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(mul_ln39_4_reg_871[3]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(mul_ln39_4_reg_871[4]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(mul_ln39_4_reg_871[5]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(mul_ln39_4_reg_871[6]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(mul_ln39_4_reg_871[7]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(mul_ln39_4_reg_871[8]),
        .R(1'b0));
  FDRE \mul_ln39_4_reg_871_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(mul_ln39_4_reg_871[9]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_33),
        .Q(mul_ln39_6_reg_876[0]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln39_6_reg_876[10]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln39_6_reg_876[11]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln39_6_reg_876[12]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln39_6_reg_876[13]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln39_6_reg_876[14]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(mul_ln39_6_reg_876[15]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[16]),
        .Q(mul_ln39_6_reg_876[16]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[17]),
        .Q(mul_ln39_6_reg_876[17]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[18]),
        .Q(mul_ln39_6_reg_876[18]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[19]),
        .Q(mul_ln39_6_reg_876[19]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_32),
        .Q(mul_ln39_6_reg_876[1]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[20]),
        .Q(mul_ln39_6_reg_876[20]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[21]),
        .Q(mul_ln39_6_reg_876[21]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[22]),
        .Q(mul_ln39_6_reg_876[22]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[23]),
        .Q(mul_ln39_6_reg_876[23]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[24]),
        .Q(mul_ln39_6_reg_876[24]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[25]),
        .Q(mul_ln39_6_reg_876[25]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[26]),
        .Q(mul_ln39_6_reg_876[26]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[27]),
        .Q(mul_ln39_6_reg_876[27]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[28]),
        .Q(mul_ln39_6_reg_876[28]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[29]),
        .Q(mul_ln39_6_reg_876[29]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln39_6_reg_876[2]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[30]),
        .Q(mul_ln39_6_reg_876[30]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_0[31]),
        .Q(mul_ln39_6_reg_876[31]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln39_6_reg_876[3]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln39_6_reg_876[4]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln39_6_reg_876[5]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln39_6_reg_876[6]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln39_6_reg_876[7]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln39_6_reg_876[8]),
        .R(1'b0));
  FDRE \mul_ln39_6_reg_876_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln39_6_reg_876[9]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_33),
        .Q(mul_ln39_9_reg_881[0]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_23),
        .Q(mul_ln39_9_reg_881[10]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_22),
        .Q(mul_ln39_9_reg_881[11]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(mul_ln39_9_reg_881[12]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(mul_ln39_9_reg_881[13]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(mul_ln39_9_reg_881[14]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(mul_ln39_9_reg_881[15]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[16]),
        .Q(mul_ln39_9_reg_881[16]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[17]),
        .Q(mul_ln39_9_reg_881[17]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[18]),
        .Q(mul_ln39_9_reg_881[18]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[19]),
        .Q(mul_ln39_9_reg_881[19]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_32),
        .Q(mul_ln39_9_reg_881[1]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[20]),
        .Q(mul_ln39_9_reg_881[20]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[21]),
        .Q(mul_ln39_9_reg_881[21]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[22]),
        .Q(mul_ln39_9_reg_881[22]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[23]),
        .Q(mul_ln39_9_reg_881[23]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[24]),
        .Q(mul_ln39_9_reg_881[24]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[25]),
        .Q(mul_ln39_9_reg_881[25]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[26]),
        .Q(mul_ln39_9_reg_881[26]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[27]),
        .Q(mul_ln39_9_reg_881[27]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[28]),
        .Q(mul_ln39_9_reg_881[28]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[29]),
        .Q(mul_ln39_9_reg_881[29]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_31),
        .Q(mul_ln39_9_reg_881[2]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[30]),
        .Q(mul_ln39_9_reg_881[30]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(buff0_reg__1_1[31]),
        .Q(mul_ln39_9_reg_881[31]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_30),
        .Q(mul_ln39_9_reg_881[3]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_29),
        .Q(mul_ln39_9_reg_881[4]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_28),
        .Q(mul_ln39_9_reg_881[5]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_27),
        .Q(mul_ln39_9_reg_881[6]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_26),
        .Q(mul_ln39_9_reg_881[7]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_25),
        .Q(mul_ln39_9_reg_881[8]),
        .R(1'b0));
  FDRE \mul_ln39_9_reg_881_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln39_11_reg_8860),
        .D(mul_32s_32s_32_2_1_U12_n_24),
        .Q(mul_ln39_9_reg_881[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[11]_i_2 
       (.I0(reg_407[10]),
        .I1(mul_ln39_9_reg_881[10]),
        .I2(add_ln39_9_reg_911[10]),
        .O(\mult_acc_data_1_reg_936[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[11]_i_3 
       (.I0(reg_407[9]),
        .I1(mul_ln39_9_reg_881[9]),
        .I2(add_ln39_9_reg_911[9]),
        .O(\mult_acc_data_1_reg_936[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[11]_i_4 
       (.I0(reg_407[8]),
        .I1(mul_ln39_9_reg_881[8]),
        .I2(add_ln39_9_reg_911[8]),
        .O(\mult_acc_data_1_reg_936[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[11]_i_5 
       (.I0(reg_407[7]),
        .I1(mul_ln39_9_reg_881[7]),
        .I2(add_ln39_9_reg_911[7]),
        .O(\mult_acc_data_1_reg_936[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[11]_i_6 
       (.I0(reg_407[11]),
        .I1(mul_ln39_9_reg_881[11]),
        .I2(add_ln39_9_reg_911[11]),
        .I3(\mult_acc_data_1_reg_936[11]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[11]_i_7 
       (.I0(reg_407[10]),
        .I1(mul_ln39_9_reg_881[10]),
        .I2(add_ln39_9_reg_911[10]),
        .I3(\mult_acc_data_1_reg_936[11]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[11]_i_8 
       (.I0(reg_407[9]),
        .I1(mul_ln39_9_reg_881[9]),
        .I2(add_ln39_9_reg_911[9]),
        .I3(\mult_acc_data_1_reg_936[11]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[11]_i_9 
       (.I0(reg_407[8]),
        .I1(mul_ln39_9_reg_881[8]),
        .I2(add_ln39_9_reg_911[8]),
        .I3(\mult_acc_data_1_reg_936[11]_i_5_n_2 ),
        .O(\mult_acc_data_1_reg_936[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[15]_i_2 
       (.I0(reg_407[14]),
        .I1(mul_ln39_9_reg_881[14]),
        .I2(add_ln39_9_reg_911[14]),
        .O(\mult_acc_data_1_reg_936[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[15]_i_3 
       (.I0(reg_407[13]),
        .I1(mul_ln39_9_reg_881[13]),
        .I2(add_ln39_9_reg_911[13]),
        .O(\mult_acc_data_1_reg_936[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[15]_i_4 
       (.I0(reg_407[12]),
        .I1(mul_ln39_9_reg_881[12]),
        .I2(add_ln39_9_reg_911[12]),
        .O(\mult_acc_data_1_reg_936[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[15]_i_5 
       (.I0(reg_407[11]),
        .I1(mul_ln39_9_reg_881[11]),
        .I2(add_ln39_9_reg_911[11]),
        .O(\mult_acc_data_1_reg_936[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[15]_i_6 
       (.I0(reg_407[15]),
        .I1(mul_ln39_9_reg_881[15]),
        .I2(add_ln39_9_reg_911[15]),
        .I3(\mult_acc_data_1_reg_936[15]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[15]_i_7 
       (.I0(reg_407[14]),
        .I1(mul_ln39_9_reg_881[14]),
        .I2(add_ln39_9_reg_911[14]),
        .I3(\mult_acc_data_1_reg_936[15]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[15]_i_8 
       (.I0(reg_407[13]),
        .I1(mul_ln39_9_reg_881[13]),
        .I2(add_ln39_9_reg_911[13]),
        .I3(\mult_acc_data_1_reg_936[15]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[15]_i_9 
       (.I0(reg_407[12]),
        .I1(mul_ln39_9_reg_881[12]),
        .I2(add_ln39_9_reg_911[12]),
        .I3(\mult_acc_data_1_reg_936[15]_i_5_n_2 ),
        .O(\mult_acc_data_1_reg_936[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[19]_i_2 
       (.I0(reg_407[18]),
        .I1(mul_ln39_9_reg_881[18]),
        .I2(add_ln39_9_reg_911[18]),
        .O(\mult_acc_data_1_reg_936[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[19]_i_3 
       (.I0(reg_407[17]),
        .I1(mul_ln39_9_reg_881[17]),
        .I2(add_ln39_9_reg_911[17]),
        .O(\mult_acc_data_1_reg_936[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[19]_i_4 
       (.I0(reg_407[16]),
        .I1(mul_ln39_9_reg_881[16]),
        .I2(add_ln39_9_reg_911[16]),
        .O(\mult_acc_data_1_reg_936[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[19]_i_5 
       (.I0(reg_407[15]),
        .I1(mul_ln39_9_reg_881[15]),
        .I2(add_ln39_9_reg_911[15]),
        .O(\mult_acc_data_1_reg_936[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[19]_i_6 
       (.I0(reg_407[19]),
        .I1(mul_ln39_9_reg_881[19]),
        .I2(add_ln39_9_reg_911[19]),
        .I3(\mult_acc_data_1_reg_936[19]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[19]_i_7 
       (.I0(reg_407[18]),
        .I1(mul_ln39_9_reg_881[18]),
        .I2(add_ln39_9_reg_911[18]),
        .I3(\mult_acc_data_1_reg_936[19]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[19]_i_8 
       (.I0(reg_407[17]),
        .I1(mul_ln39_9_reg_881[17]),
        .I2(add_ln39_9_reg_911[17]),
        .I3(\mult_acc_data_1_reg_936[19]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[19]_i_9 
       (.I0(reg_407[16]),
        .I1(mul_ln39_9_reg_881[16]),
        .I2(add_ln39_9_reg_911[16]),
        .I3(\mult_acc_data_1_reg_936[19]_i_5_n_2 ),
        .O(\mult_acc_data_1_reg_936[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[23]_i_2 
       (.I0(reg_407[22]),
        .I1(mul_ln39_9_reg_881[22]),
        .I2(add_ln39_9_reg_911[22]),
        .O(\mult_acc_data_1_reg_936[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[23]_i_3 
       (.I0(reg_407[21]),
        .I1(mul_ln39_9_reg_881[21]),
        .I2(add_ln39_9_reg_911[21]),
        .O(\mult_acc_data_1_reg_936[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[23]_i_4 
       (.I0(reg_407[20]),
        .I1(mul_ln39_9_reg_881[20]),
        .I2(add_ln39_9_reg_911[20]),
        .O(\mult_acc_data_1_reg_936[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[23]_i_5 
       (.I0(reg_407[19]),
        .I1(mul_ln39_9_reg_881[19]),
        .I2(add_ln39_9_reg_911[19]),
        .O(\mult_acc_data_1_reg_936[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[23]_i_6 
       (.I0(reg_407[23]),
        .I1(mul_ln39_9_reg_881[23]),
        .I2(add_ln39_9_reg_911[23]),
        .I3(\mult_acc_data_1_reg_936[23]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[23]_i_7 
       (.I0(reg_407[22]),
        .I1(mul_ln39_9_reg_881[22]),
        .I2(add_ln39_9_reg_911[22]),
        .I3(\mult_acc_data_1_reg_936[23]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[23]_i_8 
       (.I0(reg_407[21]),
        .I1(mul_ln39_9_reg_881[21]),
        .I2(add_ln39_9_reg_911[21]),
        .I3(\mult_acc_data_1_reg_936[23]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[23]_i_9 
       (.I0(reg_407[20]),
        .I1(mul_ln39_9_reg_881[20]),
        .I2(add_ln39_9_reg_911[20]),
        .I3(\mult_acc_data_1_reg_936[23]_i_5_n_2 ),
        .O(\mult_acc_data_1_reg_936[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[27]_i_2 
       (.I0(reg_407[26]),
        .I1(mul_ln39_9_reg_881[26]),
        .I2(add_ln39_9_reg_911[26]),
        .O(\mult_acc_data_1_reg_936[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[27]_i_3 
       (.I0(reg_407[25]),
        .I1(mul_ln39_9_reg_881[25]),
        .I2(add_ln39_9_reg_911[25]),
        .O(\mult_acc_data_1_reg_936[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[27]_i_4 
       (.I0(reg_407[24]),
        .I1(mul_ln39_9_reg_881[24]),
        .I2(add_ln39_9_reg_911[24]),
        .O(\mult_acc_data_1_reg_936[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[27]_i_5 
       (.I0(reg_407[23]),
        .I1(mul_ln39_9_reg_881[23]),
        .I2(add_ln39_9_reg_911[23]),
        .O(\mult_acc_data_1_reg_936[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[27]_i_6 
       (.I0(reg_407[27]),
        .I1(mul_ln39_9_reg_881[27]),
        .I2(add_ln39_9_reg_911[27]),
        .I3(\mult_acc_data_1_reg_936[27]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[27]_i_7 
       (.I0(reg_407[26]),
        .I1(mul_ln39_9_reg_881[26]),
        .I2(add_ln39_9_reg_911[26]),
        .I3(\mult_acc_data_1_reg_936[27]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[27]_i_8 
       (.I0(reg_407[25]),
        .I1(mul_ln39_9_reg_881[25]),
        .I2(add_ln39_9_reg_911[25]),
        .I3(\mult_acc_data_1_reg_936[27]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[27]_i_9 
       (.I0(reg_407[24]),
        .I1(mul_ln39_9_reg_881[24]),
        .I2(add_ln39_9_reg_911[24]),
        .I3(\mult_acc_data_1_reg_936[27]_i_5_n_2 ),
        .O(\mult_acc_data_1_reg_936[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[31]_i_2 
       (.I0(reg_407[29]),
        .I1(mul_ln39_9_reg_881[29]),
        .I2(add_ln39_9_reg_911[29]),
        .O(\mult_acc_data_1_reg_936[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[31]_i_3 
       (.I0(reg_407[28]),
        .I1(mul_ln39_9_reg_881[28]),
        .I2(add_ln39_9_reg_911[28]),
        .O(\mult_acc_data_1_reg_936[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[31]_i_4 
       (.I0(reg_407[27]),
        .I1(mul_ln39_9_reg_881[27]),
        .I2(add_ln39_9_reg_911[27]),
        .O(\mult_acc_data_1_reg_936[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \mult_acc_data_1_reg_936[31]_i_5 
       (.I0(add_ln39_9_reg_911[30]),
        .I1(mul_ln39_9_reg_881[30]),
        .I2(reg_407[30]),
        .I3(mul_ln39_9_reg_881[31]),
        .I4(reg_407[31]),
        .I5(add_ln39_9_reg_911[31]),
        .O(\mult_acc_data_1_reg_936[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[31]_i_6 
       (.I0(\mult_acc_data_1_reg_936[31]_i_2_n_2 ),
        .I1(mul_ln39_9_reg_881[30]),
        .I2(reg_407[30]),
        .I3(add_ln39_9_reg_911[30]),
        .O(\mult_acc_data_1_reg_936[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[31]_i_7 
       (.I0(reg_407[29]),
        .I1(mul_ln39_9_reg_881[29]),
        .I2(add_ln39_9_reg_911[29]),
        .I3(\mult_acc_data_1_reg_936[31]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[31]_i_8 
       (.I0(reg_407[28]),
        .I1(mul_ln39_9_reg_881[28]),
        .I2(add_ln39_9_reg_911[28]),
        .I3(\mult_acc_data_1_reg_936[31]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[3]_i_2 
       (.I0(reg_407[2]),
        .I1(mul_ln39_9_reg_881[2]),
        .I2(add_ln39_9_reg_911[2]),
        .O(\mult_acc_data_1_reg_936[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[3]_i_3 
       (.I0(reg_407[1]),
        .I1(mul_ln39_9_reg_881[1]),
        .I2(add_ln39_9_reg_911[1]),
        .O(\mult_acc_data_1_reg_936[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[3]_i_4 
       (.I0(reg_407[0]),
        .I1(mul_ln39_9_reg_881[0]),
        .I2(add_ln39_9_reg_911[0]),
        .O(\mult_acc_data_1_reg_936[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[3]_i_5 
       (.I0(reg_407[3]),
        .I1(mul_ln39_9_reg_881[3]),
        .I2(add_ln39_9_reg_911[3]),
        .I3(\mult_acc_data_1_reg_936[3]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[3]_i_6 
       (.I0(reg_407[2]),
        .I1(mul_ln39_9_reg_881[2]),
        .I2(add_ln39_9_reg_911[2]),
        .I3(\mult_acc_data_1_reg_936[3]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[3]_i_7 
       (.I0(reg_407[1]),
        .I1(mul_ln39_9_reg_881[1]),
        .I2(add_ln39_9_reg_911[1]),
        .I3(\mult_acc_data_1_reg_936[3]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mult_acc_data_1_reg_936[3]_i_8 
       (.I0(reg_407[0]),
        .I1(mul_ln39_9_reg_881[0]),
        .I2(add_ln39_9_reg_911[0]),
        .O(\mult_acc_data_1_reg_936[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[7]_i_2 
       (.I0(reg_407[6]),
        .I1(mul_ln39_9_reg_881[6]),
        .I2(add_ln39_9_reg_911[6]),
        .O(\mult_acc_data_1_reg_936[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[7]_i_3 
       (.I0(reg_407[5]),
        .I1(mul_ln39_9_reg_881[5]),
        .I2(add_ln39_9_reg_911[5]),
        .O(\mult_acc_data_1_reg_936[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[7]_i_4 
       (.I0(reg_407[4]),
        .I1(mul_ln39_9_reg_881[4]),
        .I2(add_ln39_9_reg_911[4]),
        .O(\mult_acc_data_1_reg_936[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_1_reg_936[7]_i_5 
       (.I0(reg_407[3]),
        .I1(mul_ln39_9_reg_881[3]),
        .I2(add_ln39_9_reg_911[3]),
        .O(\mult_acc_data_1_reg_936[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[7]_i_6 
       (.I0(reg_407[7]),
        .I1(mul_ln39_9_reg_881[7]),
        .I2(add_ln39_9_reg_911[7]),
        .I3(\mult_acc_data_1_reg_936[7]_i_2_n_2 ),
        .O(\mult_acc_data_1_reg_936[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[7]_i_7 
       (.I0(reg_407[6]),
        .I1(mul_ln39_9_reg_881[6]),
        .I2(add_ln39_9_reg_911[6]),
        .I3(\mult_acc_data_1_reg_936[7]_i_3_n_2 ),
        .O(\mult_acc_data_1_reg_936[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[7]_i_8 
       (.I0(reg_407[5]),
        .I1(mul_ln39_9_reg_881[5]),
        .I2(add_ln39_9_reg_911[5]),
        .I3(\mult_acc_data_1_reg_936[7]_i_4_n_2 ),
        .O(\mult_acc_data_1_reg_936[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_1_reg_936[7]_i_9 
       (.I0(reg_407[4]),
        .I1(mul_ln39_9_reg_881[4]),
        .I2(add_ln39_9_reg_911[4]),
        .I3(\mult_acc_data_1_reg_936[7]_i_5_n_2 ),
        .O(\mult_acc_data_1_reg_936[7]_i_9_n_2 ));
  FDRE \mult_acc_data_1_reg_936_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[0]),
        .Q(mult_acc_data_1_reg_936[0]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[10]),
        .Q(mult_acc_data_1_reg_936[10]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[11]),
        .Q(mult_acc_data_1_reg_936[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[11]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[7]_i_1_n_2 ),
        .CO({\mult_acc_data_1_reg_936_reg[11]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[11]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[11]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[11]_i_2_n_2 ,\mult_acc_data_1_reg_936[11]_i_3_n_2 ,\mult_acc_data_1_reg_936[11]_i_4_n_2 ,\mult_acc_data_1_reg_936[11]_i_5_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[11:8]),
        .S({\mult_acc_data_1_reg_936[11]_i_6_n_2 ,\mult_acc_data_1_reg_936[11]_i_7_n_2 ,\mult_acc_data_1_reg_936[11]_i_8_n_2 ,\mult_acc_data_1_reg_936[11]_i_9_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[12]),
        .Q(mult_acc_data_1_reg_936[12]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[13]),
        .Q(mult_acc_data_1_reg_936[13]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[14]),
        .Q(mult_acc_data_1_reg_936[14]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[15]),
        .Q(mult_acc_data_1_reg_936[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[15]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[11]_i_1_n_2 ),
        .CO({\mult_acc_data_1_reg_936_reg[15]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[15]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[15]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[15]_i_2_n_2 ,\mult_acc_data_1_reg_936[15]_i_3_n_2 ,\mult_acc_data_1_reg_936[15]_i_4_n_2 ,\mult_acc_data_1_reg_936[15]_i_5_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[15:12]),
        .S({\mult_acc_data_1_reg_936[15]_i_6_n_2 ,\mult_acc_data_1_reg_936[15]_i_7_n_2 ,\mult_acc_data_1_reg_936[15]_i_8_n_2 ,\mult_acc_data_1_reg_936[15]_i_9_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[16]),
        .Q(mult_acc_data_1_reg_936[16]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[17]),
        .Q(mult_acc_data_1_reg_936[17]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[18]),
        .Q(mult_acc_data_1_reg_936[18]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[19]),
        .Q(mult_acc_data_1_reg_936[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[19]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[15]_i_1_n_2 ),
        .CO({\mult_acc_data_1_reg_936_reg[19]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[19]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[19]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[19]_i_2_n_2 ,\mult_acc_data_1_reg_936[19]_i_3_n_2 ,\mult_acc_data_1_reg_936[19]_i_4_n_2 ,\mult_acc_data_1_reg_936[19]_i_5_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[19:16]),
        .S({\mult_acc_data_1_reg_936[19]_i_6_n_2 ,\mult_acc_data_1_reg_936[19]_i_7_n_2 ,\mult_acc_data_1_reg_936[19]_i_8_n_2 ,\mult_acc_data_1_reg_936[19]_i_9_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[1]),
        .Q(mult_acc_data_1_reg_936[1]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[20]),
        .Q(mult_acc_data_1_reg_936[20]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[21]),
        .Q(mult_acc_data_1_reg_936[21]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[22]),
        .Q(mult_acc_data_1_reg_936[22]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[23]),
        .Q(mult_acc_data_1_reg_936[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[23]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[19]_i_1_n_2 ),
        .CO({\mult_acc_data_1_reg_936_reg[23]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[23]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[23]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[23]_i_2_n_2 ,\mult_acc_data_1_reg_936[23]_i_3_n_2 ,\mult_acc_data_1_reg_936[23]_i_4_n_2 ,\mult_acc_data_1_reg_936[23]_i_5_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[23:20]),
        .S({\mult_acc_data_1_reg_936[23]_i_6_n_2 ,\mult_acc_data_1_reg_936[23]_i_7_n_2 ,\mult_acc_data_1_reg_936[23]_i_8_n_2 ,\mult_acc_data_1_reg_936[23]_i_9_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[24]),
        .Q(mult_acc_data_1_reg_936[24]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[25]),
        .Q(mult_acc_data_1_reg_936[25]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[26]),
        .Q(mult_acc_data_1_reg_936[26]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[27]),
        .Q(mult_acc_data_1_reg_936[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[27]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[23]_i_1_n_2 ),
        .CO({\mult_acc_data_1_reg_936_reg[27]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[27]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[27]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[27]_i_2_n_2 ,\mult_acc_data_1_reg_936[27]_i_3_n_2 ,\mult_acc_data_1_reg_936[27]_i_4_n_2 ,\mult_acc_data_1_reg_936[27]_i_5_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[27:24]),
        .S({\mult_acc_data_1_reg_936[27]_i_6_n_2 ,\mult_acc_data_1_reg_936[27]_i_7_n_2 ,\mult_acc_data_1_reg_936[27]_i_8_n_2 ,\mult_acc_data_1_reg_936[27]_i_9_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[28]),
        .Q(mult_acc_data_1_reg_936[28]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[29]),
        .Q(mult_acc_data_1_reg_936[29]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[2]),
        .Q(mult_acc_data_1_reg_936[2]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[30]),
        .Q(mult_acc_data_1_reg_936[30]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[31]),
        .Q(mult_acc_data_1_reg_936[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[31]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[27]_i_1_n_2 ),
        .CO({\NLW_mult_acc_data_1_reg_936_reg[31]_i_1_CO_UNCONNECTED [3],\mult_acc_data_1_reg_936_reg[31]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[31]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_acc_data_1_reg_936[31]_i_2_n_2 ,\mult_acc_data_1_reg_936[31]_i_3_n_2 ,\mult_acc_data_1_reg_936[31]_i_4_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[31:28]),
        .S({\mult_acc_data_1_reg_936[31]_i_5_n_2 ,\mult_acc_data_1_reg_936[31]_i_6_n_2 ,\mult_acc_data_1_reg_936[31]_i_7_n_2 ,\mult_acc_data_1_reg_936[31]_i_8_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[3]),
        .Q(mult_acc_data_1_reg_936[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mult_acc_data_1_reg_936_reg[3]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[3]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[3]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[3]_i_2_n_2 ,\mult_acc_data_1_reg_936[3]_i_3_n_2 ,\mult_acc_data_1_reg_936[3]_i_4_n_2 ,1'b0}),
        .O(mult_acc_data_1_fu_565_p2[3:0]),
        .S({\mult_acc_data_1_reg_936[3]_i_5_n_2 ,\mult_acc_data_1_reg_936[3]_i_6_n_2 ,\mult_acc_data_1_reg_936[3]_i_7_n_2 ,\mult_acc_data_1_reg_936[3]_i_8_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[4]),
        .Q(mult_acc_data_1_reg_936[4]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[5]),
        .Q(mult_acc_data_1_reg_936[5]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[6]),
        .Q(mult_acc_data_1_reg_936[6]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[7]),
        .Q(mult_acc_data_1_reg_936[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_1_reg_936_reg[7]_i_1 
       (.CI(\mult_acc_data_1_reg_936_reg[3]_i_1_n_2 ),
        .CO({\mult_acc_data_1_reg_936_reg[7]_i_1_n_2 ,\mult_acc_data_1_reg_936_reg[7]_i_1_n_3 ,\mult_acc_data_1_reg_936_reg[7]_i_1_n_4 ,\mult_acc_data_1_reg_936_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_1_reg_936[7]_i_2_n_2 ,\mult_acc_data_1_reg_936[7]_i_3_n_2 ,\mult_acc_data_1_reg_936[7]_i_4_n_2 ,\mult_acc_data_1_reg_936[7]_i_5_n_2 }),
        .O(mult_acc_data_1_fu_565_p2[7:4]),
        .S({\mult_acc_data_1_reg_936[7]_i_6_n_2 ,\mult_acc_data_1_reg_936[7]_i_7_n_2 ,\mult_acc_data_1_reg_936[7]_i_8_n_2 ,\mult_acc_data_1_reg_936[7]_i_9_n_2 }));
  FDRE \mult_acc_data_1_reg_936_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[8]),
        .Q(mult_acc_data_1_reg_936[8]),
        .R(1'b0));
  FDRE \mult_acc_data_1_reg_936_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(mult_acc_data_1_fu_565_p2[9]),
        .Q(mult_acc_data_1_reg_936[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[11]_i_2 
       (.I0(mul_ln39_12_reg_851[10]),
        .I1(reg_415[10]),
        .I2(add_ln39_13_reg_941[10]),
        .O(\mult_acc_data_2_reg_951[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[11]_i_3 
       (.I0(mul_ln39_12_reg_851[9]),
        .I1(reg_415[9]),
        .I2(add_ln39_13_reg_941[9]),
        .O(\mult_acc_data_2_reg_951[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[11]_i_4 
       (.I0(mul_ln39_12_reg_851[8]),
        .I1(reg_415[8]),
        .I2(add_ln39_13_reg_941[8]),
        .O(\mult_acc_data_2_reg_951[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[11]_i_5 
       (.I0(mul_ln39_12_reg_851[7]),
        .I1(reg_415[7]),
        .I2(add_ln39_13_reg_941[7]),
        .O(\mult_acc_data_2_reg_951[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair237" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[11]_i_6 
       (.I0(mul_ln39_12_reg_851[11]),
        .I1(reg_415[11]),
        .I2(add_ln39_13_reg_941[11]),
        .I3(\mult_acc_data_2_reg_951[11]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[11]_i_7 
       (.I0(mul_ln39_12_reg_851[10]),
        .I1(reg_415[10]),
        .I2(add_ln39_13_reg_941[10]),
        .I3(\mult_acc_data_2_reg_951[11]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair235" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[11]_i_8 
       (.I0(mul_ln39_12_reg_851[9]),
        .I1(reg_415[9]),
        .I2(add_ln39_13_reg_941[9]),
        .I3(\mult_acc_data_2_reg_951[11]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair234" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[11]_i_9 
       (.I0(mul_ln39_12_reg_851[8]),
        .I1(reg_415[8]),
        .I2(add_ln39_13_reg_941[8]),
        .I3(\mult_acc_data_2_reg_951[11]_i_5_n_2 ),
        .O(\mult_acc_data_2_reg_951[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair240" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[15]_i_2 
       (.I0(mul_ln39_12_reg_851[14]),
        .I1(reg_415[14]),
        .I2(add_ln39_13_reg_941[14]),
        .O(\mult_acc_data_2_reg_951[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[15]_i_3 
       (.I0(mul_ln39_12_reg_851[13]),
        .I1(reg_415[13]),
        .I2(add_ln39_13_reg_941[13]),
        .O(\mult_acc_data_2_reg_951[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[15]_i_4 
       (.I0(mul_ln39_12_reg_851[12]),
        .I1(reg_415[12]),
        .I2(add_ln39_13_reg_941[12]),
        .O(\mult_acc_data_2_reg_951[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[15]_i_5 
       (.I0(mul_ln39_12_reg_851[11]),
        .I1(reg_415[11]),
        .I2(add_ln39_13_reg_941[11]),
        .O(\mult_acc_data_2_reg_951[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair241" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[15]_i_6 
       (.I0(mul_ln39_12_reg_851[15]),
        .I1(reg_415[15]),
        .I2(add_ln39_13_reg_941[15]),
        .I3(\mult_acc_data_2_reg_951[15]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair240" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[15]_i_7 
       (.I0(mul_ln39_12_reg_851[14]),
        .I1(reg_415[14]),
        .I2(add_ln39_13_reg_941[14]),
        .I3(\mult_acc_data_2_reg_951[15]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[15]_i_8 
       (.I0(mul_ln39_12_reg_851[13]),
        .I1(reg_415[13]),
        .I2(add_ln39_13_reg_941[13]),
        .I3(\mult_acc_data_2_reg_951[15]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair238" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[15]_i_9 
       (.I0(mul_ln39_12_reg_851[12]),
        .I1(reg_415[12]),
        .I2(add_ln39_13_reg_941[12]),
        .I3(\mult_acc_data_2_reg_951[15]_i_5_n_2 ),
        .O(\mult_acc_data_2_reg_951[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair244" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[19]_i_2 
       (.I0(mul_ln39_12_reg_851[18]),
        .I1(reg_415[18]),
        .I2(add_ln39_13_reg_941[18]),
        .O(\mult_acc_data_2_reg_951[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair243" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[19]_i_3 
       (.I0(mul_ln39_12_reg_851[17]),
        .I1(reg_415[17]),
        .I2(add_ln39_13_reg_941[17]),
        .O(\mult_acc_data_2_reg_951[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair242" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[19]_i_4 
       (.I0(mul_ln39_12_reg_851[16]),
        .I1(reg_415[16]),
        .I2(add_ln39_13_reg_941[16]),
        .O(\mult_acc_data_2_reg_951[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair241" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[19]_i_5 
       (.I0(mul_ln39_12_reg_851[15]),
        .I1(reg_415[15]),
        .I2(add_ln39_13_reg_941[15]),
        .O(\mult_acc_data_2_reg_951[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair245" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[19]_i_6 
       (.I0(mul_ln39_12_reg_851[19]),
        .I1(reg_415[19]),
        .I2(add_ln39_13_reg_941[19]),
        .I3(\mult_acc_data_2_reg_951[19]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair244" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[19]_i_7 
       (.I0(mul_ln39_12_reg_851[18]),
        .I1(reg_415[18]),
        .I2(add_ln39_13_reg_941[18]),
        .I3(\mult_acc_data_2_reg_951[19]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair243" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[19]_i_8 
       (.I0(mul_ln39_12_reg_851[17]),
        .I1(reg_415[17]),
        .I2(add_ln39_13_reg_941[17]),
        .I3(\mult_acc_data_2_reg_951[19]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair242" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[19]_i_9 
       (.I0(mul_ln39_12_reg_851[16]),
        .I1(reg_415[16]),
        .I2(add_ln39_13_reg_941[16]),
        .I3(\mult_acc_data_2_reg_951[19]_i_5_n_2 ),
        .O(\mult_acc_data_2_reg_951[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair248" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[23]_i_2 
       (.I0(mul_ln39_12_reg_851[22]),
        .I1(reg_415[22]),
        .I2(add_ln39_13_reg_941[22]),
        .O(\mult_acc_data_2_reg_951[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair247" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[23]_i_3 
       (.I0(mul_ln39_12_reg_851[21]),
        .I1(reg_415[21]),
        .I2(add_ln39_13_reg_941[21]),
        .O(\mult_acc_data_2_reg_951[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair246" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[23]_i_4 
       (.I0(mul_ln39_12_reg_851[20]),
        .I1(reg_415[20]),
        .I2(add_ln39_13_reg_941[20]),
        .O(\mult_acc_data_2_reg_951[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair245" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[23]_i_5 
       (.I0(mul_ln39_12_reg_851[19]),
        .I1(reg_415[19]),
        .I2(add_ln39_13_reg_941[19]),
        .O(\mult_acc_data_2_reg_951[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair249" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[23]_i_6 
       (.I0(mul_ln39_12_reg_851[23]),
        .I1(reg_415[23]),
        .I2(add_ln39_13_reg_941[23]),
        .I3(\mult_acc_data_2_reg_951[23]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair248" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[23]_i_7 
       (.I0(mul_ln39_12_reg_851[22]),
        .I1(reg_415[22]),
        .I2(add_ln39_13_reg_941[22]),
        .I3(\mult_acc_data_2_reg_951[23]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair247" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[23]_i_8 
       (.I0(mul_ln39_12_reg_851[21]),
        .I1(reg_415[21]),
        .I2(add_ln39_13_reg_941[21]),
        .I3(\mult_acc_data_2_reg_951[23]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[23]_i_9 
       (.I0(mul_ln39_12_reg_851[20]),
        .I1(reg_415[20]),
        .I2(add_ln39_13_reg_941[20]),
        .I3(\mult_acc_data_2_reg_951[23]_i_5_n_2 ),
        .O(\mult_acc_data_2_reg_951[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair252" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[27]_i_2 
       (.I0(mul_ln39_12_reg_851[26]),
        .I1(reg_415[26]),
        .I2(add_ln39_13_reg_941[26]),
        .O(\mult_acc_data_2_reg_951[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair251" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[27]_i_3 
       (.I0(mul_ln39_12_reg_851[25]),
        .I1(reg_415[25]),
        .I2(add_ln39_13_reg_941[25]),
        .O(\mult_acc_data_2_reg_951[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair250" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[27]_i_4 
       (.I0(mul_ln39_12_reg_851[24]),
        .I1(reg_415[24]),
        .I2(add_ln39_13_reg_941[24]),
        .O(\mult_acc_data_2_reg_951[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair249" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[27]_i_5 
       (.I0(mul_ln39_12_reg_851[23]),
        .I1(reg_415[23]),
        .I2(add_ln39_13_reg_941[23]),
        .O(\mult_acc_data_2_reg_951[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair253" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[27]_i_6 
       (.I0(mul_ln39_12_reg_851[27]),
        .I1(reg_415[27]),
        .I2(add_ln39_13_reg_941[27]),
        .I3(\mult_acc_data_2_reg_951[27]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair252" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[27]_i_7 
       (.I0(mul_ln39_12_reg_851[26]),
        .I1(reg_415[26]),
        .I2(add_ln39_13_reg_941[26]),
        .I3(\mult_acc_data_2_reg_951[27]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair251" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[27]_i_8 
       (.I0(mul_ln39_12_reg_851[25]),
        .I1(reg_415[25]),
        .I2(add_ln39_13_reg_941[25]),
        .I3(\mult_acc_data_2_reg_951[27]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair250" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[27]_i_9 
       (.I0(mul_ln39_12_reg_851[24]),
        .I1(reg_415[24]),
        .I2(add_ln39_13_reg_941[24]),
        .I3(\mult_acc_data_2_reg_951[27]_i_5_n_2 ),
        .O(\mult_acc_data_2_reg_951[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair255" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[31]_i_2 
       (.I0(mul_ln39_12_reg_851[29]),
        .I1(reg_415[29]),
        .I2(add_ln39_13_reg_941[29]),
        .O(\mult_acc_data_2_reg_951[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair254" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[31]_i_3 
       (.I0(mul_ln39_12_reg_851[28]),
        .I1(reg_415[28]),
        .I2(add_ln39_13_reg_941[28]),
        .O(\mult_acc_data_2_reg_951[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair253" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[31]_i_4 
       (.I0(mul_ln39_12_reg_851[27]),
        .I1(reg_415[27]),
        .I2(add_ln39_13_reg_941[27]),
        .O(\mult_acc_data_2_reg_951[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \mult_acc_data_2_reg_951[31]_i_5 
       (.I0(add_ln39_13_reg_941[30]),
        .I1(reg_415[30]),
        .I2(mul_ln39_12_reg_851[30]),
        .I3(reg_415[31]),
        .I4(mul_ln39_12_reg_851[31]),
        .I5(add_ln39_13_reg_941[31]),
        .O(\mult_acc_data_2_reg_951[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[31]_i_6 
       (.I0(\mult_acc_data_2_reg_951[31]_i_2_n_2 ),
        .I1(reg_415[30]),
        .I2(mul_ln39_12_reg_851[30]),
        .I3(add_ln39_13_reg_941[30]),
        .O(\mult_acc_data_2_reg_951[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair255" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[31]_i_7 
       (.I0(mul_ln39_12_reg_851[29]),
        .I1(reg_415[29]),
        .I2(add_ln39_13_reg_941[29]),
        .I3(\mult_acc_data_2_reg_951[31]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair254" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[31]_i_8 
       (.I0(mul_ln39_12_reg_851[28]),
        .I1(reg_415[28]),
        .I2(add_ln39_13_reg_941[28]),
        .I3(\mult_acc_data_2_reg_951[31]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[3]_i_2 
       (.I0(mul_ln39_12_reg_851[2]),
        .I1(reg_415[2]),
        .I2(add_ln39_13_reg_941[2]),
        .O(\mult_acc_data_2_reg_951[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair227" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[3]_i_3 
       (.I0(mul_ln39_12_reg_851[1]),
        .I1(reg_415[1]),
        .I2(add_ln39_13_reg_941[1]),
        .O(\mult_acc_data_2_reg_951[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[3]_i_4 
       (.I0(mul_ln39_12_reg_851[0]),
        .I1(reg_415[0]),
        .I2(add_ln39_13_reg_941[0]),
        .O(\mult_acc_data_2_reg_951[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair229" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[3]_i_5 
       (.I0(mul_ln39_12_reg_851[3]),
        .I1(reg_415[3]),
        .I2(add_ln39_13_reg_941[3]),
        .I3(\mult_acc_data_2_reg_951[3]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair228" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[3]_i_6 
       (.I0(mul_ln39_12_reg_851[2]),
        .I1(reg_415[2]),
        .I2(add_ln39_13_reg_941[2]),
        .I3(\mult_acc_data_2_reg_951[3]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair227" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[3]_i_7 
       (.I0(mul_ln39_12_reg_851[1]),
        .I1(reg_415[1]),
        .I2(add_ln39_13_reg_941[1]),
        .I3(\mult_acc_data_2_reg_951[3]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mult_acc_data_2_reg_951[3]_i_8 
       (.I0(mul_ln39_12_reg_851[0]),
        .I1(reg_415[0]),
        .I2(add_ln39_13_reg_941[0]),
        .O(\mult_acc_data_2_reg_951[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[7]_i_2 
       (.I0(mul_ln39_12_reg_851[6]),
        .I1(reg_415[6]),
        .I2(add_ln39_13_reg_941[6]),
        .O(\mult_acc_data_2_reg_951[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[7]_i_3 
       (.I0(mul_ln39_12_reg_851[5]),
        .I1(reg_415[5]),
        .I2(add_ln39_13_reg_941[5]),
        .O(\mult_acc_data_2_reg_951[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[7]_i_4 
       (.I0(mul_ln39_12_reg_851[4]),
        .I1(reg_415[4]),
        .I2(add_ln39_13_reg_941[4]),
        .O(\mult_acc_data_2_reg_951[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair229" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_2_reg_951[7]_i_5 
       (.I0(mul_ln39_12_reg_851[3]),
        .I1(reg_415[3]),
        .I2(add_ln39_13_reg_941[3]),
        .O(\mult_acc_data_2_reg_951[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair233" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[7]_i_6 
       (.I0(mul_ln39_12_reg_851[7]),
        .I1(reg_415[7]),
        .I2(add_ln39_13_reg_941[7]),
        .I3(\mult_acc_data_2_reg_951[7]_i_2_n_2 ),
        .O(\mult_acc_data_2_reg_951[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair232" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[7]_i_7 
       (.I0(mul_ln39_12_reg_851[6]),
        .I1(reg_415[6]),
        .I2(add_ln39_13_reg_941[6]),
        .I3(\mult_acc_data_2_reg_951[7]_i_3_n_2 ),
        .O(\mult_acc_data_2_reg_951[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair231" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[7]_i_8 
       (.I0(mul_ln39_12_reg_851[5]),
        .I1(reg_415[5]),
        .I2(add_ln39_13_reg_941[5]),
        .I3(\mult_acc_data_2_reg_951[7]_i_4_n_2 ),
        .O(\mult_acc_data_2_reg_951[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair230" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_2_reg_951[7]_i_9 
       (.I0(mul_ln39_12_reg_851[4]),
        .I1(reg_415[4]),
        .I2(add_ln39_13_reg_941[4]),
        .I3(\mult_acc_data_2_reg_951[7]_i_5_n_2 ),
        .O(\mult_acc_data_2_reg_951[7]_i_9_n_2 ));
  FDRE \mult_acc_data_2_reg_951_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[0]),
        .Q(mult_acc_data_2_reg_951[0]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[10]),
        .Q(mult_acc_data_2_reg_951[10]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[11]),
        .Q(mult_acc_data_2_reg_951[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[11]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[7]_i_1_n_2 ),
        .CO({\mult_acc_data_2_reg_951_reg[11]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[11]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[11]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[11]_i_2_n_2 ,\mult_acc_data_2_reg_951[11]_i_3_n_2 ,\mult_acc_data_2_reg_951[11]_i_4_n_2 ,\mult_acc_data_2_reg_951[11]_i_5_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[11:8]),
        .S({\mult_acc_data_2_reg_951[11]_i_6_n_2 ,\mult_acc_data_2_reg_951[11]_i_7_n_2 ,\mult_acc_data_2_reg_951[11]_i_8_n_2 ,\mult_acc_data_2_reg_951[11]_i_9_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[12]),
        .Q(mult_acc_data_2_reg_951[12]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[13]),
        .Q(mult_acc_data_2_reg_951[13]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[14]),
        .Q(mult_acc_data_2_reg_951[14]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[15]),
        .Q(mult_acc_data_2_reg_951[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[15]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[11]_i_1_n_2 ),
        .CO({\mult_acc_data_2_reg_951_reg[15]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[15]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[15]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[15]_i_2_n_2 ,\mult_acc_data_2_reg_951[15]_i_3_n_2 ,\mult_acc_data_2_reg_951[15]_i_4_n_2 ,\mult_acc_data_2_reg_951[15]_i_5_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[15:12]),
        .S({\mult_acc_data_2_reg_951[15]_i_6_n_2 ,\mult_acc_data_2_reg_951[15]_i_7_n_2 ,\mult_acc_data_2_reg_951[15]_i_8_n_2 ,\mult_acc_data_2_reg_951[15]_i_9_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[16]),
        .Q(mult_acc_data_2_reg_951[16]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[17]),
        .Q(mult_acc_data_2_reg_951[17]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[18]),
        .Q(mult_acc_data_2_reg_951[18]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[19]),
        .Q(mult_acc_data_2_reg_951[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[19]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[15]_i_1_n_2 ),
        .CO({\mult_acc_data_2_reg_951_reg[19]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[19]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[19]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[19]_i_2_n_2 ,\mult_acc_data_2_reg_951[19]_i_3_n_2 ,\mult_acc_data_2_reg_951[19]_i_4_n_2 ,\mult_acc_data_2_reg_951[19]_i_5_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[19:16]),
        .S({\mult_acc_data_2_reg_951[19]_i_6_n_2 ,\mult_acc_data_2_reg_951[19]_i_7_n_2 ,\mult_acc_data_2_reg_951[19]_i_8_n_2 ,\mult_acc_data_2_reg_951[19]_i_9_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[1]),
        .Q(mult_acc_data_2_reg_951[1]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[20]),
        .Q(mult_acc_data_2_reg_951[20]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[21]),
        .Q(mult_acc_data_2_reg_951[21]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[22]),
        .Q(mult_acc_data_2_reg_951[22]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[23]),
        .Q(mult_acc_data_2_reg_951[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[23]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[19]_i_1_n_2 ),
        .CO({\mult_acc_data_2_reg_951_reg[23]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[23]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[23]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[23]_i_2_n_2 ,\mult_acc_data_2_reg_951[23]_i_3_n_2 ,\mult_acc_data_2_reg_951[23]_i_4_n_2 ,\mult_acc_data_2_reg_951[23]_i_5_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[23:20]),
        .S({\mult_acc_data_2_reg_951[23]_i_6_n_2 ,\mult_acc_data_2_reg_951[23]_i_7_n_2 ,\mult_acc_data_2_reg_951[23]_i_8_n_2 ,\mult_acc_data_2_reg_951[23]_i_9_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[24]),
        .Q(mult_acc_data_2_reg_951[24]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[25]),
        .Q(mult_acc_data_2_reg_951[25]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[26]),
        .Q(mult_acc_data_2_reg_951[26]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[27]),
        .Q(mult_acc_data_2_reg_951[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[27]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[23]_i_1_n_2 ),
        .CO({\mult_acc_data_2_reg_951_reg[27]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[27]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[27]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[27]_i_2_n_2 ,\mult_acc_data_2_reg_951[27]_i_3_n_2 ,\mult_acc_data_2_reg_951[27]_i_4_n_2 ,\mult_acc_data_2_reg_951[27]_i_5_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[27:24]),
        .S({\mult_acc_data_2_reg_951[27]_i_6_n_2 ,\mult_acc_data_2_reg_951[27]_i_7_n_2 ,\mult_acc_data_2_reg_951[27]_i_8_n_2 ,\mult_acc_data_2_reg_951[27]_i_9_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[28]),
        .Q(mult_acc_data_2_reg_951[28]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[29]),
        .Q(mult_acc_data_2_reg_951[29]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[2]),
        .Q(mult_acc_data_2_reg_951[2]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[30]),
        .Q(mult_acc_data_2_reg_951[30]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[31]),
        .Q(mult_acc_data_2_reg_951[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[31]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[27]_i_1_n_2 ),
        .CO({\NLW_mult_acc_data_2_reg_951_reg[31]_i_1_CO_UNCONNECTED [3],\mult_acc_data_2_reg_951_reg[31]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[31]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_acc_data_2_reg_951[31]_i_2_n_2 ,\mult_acc_data_2_reg_951[31]_i_3_n_2 ,\mult_acc_data_2_reg_951[31]_i_4_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[31:28]),
        .S({\mult_acc_data_2_reg_951[31]_i_5_n_2 ,\mult_acc_data_2_reg_951[31]_i_6_n_2 ,\mult_acc_data_2_reg_951[31]_i_7_n_2 ,\mult_acc_data_2_reg_951[31]_i_8_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[3]),
        .Q(mult_acc_data_2_reg_951[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mult_acc_data_2_reg_951_reg[3]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[3]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[3]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[3]_i_2_n_2 ,\mult_acc_data_2_reg_951[3]_i_3_n_2 ,\mult_acc_data_2_reg_951[3]_i_4_n_2 ,1'b0}),
        .O(mult_acc_data_2_fu_597_p2[3:0]),
        .S({\mult_acc_data_2_reg_951[3]_i_5_n_2 ,\mult_acc_data_2_reg_951[3]_i_6_n_2 ,\mult_acc_data_2_reg_951[3]_i_7_n_2 ,\mult_acc_data_2_reg_951[3]_i_8_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[4]),
        .Q(mult_acc_data_2_reg_951[4]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[5]),
        .Q(mult_acc_data_2_reg_951[5]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[6]),
        .Q(mult_acc_data_2_reg_951[6]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[7]),
        .Q(mult_acc_data_2_reg_951[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_2_reg_951_reg[7]_i_1 
       (.CI(\mult_acc_data_2_reg_951_reg[3]_i_1_n_2 ),
        .CO({\mult_acc_data_2_reg_951_reg[7]_i_1_n_2 ,\mult_acc_data_2_reg_951_reg[7]_i_1_n_3 ,\mult_acc_data_2_reg_951_reg[7]_i_1_n_4 ,\mult_acc_data_2_reg_951_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_2_reg_951[7]_i_2_n_2 ,\mult_acc_data_2_reg_951[7]_i_3_n_2 ,\mult_acc_data_2_reg_951[7]_i_4_n_2 ,\mult_acc_data_2_reg_951[7]_i_5_n_2 }),
        .O(mult_acc_data_2_fu_597_p2[7:4]),
        .S({\mult_acc_data_2_reg_951[7]_i_6_n_2 ,\mult_acc_data_2_reg_951[7]_i_7_n_2 ,\mult_acc_data_2_reg_951[7]_i_8_n_2 ,\mult_acc_data_2_reg_951[7]_i_9_n_2 }));
  FDRE \mult_acc_data_2_reg_951_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[8]),
        .Q(mult_acc_data_2_reg_951[8]),
        .R(1'b0));
  FDRE \mult_acc_data_2_reg_951_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_2_fu_597_p2[9]),
        .Q(mult_acc_data_2_reg_951[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[11]_i_2 
       (.I0(mul_ln39_17_reg_856[10]),
        .I1(reg_403[10]),
        .I2(add_ln39_17_reg_946[10]),
        .O(\mult_acc_data_3_reg_956[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[11]_i_3 
       (.I0(mul_ln39_17_reg_856[9]),
        .I1(reg_403[9]),
        .I2(add_ln39_17_reg_946[9]),
        .O(\mult_acc_data_3_reg_956[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[11]_i_4 
       (.I0(mul_ln39_17_reg_856[8]),
        .I1(reg_403[8]),
        .I2(add_ln39_17_reg_946[8]),
        .O(\mult_acc_data_3_reg_956[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[11]_i_5 
       (.I0(mul_ln39_17_reg_856[7]),
        .I1(reg_403[7]),
        .I2(add_ln39_17_reg_946[7]),
        .O(\mult_acc_data_3_reg_956[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[11]_i_6 
       (.I0(mul_ln39_17_reg_856[11]),
        .I1(reg_403[11]),
        .I2(add_ln39_17_reg_946[11]),
        .I3(\mult_acc_data_3_reg_956[11]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[11]_i_7 
       (.I0(mul_ln39_17_reg_856[10]),
        .I1(reg_403[10]),
        .I2(add_ln39_17_reg_946[10]),
        .I3(\mult_acc_data_3_reg_956[11]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[11]_i_8 
       (.I0(mul_ln39_17_reg_856[9]),
        .I1(reg_403[9]),
        .I2(add_ln39_17_reg_946[9]),
        .I3(\mult_acc_data_3_reg_956[11]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[11]_i_9 
       (.I0(mul_ln39_17_reg_856[8]),
        .I1(reg_403[8]),
        .I2(add_ln39_17_reg_946[8]),
        .I3(\mult_acc_data_3_reg_956[11]_i_5_n_2 ),
        .O(\mult_acc_data_3_reg_956[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[15]_i_2 
       (.I0(mul_ln39_17_reg_856[14]),
        .I1(reg_403[14]),
        .I2(add_ln39_17_reg_946[14]),
        .O(\mult_acc_data_3_reg_956[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[15]_i_3 
       (.I0(mul_ln39_17_reg_856[13]),
        .I1(reg_403[13]),
        .I2(add_ln39_17_reg_946[13]),
        .O(\mult_acc_data_3_reg_956[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[15]_i_4 
       (.I0(mul_ln39_17_reg_856[12]),
        .I1(reg_403[12]),
        .I2(add_ln39_17_reg_946[12]),
        .O(\mult_acc_data_3_reg_956[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[15]_i_5 
       (.I0(mul_ln39_17_reg_856[11]),
        .I1(reg_403[11]),
        .I2(add_ln39_17_reg_946[11]),
        .O(\mult_acc_data_3_reg_956[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[15]_i_6 
       (.I0(mul_ln39_17_reg_856[15]),
        .I1(reg_403[15]),
        .I2(add_ln39_17_reg_946[15]),
        .I3(\mult_acc_data_3_reg_956[15]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[15]_i_7 
       (.I0(mul_ln39_17_reg_856[14]),
        .I1(reg_403[14]),
        .I2(add_ln39_17_reg_946[14]),
        .I3(\mult_acc_data_3_reg_956[15]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[15]_i_8 
       (.I0(mul_ln39_17_reg_856[13]),
        .I1(reg_403[13]),
        .I2(add_ln39_17_reg_946[13]),
        .I3(\mult_acc_data_3_reg_956[15]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[15]_i_9 
       (.I0(mul_ln39_17_reg_856[12]),
        .I1(reg_403[12]),
        .I2(add_ln39_17_reg_946[12]),
        .I3(\mult_acc_data_3_reg_956[15]_i_5_n_2 ),
        .O(\mult_acc_data_3_reg_956[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[19]_i_2 
       (.I0(mul_ln39_17_reg_856[18]),
        .I1(reg_403[18]),
        .I2(add_ln39_17_reg_946[18]),
        .O(\mult_acc_data_3_reg_956[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[19]_i_3 
       (.I0(mul_ln39_17_reg_856[17]),
        .I1(reg_403[17]),
        .I2(add_ln39_17_reg_946[17]),
        .O(\mult_acc_data_3_reg_956[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[19]_i_4 
       (.I0(mul_ln39_17_reg_856[16]),
        .I1(reg_403[16]),
        .I2(add_ln39_17_reg_946[16]),
        .O(\mult_acc_data_3_reg_956[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[19]_i_5 
       (.I0(mul_ln39_17_reg_856[15]),
        .I1(reg_403[15]),
        .I2(add_ln39_17_reg_946[15]),
        .O(\mult_acc_data_3_reg_956[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[19]_i_6 
       (.I0(mul_ln39_17_reg_856[19]),
        .I1(reg_403[19]),
        .I2(add_ln39_17_reg_946[19]),
        .I3(\mult_acc_data_3_reg_956[19]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[19]_i_7 
       (.I0(mul_ln39_17_reg_856[18]),
        .I1(reg_403[18]),
        .I2(add_ln39_17_reg_946[18]),
        .I3(\mult_acc_data_3_reg_956[19]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[19]_i_8 
       (.I0(mul_ln39_17_reg_856[17]),
        .I1(reg_403[17]),
        .I2(add_ln39_17_reg_946[17]),
        .I3(\mult_acc_data_3_reg_956[19]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[19]_i_9 
       (.I0(mul_ln39_17_reg_856[16]),
        .I1(reg_403[16]),
        .I2(add_ln39_17_reg_946[16]),
        .I3(\mult_acc_data_3_reg_956[19]_i_5_n_2 ),
        .O(\mult_acc_data_3_reg_956[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[23]_i_2 
       (.I0(mul_ln39_17_reg_856[22]),
        .I1(reg_403[22]),
        .I2(add_ln39_17_reg_946[22]),
        .O(\mult_acc_data_3_reg_956[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[23]_i_3 
       (.I0(mul_ln39_17_reg_856[21]),
        .I1(reg_403[21]),
        .I2(add_ln39_17_reg_946[21]),
        .O(\mult_acc_data_3_reg_956[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[23]_i_4 
       (.I0(mul_ln39_17_reg_856[20]),
        .I1(reg_403[20]),
        .I2(add_ln39_17_reg_946[20]),
        .O(\mult_acc_data_3_reg_956[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[23]_i_5 
       (.I0(mul_ln39_17_reg_856[19]),
        .I1(reg_403[19]),
        .I2(add_ln39_17_reg_946[19]),
        .O(\mult_acc_data_3_reg_956[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[23]_i_6 
       (.I0(mul_ln39_17_reg_856[23]),
        .I1(reg_403[23]),
        .I2(add_ln39_17_reg_946[23]),
        .I3(\mult_acc_data_3_reg_956[23]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[23]_i_7 
       (.I0(mul_ln39_17_reg_856[22]),
        .I1(reg_403[22]),
        .I2(add_ln39_17_reg_946[22]),
        .I3(\mult_acc_data_3_reg_956[23]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[23]_i_8 
       (.I0(mul_ln39_17_reg_856[21]),
        .I1(reg_403[21]),
        .I2(add_ln39_17_reg_946[21]),
        .I3(\mult_acc_data_3_reg_956[23]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[23]_i_9 
       (.I0(mul_ln39_17_reg_856[20]),
        .I1(reg_403[20]),
        .I2(add_ln39_17_reg_946[20]),
        .I3(\mult_acc_data_3_reg_956[23]_i_5_n_2 ),
        .O(\mult_acc_data_3_reg_956[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[27]_i_2 
       (.I0(mul_ln39_17_reg_856[26]),
        .I1(reg_403[26]),
        .I2(add_ln39_17_reg_946[26]),
        .O(\mult_acc_data_3_reg_956[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[27]_i_3 
       (.I0(mul_ln39_17_reg_856[25]),
        .I1(reg_403[25]),
        .I2(add_ln39_17_reg_946[25]),
        .O(\mult_acc_data_3_reg_956[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[27]_i_4 
       (.I0(mul_ln39_17_reg_856[24]),
        .I1(reg_403[24]),
        .I2(add_ln39_17_reg_946[24]),
        .O(\mult_acc_data_3_reg_956[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[27]_i_5 
       (.I0(mul_ln39_17_reg_856[23]),
        .I1(reg_403[23]),
        .I2(add_ln39_17_reg_946[23]),
        .O(\mult_acc_data_3_reg_956[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[27]_i_6 
       (.I0(mul_ln39_17_reg_856[27]),
        .I1(reg_403[27]),
        .I2(add_ln39_17_reg_946[27]),
        .I3(\mult_acc_data_3_reg_956[27]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[27]_i_7 
       (.I0(mul_ln39_17_reg_856[26]),
        .I1(reg_403[26]),
        .I2(add_ln39_17_reg_946[26]),
        .I3(\mult_acc_data_3_reg_956[27]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[27]_i_8 
       (.I0(mul_ln39_17_reg_856[25]),
        .I1(reg_403[25]),
        .I2(add_ln39_17_reg_946[25]),
        .I3(\mult_acc_data_3_reg_956[27]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[27]_i_9 
       (.I0(mul_ln39_17_reg_856[24]),
        .I1(reg_403[24]),
        .I2(add_ln39_17_reg_946[24]),
        .I3(\mult_acc_data_3_reg_956[27]_i_5_n_2 ),
        .O(\mult_acc_data_3_reg_956[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[31]_i_2 
       (.I0(mul_ln39_17_reg_856[29]),
        .I1(reg_403[29]),
        .I2(add_ln39_17_reg_946[29]),
        .O(\mult_acc_data_3_reg_956[31]_i_2_n_2 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[31]_i_3 
       (.I0(mul_ln39_17_reg_856[28]),
        .I1(reg_403[28]),
        .I2(add_ln39_17_reg_946[28]),
        .O(\mult_acc_data_3_reg_956[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[31]_i_4 
       (.I0(mul_ln39_17_reg_856[27]),
        .I1(reg_403[27]),
        .I2(add_ln39_17_reg_946[27]),
        .O(\mult_acc_data_3_reg_956[31]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \mult_acc_data_3_reg_956[31]_i_5 
       (.I0(add_ln39_17_reg_946[30]),
        .I1(reg_403[30]),
        .I2(mul_ln39_17_reg_856[30]),
        .I3(reg_403[31]),
        .I4(mul_ln39_17_reg_856[31]),
        .I5(add_ln39_17_reg_946[31]),
        .O(\mult_acc_data_3_reg_956[31]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[31]_i_6 
       (.I0(\mult_acc_data_3_reg_956[31]_i_2_n_2 ),
        .I1(reg_403[30]),
        .I2(mul_ln39_17_reg_856[30]),
        .I3(add_ln39_17_reg_946[30]),
        .O(\mult_acc_data_3_reg_956[31]_i_6_n_2 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[31]_i_7 
       (.I0(mul_ln39_17_reg_856[29]),
        .I1(reg_403[29]),
        .I2(add_ln39_17_reg_946[29]),
        .I3(\mult_acc_data_3_reg_956[31]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[31]_i_8 
       (.I0(mul_ln39_17_reg_856[28]),
        .I1(reg_403[28]),
        .I2(add_ln39_17_reg_946[28]),
        .I3(\mult_acc_data_3_reg_956[31]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[3]_i_2 
       (.I0(mul_ln39_17_reg_856[2]),
        .I1(reg_403[2]),
        .I2(add_ln39_17_reg_946[2]),
        .O(\mult_acc_data_3_reg_956[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[3]_i_3 
       (.I0(mul_ln39_17_reg_856[1]),
        .I1(reg_403[1]),
        .I2(add_ln39_17_reg_946[1]),
        .O(\mult_acc_data_3_reg_956[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[3]_i_4 
       (.I0(mul_ln39_17_reg_856[0]),
        .I1(reg_403[0]),
        .I2(add_ln39_17_reg_946[0]),
        .O(\mult_acc_data_3_reg_956[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[3]_i_5 
       (.I0(mul_ln39_17_reg_856[3]),
        .I1(reg_403[3]),
        .I2(add_ln39_17_reg_946[3]),
        .I3(\mult_acc_data_3_reg_956[3]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[3]_i_6 
       (.I0(mul_ln39_17_reg_856[2]),
        .I1(reg_403[2]),
        .I2(add_ln39_17_reg_946[2]),
        .I3(\mult_acc_data_3_reg_956[3]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[3]_i_7 
       (.I0(mul_ln39_17_reg_856[1]),
        .I1(reg_403[1]),
        .I2(add_ln39_17_reg_946[1]),
        .I3(\mult_acc_data_3_reg_956[3]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mult_acc_data_3_reg_956[3]_i_8 
       (.I0(mul_ln39_17_reg_856[0]),
        .I1(reg_403[0]),
        .I2(add_ln39_17_reg_946[0]),
        .O(\mult_acc_data_3_reg_956[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[7]_i_2 
       (.I0(mul_ln39_17_reg_856[6]),
        .I1(reg_403[6]),
        .I2(add_ln39_17_reg_946[6]),
        .O(\mult_acc_data_3_reg_956[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[7]_i_3 
       (.I0(mul_ln39_17_reg_856[5]),
        .I1(reg_403[5]),
        .I2(add_ln39_17_reg_946[5]),
        .O(\mult_acc_data_3_reg_956[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[7]_i_4 
       (.I0(mul_ln39_17_reg_856[4]),
        .I1(reg_403[4]),
        .I2(add_ln39_17_reg_946[4]),
        .O(\mult_acc_data_3_reg_956[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_3_reg_956[7]_i_5 
       (.I0(mul_ln39_17_reg_856[3]),
        .I1(reg_403[3]),
        .I2(add_ln39_17_reg_946[3]),
        .O(\mult_acc_data_3_reg_956[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[7]_i_6 
       (.I0(mul_ln39_17_reg_856[7]),
        .I1(reg_403[7]),
        .I2(add_ln39_17_reg_946[7]),
        .I3(\mult_acc_data_3_reg_956[7]_i_2_n_2 ),
        .O(\mult_acc_data_3_reg_956[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[7]_i_7 
       (.I0(mul_ln39_17_reg_856[6]),
        .I1(reg_403[6]),
        .I2(add_ln39_17_reg_946[6]),
        .I3(\mult_acc_data_3_reg_956[7]_i_3_n_2 ),
        .O(\mult_acc_data_3_reg_956[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[7]_i_8 
       (.I0(mul_ln39_17_reg_856[5]),
        .I1(reg_403[5]),
        .I2(add_ln39_17_reg_946[5]),
        .I3(\mult_acc_data_3_reg_956[7]_i_4_n_2 ),
        .O(\mult_acc_data_3_reg_956[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_3_reg_956[7]_i_9 
       (.I0(mul_ln39_17_reg_856[4]),
        .I1(reg_403[4]),
        .I2(add_ln39_17_reg_946[4]),
        .I3(\mult_acc_data_3_reg_956[7]_i_5_n_2 ),
        .O(\mult_acc_data_3_reg_956[7]_i_9_n_2 ));
  FDRE \mult_acc_data_3_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[0]),
        .Q(mult_acc_data_3_reg_956[0]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[10]),
        .Q(mult_acc_data_3_reg_956[10]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[11]),
        .Q(mult_acc_data_3_reg_956[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[11]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[7]_i_1_n_2 ),
        .CO({\mult_acc_data_3_reg_956_reg[11]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[11]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[11]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[11]_i_2_n_2 ,\mult_acc_data_3_reg_956[11]_i_3_n_2 ,\mult_acc_data_3_reg_956[11]_i_4_n_2 ,\mult_acc_data_3_reg_956[11]_i_5_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[11:8]),
        .S({\mult_acc_data_3_reg_956[11]_i_6_n_2 ,\mult_acc_data_3_reg_956[11]_i_7_n_2 ,\mult_acc_data_3_reg_956[11]_i_8_n_2 ,\mult_acc_data_3_reg_956[11]_i_9_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[12]),
        .Q(mult_acc_data_3_reg_956[12]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[13]),
        .Q(mult_acc_data_3_reg_956[13]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[14]),
        .Q(mult_acc_data_3_reg_956[14]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[15]),
        .Q(mult_acc_data_3_reg_956[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[15]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[11]_i_1_n_2 ),
        .CO({\mult_acc_data_3_reg_956_reg[15]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[15]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[15]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[15]_i_2_n_2 ,\mult_acc_data_3_reg_956[15]_i_3_n_2 ,\mult_acc_data_3_reg_956[15]_i_4_n_2 ,\mult_acc_data_3_reg_956[15]_i_5_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[15:12]),
        .S({\mult_acc_data_3_reg_956[15]_i_6_n_2 ,\mult_acc_data_3_reg_956[15]_i_7_n_2 ,\mult_acc_data_3_reg_956[15]_i_8_n_2 ,\mult_acc_data_3_reg_956[15]_i_9_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[16]),
        .Q(mult_acc_data_3_reg_956[16]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[17]),
        .Q(mult_acc_data_3_reg_956[17]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[18]),
        .Q(mult_acc_data_3_reg_956[18]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[19]),
        .Q(mult_acc_data_3_reg_956[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[19]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[15]_i_1_n_2 ),
        .CO({\mult_acc_data_3_reg_956_reg[19]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[19]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[19]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[19]_i_2_n_2 ,\mult_acc_data_3_reg_956[19]_i_3_n_2 ,\mult_acc_data_3_reg_956[19]_i_4_n_2 ,\mult_acc_data_3_reg_956[19]_i_5_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[19:16]),
        .S({\mult_acc_data_3_reg_956[19]_i_6_n_2 ,\mult_acc_data_3_reg_956[19]_i_7_n_2 ,\mult_acc_data_3_reg_956[19]_i_8_n_2 ,\mult_acc_data_3_reg_956[19]_i_9_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[1]),
        .Q(mult_acc_data_3_reg_956[1]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[20]),
        .Q(mult_acc_data_3_reg_956[20]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[21]),
        .Q(mult_acc_data_3_reg_956[21]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[22]),
        .Q(mult_acc_data_3_reg_956[22]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[23]),
        .Q(mult_acc_data_3_reg_956[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[23]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[19]_i_1_n_2 ),
        .CO({\mult_acc_data_3_reg_956_reg[23]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[23]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[23]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[23]_i_2_n_2 ,\mult_acc_data_3_reg_956[23]_i_3_n_2 ,\mult_acc_data_3_reg_956[23]_i_4_n_2 ,\mult_acc_data_3_reg_956[23]_i_5_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[23:20]),
        .S({\mult_acc_data_3_reg_956[23]_i_6_n_2 ,\mult_acc_data_3_reg_956[23]_i_7_n_2 ,\mult_acc_data_3_reg_956[23]_i_8_n_2 ,\mult_acc_data_3_reg_956[23]_i_9_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[24]),
        .Q(mult_acc_data_3_reg_956[24]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[25]),
        .Q(mult_acc_data_3_reg_956[25]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[26]),
        .Q(mult_acc_data_3_reg_956[26]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[27]),
        .Q(mult_acc_data_3_reg_956[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[27]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[23]_i_1_n_2 ),
        .CO({\mult_acc_data_3_reg_956_reg[27]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[27]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[27]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[27]_i_2_n_2 ,\mult_acc_data_3_reg_956[27]_i_3_n_2 ,\mult_acc_data_3_reg_956[27]_i_4_n_2 ,\mult_acc_data_3_reg_956[27]_i_5_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[27:24]),
        .S({\mult_acc_data_3_reg_956[27]_i_6_n_2 ,\mult_acc_data_3_reg_956[27]_i_7_n_2 ,\mult_acc_data_3_reg_956[27]_i_8_n_2 ,\mult_acc_data_3_reg_956[27]_i_9_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[28]),
        .Q(mult_acc_data_3_reg_956[28]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[29]),
        .Q(mult_acc_data_3_reg_956[29]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[2]),
        .Q(mult_acc_data_3_reg_956[2]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[30]),
        .Q(mult_acc_data_3_reg_956[30]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[31]),
        .Q(mult_acc_data_3_reg_956[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[31]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[27]_i_1_n_2 ),
        .CO({\NLW_mult_acc_data_3_reg_956_reg[31]_i_1_CO_UNCONNECTED [3],\mult_acc_data_3_reg_956_reg[31]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[31]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_acc_data_3_reg_956[31]_i_2_n_2 ,\mult_acc_data_3_reg_956[31]_i_3_n_2 ,\mult_acc_data_3_reg_956[31]_i_4_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[31:28]),
        .S({\mult_acc_data_3_reg_956[31]_i_5_n_2 ,\mult_acc_data_3_reg_956[31]_i_6_n_2 ,\mult_acc_data_3_reg_956[31]_i_7_n_2 ,\mult_acc_data_3_reg_956[31]_i_8_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[3]),
        .Q(mult_acc_data_3_reg_956[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mult_acc_data_3_reg_956_reg[3]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[3]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[3]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[3]_i_2_n_2 ,\mult_acc_data_3_reg_956[3]_i_3_n_2 ,\mult_acc_data_3_reg_956[3]_i_4_n_2 ,1'b0}),
        .O(mult_acc_data_3_fu_607_p2[3:0]),
        .S({\mult_acc_data_3_reg_956[3]_i_5_n_2 ,\mult_acc_data_3_reg_956[3]_i_6_n_2 ,\mult_acc_data_3_reg_956[3]_i_7_n_2 ,\mult_acc_data_3_reg_956[3]_i_8_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[4]),
        .Q(mult_acc_data_3_reg_956[4]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[5]),
        .Q(mult_acc_data_3_reg_956[5]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[6]),
        .Q(mult_acc_data_3_reg_956[6]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[7]),
        .Q(mult_acc_data_3_reg_956[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_3_reg_956_reg[7]_i_1 
       (.CI(\mult_acc_data_3_reg_956_reg[3]_i_1_n_2 ),
        .CO({\mult_acc_data_3_reg_956_reg[7]_i_1_n_2 ,\mult_acc_data_3_reg_956_reg[7]_i_1_n_3 ,\mult_acc_data_3_reg_956_reg[7]_i_1_n_4 ,\mult_acc_data_3_reg_956_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_3_reg_956[7]_i_2_n_2 ,\mult_acc_data_3_reg_956[7]_i_3_n_2 ,\mult_acc_data_3_reg_956[7]_i_4_n_2 ,\mult_acc_data_3_reg_956[7]_i_5_n_2 }),
        .O(mult_acc_data_3_fu_607_p2[7:4]),
        .S({\mult_acc_data_3_reg_956[7]_i_6_n_2 ,\mult_acc_data_3_reg_956[7]_i_7_n_2 ,\mult_acc_data_3_reg_956[7]_i_8_n_2 ,\mult_acc_data_3_reg_956[7]_i_9_n_2 }));
  FDRE \mult_acc_data_3_reg_956_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[8]),
        .Q(mult_acc_data_3_reg_956[8]),
        .R(1'b0));
  FDRE \mult_acc_data_3_reg_956_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_36),
        .D(mult_acc_data_3_fu_607_p2[9]),
        .Q(mult_acc_data_3_reg_956[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[11]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[10]),
        .I1(reg_427[10]),
        .I2(add_ln39_21_reg_961[10]),
        .O(\mult_acc_data_4_reg_966[11]_i_2_n_2 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[11]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[9]),
        .I1(reg_427[9]),
        .I2(add_ln39_21_reg_961[9]),
        .O(\mult_acc_data_4_reg_966[11]_i_3_n_2 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[11]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[8]),
        .I1(reg_427[8]),
        .I2(add_ln39_21_reg_961[8]),
        .O(\mult_acc_data_4_reg_966[11]_i_4_n_2 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[11]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[7]),
        .I1(reg_427[7]),
        .I2(add_ln39_21_reg_961[7]),
        .O(\mult_acc_data_4_reg_966[11]_i_5_n_2 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[11]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[11]),
        .I1(reg_427[11]),
        .I2(add_ln39_21_reg_961[11]),
        .I3(\mult_acc_data_4_reg_966[11]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[11]_i_6_n_2 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[11]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[10]),
        .I1(reg_427[10]),
        .I2(add_ln39_21_reg_961[10]),
        .I3(\mult_acc_data_4_reg_966[11]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[11]_i_7_n_2 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[11]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[9]),
        .I1(reg_427[9]),
        .I2(add_ln39_21_reg_961[9]),
        .I3(\mult_acc_data_4_reg_966[11]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[11]_i_8_n_2 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[11]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[8]),
        .I1(reg_427[8]),
        .I2(add_ln39_21_reg_961[8]),
        .I3(\mult_acc_data_4_reg_966[11]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[11]_i_9_n_2 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[15]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[14]),
        .I1(reg_427[14]),
        .I2(add_ln39_21_reg_961[14]),
        .O(\mult_acc_data_4_reg_966[15]_i_2_n_2 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[15]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[13]),
        .I1(reg_427[13]),
        .I2(add_ln39_21_reg_961[13]),
        .O(\mult_acc_data_4_reg_966[15]_i_3_n_2 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[15]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[12]),
        .I1(reg_427[12]),
        .I2(add_ln39_21_reg_961[12]),
        .O(\mult_acc_data_4_reg_966[15]_i_4_n_2 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[15]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[11]),
        .I1(reg_427[11]),
        .I2(add_ln39_21_reg_961[11]),
        .O(\mult_acc_data_4_reg_966[15]_i_5_n_2 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[15]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[15]),
        .I1(reg_427[15]),
        .I2(add_ln39_21_reg_961[15]),
        .I3(\mult_acc_data_4_reg_966[15]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[15]_i_6_n_2 ));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[15]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[14]),
        .I1(reg_427[14]),
        .I2(add_ln39_21_reg_961[14]),
        .I3(\mult_acc_data_4_reg_966[15]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[15]_i_7_n_2 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[15]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[13]),
        .I1(reg_427[13]),
        .I2(add_ln39_21_reg_961[13]),
        .I3(\mult_acc_data_4_reg_966[15]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[15]_i_8_n_2 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[15]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[12]),
        .I1(reg_427[12]),
        .I2(add_ln39_21_reg_961[12]),
        .I3(\mult_acc_data_4_reg_966[15]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[15]_i_9_n_2 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[19]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[18]),
        .I1(reg_427[18]),
        .I2(add_ln39_21_reg_961[18]),
        .O(\mult_acc_data_4_reg_966[19]_i_2_n_2 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[19]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[17]),
        .I1(reg_427[17]),
        .I2(add_ln39_21_reg_961[17]),
        .O(\mult_acc_data_4_reg_966[19]_i_3_n_2 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[19]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[16]),
        .I1(reg_427[16]),
        .I2(add_ln39_21_reg_961[16]),
        .O(\mult_acc_data_4_reg_966[19]_i_4_n_2 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[19]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[15]),
        .I1(reg_427[15]),
        .I2(add_ln39_21_reg_961[15]),
        .O(\mult_acc_data_4_reg_966[19]_i_5_n_2 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[19]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[19]),
        .I1(reg_427[19]),
        .I2(add_ln39_21_reg_961[19]),
        .I3(\mult_acc_data_4_reg_966[19]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[19]_i_6_n_2 ));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[19]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[18]),
        .I1(reg_427[18]),
        .I2(add_ln39_21_reg_961[18]),
        .I3(\mult_acc_data_4_reg_966[19]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[19]_i_7_n_2 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[19]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[17]),
        .I1(reg_427[17]),
        .I2(add_ln39_21_reg_961[17]),
        .I3(\mult_acc_data_4_reg_966[19]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[19]_i_8_n_2 ));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[19]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[16]),
        .I1(reg_427[16]),
        .I2(add_ln39_21_reg_961[16]),
        .I3(\mult_acc_data_4_reg_966[19]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[19]_i_9_n_2 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[23]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[22]),
        .I1(reg_427[22]),
        .I2(add_ln39_21_reg_961[22]),
        .O(\mult_acc_data_4_reg_966[23]_i_2_n_2 ));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[23]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[21]),
        .I1(reg_427[21]),
        .I2(add_ln39_21_reg_961[21]),
        .O(\mult_acc_data_4_reg_966[23]_i_3_n_2 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[23]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[20]),
        .I1(reg_427[20]),
        .I2(add_ln39_21_reg_961[20]),
        .O(\mult_acc_data_4_reg_966[23]_i_4_n_2 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[23]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[19]),
        .I1(reg_427[19]),
        .I2(add_ln39_21_reg_961[19]),
        .O(\mult_acc_data_4_reg_966[23]_i_5_n_2 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[23]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[23]),
        .I1(reg_427[23]),
        .I2(add_ln39_21_reg_961[23]),
        .I3(\mult_acc_data_4_reg_966[23]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[23]_i_6_n_2 ));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[23]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[22]),
        .I1(reg_427[22]),
        .I2(add_ln39_21_reg_961[22]),
        .I3(\mult_acc_data_4_reg_966[23]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[23]_i_7_n_2 ));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[23]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[21]),
        .I1(reg_427[21]),
        .I2(add_ln39_21_reg_961[21]),
        .I3(\mult_acc_data_4_reg_966[23]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[23]_i_8_n_2 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[23]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[20]),
        .I1(reg_427[20]),
        .I2(add_ln39_21_reg_961[20]),
        .I3(\mult_acc_data_4_reg_966[23]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[23]_i_9_n_2 ));
  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[27]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[26]),
        .I1(reg_427[26]),
        .I2(add_ln39_21_reg_961[26]),
        .O(\mult_acc_data_4_reg_966[27]_i_2_n_2 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[27]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[25]),
        .I1(reg_427[25]),
        .I2(add_ln39_21_reg_961[25]),
        .O(\mult_acc_data_4_reg_966[27]_i_3_n_2 ));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[27]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[24]),
        .I1(reg_427[24]),
        .I2(add_ln39_21_reg_961[24]),
        .O(\mult_acc_data_4_reg_966[27]_i_4_n_2 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[27]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[23]),
        .I1(reg_427[23]),
        .I2(add_ln39_21_reg_961[23]),
        .O(\mult_acc_data_4_reg_966[27]_i_5_n_2 ));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[27]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[27]),
        .I1(reg_427[27]),
        .I2(add_ln39_21_reg_961[27]),
        .I3(\mult_acc_data_4_reg_966[27]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[27]_i_6_n_2 ));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[27]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[26]),
        .I1(reg_427[26]),
        .I2(add_ln39_21_reg_961[26]),
        .I3(\mult_acc_data_4_reg_966[27]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[27]_i_7_n_2 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[27]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[25]),
        .I1(reg_427[25]),
        .I2(add_ln39_21_reg_961[25]),
        .I3(\mult_acc_data_4_reg_966[27]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[27]_i_8_n_2 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[27]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[24]),
        .I1(reg_427[24]),
        .I2(add_ln39_21_reg_961[24]),
        .I3(\mult_acc_data_4_reg_966[27]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[27]_i_9_n_2 ));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[31]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[29]),
        .I1(reg_427[29]),
        .I2(add_ln39_21_reg_961[29]),
        .O(\mult_acc_data_4_reg_966[31]_i_3_n_2 ));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[31]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[28]),
        .I1(reg_427[28]),
        .I2(add_ln39_21_reg_961[28]),
        .O(\mult_acc_data_4_reg_966[31]_i_4_n_2 ));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[31]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[27]),
        .I1(reg_427[27]),
        .I2(add_ln39_21_reg_961[27]),
        .O(\mult_acc_data_4_reg_966[31]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \mult_acc_data_4_reg_966[31]_i_6 
       (.I0(add_ln39_21_reg_961[30]),
        .I1(reg_427[30]),
        .I2(mul_ln39_22_reg_861_pp0_iter1_reg[30]),
        .I3(reg_427[31]),
        .I4(mul_ln39_22_reg_861_pp0_iter1_reg[31]),
        .I5(add_ln39_21_reg_961[31]),
        .O(\mult_acc_data_4_reg_966[31]_i_6_n_2 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[31]_i_7 
       (.I0(\mult_acc_data_4_reg_966[31]_i_3_n_2 ),
        .I1(reg_427[30]),
        .I2(mul_ln39_22_reg_861_pp0_iter1_reg[30]),
        .I3(add_ln39_21_reg_961[30]),
        .O(\mult_acc_data_4_reg_966[31]_i_7_n_2 ));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[31]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[29]),
        .I1(reg_427[29]),
        .I2(add_ln39_21_reg_961[29]),
        .I3(\mult_acc_data_4_reg_966[31]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[31]_i_8_n_2 ));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[31]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[28]),
        .I1(reg_427[28]),
        .I2(add_ln39_21_reg_961[28]),
        .I3(\mult_acc_data_4_reg_966[31]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[31]_i_9_n_2 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[3]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[2]),
        .I1(reg_427[2]),
        .I2(add_ln39_21_reg_961[2]),
        .O(\mult_acc_data_4_reg_966[3]_i_2_n_2 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[3]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[1]),
        .I1(reg_427[1]),
        .I2(add_ln39_21_reg_961[1]),
        .O(\mult_acc_data_4_reg_966[3]_i_3_n_2 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[3]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[0]),
        .I1(reg_427[0]),
        .I2(add_ln39_21_reg_961[0]),
        .O(\mult_acc_data_4_reg_966[3]_i_4_n_2 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[3]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[3]),
        .I1(reg_427[3]),
        .I2(add_ln39_21_reg_961[3]),
        .I3(\mult_acc_data_4_reg_966[3]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[3]_i_5_n_2 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[3]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[2]),
        .I1(reg_427[2]),
        .I2(add_ln39_21_reg_961[2]),
        .I3(\mult_acc_data_4_reg_966[3]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[3]_i_6_n_2 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[3]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[1]),
        .I1(reg_427[1]),
        .I2(add_ln39_21_reg_961[1]),
        .I3(\mult_acc_data_4_reg_966[3]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[3]_i_7_n_2 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mult_acc_data_4_reg_966[3]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[0]),
        .I1(reg_427[0]),
        .I2(add_ln39_21_reg_961[0]),
        .O(\mult_acc_data_4_reg_966[3]_i_8_n_2 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[7]_i_2 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[6]),
        .I1(reg_427[6]),
        .I2(add_ln39_21_reg_961[6]),
        .O(\mult_acc_data_4_reg_966[7]_i_2_n_2 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[7]_i_3 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[5]),
        .I1(reg_427[5]),
        .I2(add_ln39_21_reg_961[5]),
        .O(\mult_acc_data_4_reg_966[7]_i_3_n_2 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[7]_i_4 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[4]),
        .I1(reg_427[4]),
        .I2(add_ln39_21_reg_961[4]),
        .O(\mult_acc_data_4_reg_966[7]_i_4_n_2 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mult_acc_data_4_reg_966[7]_i_5 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[3]),
        .I1(reg_427[3]),
        .I2(add_ln39_21_reg_961[3]),
        .O(\mult_acc_data_4_reg_966[7]_i_5_n_2 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[7]_i_6 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[7]),
        .I1(reg_427[7]),
        .I2(add_ln39_21_reg_961[7]),
        .I3(\mult_acc_data_4_reg_966[7]_i_2_n_2 ),
        .O(\mult_acc_data_4_reg_966[7]_i_6_n_2 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[7]_i_7 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[6]),
        .I1(reg_427[6]),
        .I2(add_ln39_21_reg_961[6]),
        .I3(\mult_acc_data_4_reg_966[7]_i_3_n_2 ),
        .O(\mult_acc_data_4_reg_966[7]_i_7_n_2 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[7]_i_8 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[5]),
        .I1(reg_427[5]),
        .I2(add_ln39_21_reg_961[5]),
        .I3(\mult_acc_data_4_reg_966[7]_i_4_n_2 ),
        .O(\mult_acc_data_4_reg_966[7]_i_8_n_2 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \mult_acc_data_4_reg_966[7]_i_9 
       (.I0(mul_ln39_22_reg_861_pp0_iter1_reg[4]),
        .I1(reg_427[4]),
        .I2(add_ln39_21_reg_961[4]),
        .I3(\mult_acc_data_4_reg_966[7]_i_5_n_2 ),
        .O(\mult_acc_data_4_reg_966[7]_i_9_n_2 ));
  FDRE \mult_acc_data_4_reg_966_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[0]),
        .Q(mult_acc_data_4_reg_966[0]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[10] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[10]),
        .Q(mult_acc_data_4_reg_966[10]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[11] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[11]),
        .Q(mult_acc_data_4_reg_966[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[11]_i_1 
       (.CI(\mult_acc_data_4_reg_966_reg[7]_i_1_n_2 ),
        .CO({\mult_acc_data_4_reg_966_reg[11]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[11]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[11]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[11]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[11]_i_2_n_2 ,\mult_acc_data_4_reg_966[11]_i_3_n_2 ,\mult_acc_data_4_reg_966[11]_i_4_n_2 ,\mult_acc_data_4_reg_966[11]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[11:8]),
        .S({\mult_acc_data_4_reg_966[11]_i_6_n_2 ,\mult_acc_data_4_reg_966[11]_i_7_n_2 ,\mult_acc_data_4_reg_966[11]_i_8_n_2 ,\mult_acc_data_4_reg_966[11]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[12] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[12]),
        .Q(mult_acc_data_4_reg_966[12]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[13] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[13]),
        .Q(mult_acc_data_4_reg_966[13]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[14] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[14]),
        .Q(mult_acc_data_4_reg_966[14]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[15] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[15]),
        .Q(mult_acc_data_4_reg_966[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[15]_i_1 
       (.CI(\mult_acc_data_4_reg_966_reg[11]_i_1_n_2 ),
        .CO({\mult_acc_data_4_reg_966_reg[15]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[15]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[15]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[15]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[15]_i_2_n_2 ,\mult_acc_data_4_reg_966[15]_i_3_n_2 ,\mult_acc_data_4_reg_966[15]_i_4_n_2 ,\mult_acc_data_4_reg_966[15]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[15:12]),
        .S({\mult_acc_data_4_reg_966[15]_i_6_n_2 ,\mult_acc_data_4_reg_966[15]_i_7_n_2 ,\mult_acc_data_4_reg_966[15]_i_8_n_2 ,\mult_acc_data_4_reg_966[15]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[16] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[16]),
        .Q(mult_acc_data_4_reg_966[16]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[17] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[17]),
        .Q(mult_acc_data_4_reg_966[17]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[18] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[18]),
        .Q(mult_acc_data_4_reg_966[18]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[19] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[19]),
        .Q(mult_acc_data_4_reg_966[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[19]_i_1 
       (.CI(\mult_acc_data_4_reg_966_reg[15]_i_1_n_2 ),
        .CO({\mult_acc_data_4_reg_966_reg[19]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[19]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[19]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[19]_i_2_n_2 ,\mult_acc_data_4_reg_966[19]_i_3_n_2 ,\mult_acc_data_4_reg_966[19]_i_4_n_2 ,\mult_acc_data_4_reg_966[19]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[19:16]),
        .S({\mult_acc_data_4_reg_966[19]_i_6_n_2 ,\mult_acc_data_4_reg_966[19]_i_7_n_2 ,\mult_acc_data_4_reg_966[19]_i_8_n_2 ,\mult_acc_data_4_reg_966[19]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[1]),
        .Q(mult_acc_data_4_reg_966[1]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[20] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[20]),
        .Q(mult_acc_data_4_reg_966[20]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[21] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[21]),
        .Q(mult_acc_data_4_reg_966[21]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[22] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[22]),
        .Q(mult_acc_data_4_reg_966[22]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[23] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[23]),
        .Q(mult_acc_data_4_reg_966[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[23]_i_1 
       (.CI(\mult_acc_data_4_reg_966_reg[19]_i_1_n_2 ),
        .CO({\mult_acc_data_4_reg_966_reg[23]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[23]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[23]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[23]_i_2_n_2 ,\mult_acc_data_4_reg_966[23]_i_3_n_2 ,\mult_acc_data_4_reg_966[23]_i_4_n_2 ,\mult_acc_data_4_reg_966[23]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[23:20]),
        .S({\mult_acc_data_4_reg_966[23]_i_6_n_2 ,\mult_acc_data_4_reg_966[23]_i_7_n_2 ,\mult_acc_data_4_reg_966[23]_i_8_n_2 ,\mult_acc_data_4_reg_966[23]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[24] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[24]),
        .Q(mult_acc_data_4_reg_966[24]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[25] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[25]),
        .Q(mult_acc_data_4_reg_966[25]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[26] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[26]),
        .Q(mult_acc_data_4_reg_966[26]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[27] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[27]),
        .Q(mult_acc_data_4_reg_966[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[27]_i_1 
       (.CI(\mult_acc_data_4_reg_966_reg[23]_i_1_n_2 ),
        .CO({\mult_acc_data_4_reg_966_reg[27]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[27]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[27]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[27]_i_2_n_2 ,\mult_acc_data_4_reg_966[27]_i_3_n_2 ,\mult_acc_data_4_reg_966[27]_i_4_n_2 ,\mult_acc_data_4_reg_966[27]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[27:24]),
        .S({\mult_acc_data_4_reg_966[27]_i_6_n_2 ,\mult_acc_data_4_reg_966[27]_i_7_n_2 ,\mult_acc_data_4_reg_966[27]_i_8_n_2 ,\mult_acc_data_4_reg_966[27]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[28] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[28]),
        .Q(mult_acc_data_4_reg_966[28]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[29] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[29]),
        .Q(mult_acc_data_4_reg_966[29]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[2]),
        .Q(mult_acc_data_4_reg_966[2]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[30] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[30]),
        .Q(mult_acc_data_4_reg_966[30]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[31] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[31]),
        .Q(mult_acc_data_4_reg_966[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[31]_i_2 
       (.CI(\mult_acc_data_4_reg_966_reg[27]_i_1_n_2 ),
        .CO({\NLW_mult_acc_data_4_reg_966_reg[31]_i_2_CO_UNCONNECTED [3],\mult_acc_data_4_reg_966_reg[31]_i_2_n_3 ,\mult_acc_data_4_reg_966_reg[31]_i_2_n_4 ,\mult_acc_data_4_reg_966_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,\mult_acc_data_4_reg_966[31]_i_3_n_2 ,\mult_acc_data_4_reg_966[31]_i_4_n_2 ,\mult_acc_data_4_reg_966[31]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[31:28]),
        .S({\mult_acc_data_4_reg_966[31]_i_6_n_2 ,\mult_acc_data_4_reg_966[31]_i_7_n_2 ,\mult_acc_data_4_reg_966[31]_i_8_n_2 ,\mult_acc_data_4_reg_966[31]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[3]),
        .Q(mult_acc_data_4_reg_966[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\mult_acc_data_4_reg_966_reg[3]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[3]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[3]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[3]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[3]_i_2_n_2 ,\mult_acc_data_4_reg_966[3]_i_3_n_2 ,\mult_acc_data_4_reg_966[3]_i_4_n_2 ,1'b0}),
        .O(mult_acc_data_4_fu_629_p2[3:0]),
        .S({\mult_acc_data_4_reg_966[3]_i_5_n_2 ,\mult_acc_data_4_reg_966[3]_i_6_n_2 ,\mult_acc_data_4_reg_966[3]_i_7_n_2 ,\mult_acc_data_4_reg_966[3]_i_8_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[4]),
        .Q(mult_acc_data_4_reg_966[4]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[5] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[5]),
        .Q(mult_acc_data_4_reg_966[5]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[6] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[6]),
        .Q(mult_acc_data_4_reg_966[6]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[7] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[7]),
        .Q(mult_acc_data_4_reg_966[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mult_acc_data_4_reg_966_reg[7]_i_1 
       (.CI(\mult_acc_data_4_reg_966_reg[3]_i_1_n_2 ),
        .CO({\mult_acc_data_4_reg_966_reg[7]_i_1_n_2 ,\mult_acc_data_4_reg_966_reg[7]_i_1_n_3 ,\mult_acc_data_4_reg_966_reg[7]_i_1_n_4 ,\mult_acc_data_4_reg_966_reg[7]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({\mult_acc_data_4_reg_966[7]_i_2_n_2 ,\mult_acc_data_4_reg_966[7]_i_3_n_2 ,\mult_acc_data_4_reg_966[7]_i_4_n_2 ,\mult_acc_data_4_reg_966[7]_i_5_n_2 }),
        .O(mult_acc_data_4_fu_629_p2[7:4]),
        .S({\mult_acc_data_4_reg_966[7]_i_6_n_2 ,\mult_acc_data_4_reg_966[7]_i_7_n_2 ,\mult_acc_data_4_reg_966[7]_i_8_n_2 ,\mult_acc_data_4_reg_966[7]_i_9_n_2 }));
  FDRE \mult_acc_data_4_reg_966_reg[8] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[8]),
        .Q(mult_acc_data_4_reg_966[8]),
        .R(1'b0));
  FDRE \mult_acc_data_4_reg_966_reg[9] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_35),
        .D(mult_acc_data_4_fu_629_p2[9]),
        .Q(mult_acc_data_4_reg_966[9]),
        .R(1'b0));
  FDRE \mult_acc_keep_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_keep_reg_926_reg[3]_2 [0]),
        .Q(\mult_acc_keep_reg_926_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \mult_acc_keep_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_keep_reg_926_reg[3]_2 [1]),
        .Q(\mult_acc_keep_reg_926_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \mult_acc_keep_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_keep_reg_926_reg[3]_2 [2]),
        .Q(\mult_acc_keep_reg_926_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \mult_acc_keep_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_keep_reg_926_reg[3]_2 [3]),
        .Q(\mult_acc_keep_reg_926_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \mult_acc_last_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(in_a_store_last_q0),
        .Q(mult_acc_last_reg_921),
        .R(1'b0));
  FDRE \mult_acc_strb_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_strb_reg_931_reg[3]_2 [0]),
        .Q(\mult_acc_strb_reg_931_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \mult_acc_strb_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_strb_reg_931_reg[3]_2 [1]),
        .Q(\mult_acc_strb_reg_931_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \mult_acc_strb_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_strb_reg_931_reg[3]_2 [2]),
        .Q(\mult_acc_strb_reg_931_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \mult_acc_strb_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(\mult_acc_strb_reg_931_reg[3]_2 [3]),
        .Q(\mult_acc_strb_reg_931_reg[3]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAA8A0A0)) 
    ram0_reg_i_1
       (.I0(Q[1]),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(in_a_store_data_load_2_reg_8140),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(ram0_reg_i_14_n_2),
        .I5(ram0_reg_1),
        .O(in_a_store_data_ce0));
  LUT4 #(
    .INIT(16'h738C)) 
    ram0_reg_i_10
       (.I0(trunc_ln40_reg_770[0]),
        .I1(trunc_ln40_reg_770[1]),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(trunc_ln40_reg_770[2]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'h63)) 
    ram0_reg_i_11
       (.I0(trunc_ln40_reg_770[0]),
        .I1(trunc_ln40_reg_770[1]),
        .I2(ap_CS_fsm_pp0_stage2),
        .O(ADDRBWRADDR[1]));
  LUT2 #(
    .INIT(4'h6)) 
    ram0_reg_i_12
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(trunc_ln40_reg_770[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    ram0_reg_i_14
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(result_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ram0_reg_i_14_n_2));
  LUT6 #(
    .INIT(64'hCCCCCCCCC4000000)) 
    ram0_reg_i_2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(Q[1]),
        .I2(result_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(in_a_store_data_load_2_reg_8140),
        .O(in_a_store_data_ce1));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    ram0_reg_i_23
       (.I0(trunc_ln40_reg_770[2]),
        .I1(trunc_ln40_reg_770[1]),
        .I2(trunc_ln40_reg_770[0]),
        .O(ram0_reg_i_23_n_2));
  LUT6 #(
    .INIT(64'h7F5FFFFF80A00000)) 
    ram0_reg_i_8
       (.I0(trunc_ln40_reg_770[2]),
        .I1(trunc_ln40_reg_770[0]),
        .I2(trunc_ln40_reg_770[1]),
        .I3(ap_CS_fsm_pp0_stage2),
        .I4(trunc_ln40_reg_770[3]),
        .I5(trunc_ln40_reg_770[4]),
        .O(ADDRBWRADDR[4]));
  LUT5 #(
    .INIT(32'h3BFFC400)) 
    ram0_reg_i_9
       (.I0(ap_CS_fsm_pp0_stage2),
        .I1(trunc_ln40_reg_770[1]),
        .I2(trunc_ln40_reg_770[0]),
        .I3(trunc_ln40_reg_770[2]),
        .I4(trunc_ln40_reg_770[3]),
        .O(ADDRBWRADDR[3]));
  FDRE \reg_403_reg[0] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_74),
        .Q(reg_403[0]),
        .R(1'b0));
  FDRE \reg_403_reg[10] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_64),
        .Q(reg_403[10]),
        .R(1'b0));
  FDRE \reg_403_reg[11] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_63),
        .Q(reg_403[11]),
        .R(1'b0));
  FDRE \reg_403_reg[12] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_62),
        .Q(reg_403[12]),
        .R(1'b0));
  FDRE \reg_403_reg[13] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_61),
        .Q(reg_403[13]),
        .R(1'b0));
  FDRE \reg_403_reg[14] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_60),
        .Q(reg_403[14]),
        .R(1'b0));
  FDRE \reg_403_reg[15] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_59),
        .Q(reg_403[15]),
        .R(1'b0));
  FDRE \reg_403_reg[16] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[16]),
        .Q(reg_403[16]),
        .R(1'b0));
  FDRE \reg_403_reg[17] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[17]),
        .Q(reg_403[17]),
        .R(1'b0));
  FDRE \reg_403_reg[18] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[18]),
        .Q(reg_403[18]),
        .R(1'b0));
  FDRE \reg_403_reg[19] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[19]),
        .Q(reg_403[19]),
        .R(1'b0));
  FDRE \reg_403_reg[1] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_73),
        .Q(reg_403[1]),
        .R(1'b0));
  FDRE \reg_403_reg[20] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[20]),
        .Q(reg_403[20]),
        .R(1'b0));
  FDRE \reg_403_reg[21] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[21]),
        .Q(reg_403[21]),
        .R(1'b0));
  FDRE \reg_403_reg[22] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[22]),
        .Q(reg_403[22]),
        .R(1'b0));
  FDRE \reg_403_reg[23] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[23]),
        .Q(reg_403[23]),
        .R(1'b0));
  FDRE \reg_403_reg[24] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[24]),
        .Q(reg_403[24]),
        .R(1'b0));
  FDRE \reg_403_reg[25] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[25]),
        .Q(reg_403[25]),
        .R(1'b0));
  FDRE \reg_403_reg[26] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[26]),
        .Q(reg_403[26]),
        .R(1'b0));
  FDRE \reg_403_reg[27] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[27]),
        .Q(reg_403[27]),
        .R(1'b0));
  FDRE \reg_403_reg[28] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[28]),
        .Q(reg_403[28]),
        .R(1'b0));
  FDRE \reg_403_reg[29] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[29]),
        .Q(reg_403[29]),
        .R(1'b0));
  FDRE \reg_403_reg[2] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_72),
        .Q(reg_403[2]),
        .R(1'b0));
  FDRE \reg_403_reg[30] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[30]),
        .Q(reg_403[30]),
        .R(1'b0));
  FDRE \reg_403_reg[31] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1_3[31]),
        .Q(reg_403[31]),
        .R(1'b0));
  FDRE \reg_403_reg[3] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_71),
        .Q(reg_403[3]),
        .R(1'b0));
  FDRE \reg_403_reg[4] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_70),
        .Q(reg_403[4]),
        .R(1'b0));
  FDRE \reg_403_reg[5] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_69),
        .Q(reg_403[5]),
        .R(1'b0));
  FDRE \reg_403_reg[6] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_68),
        .Q(reg_403[6]),
        .R(1'b0));
  FDRE \reg_403_reg[7] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_67),
        .Q(reg_403[7]),
        .R(1'b0));
  FDRE \reg_403_reg[8] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_66),
        .Q(reg_403[8]),
        .R(1'b0));
  FDRE \reg_403_reg[9] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U9_n_65),
        .Q(reg_403[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE222C000A2220000)) 
    \reg_407[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[1]),
        .I3(result_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_CS_fsm_pp0_stage2),
        .O(reg_4030));
  FDRE \reg_407_reg[0] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_33),
        .Q(reg_407[0]),
        .R(1'b0));
  FDRE \reg_407_reg[10] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(reg_407[10]),
        .R(1'b0));
  FDRE \reg_407_reg[11] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(reg_407[11]),
        .R(1'b0));
  FDRE \reg_407_reg[12] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(reg_407[12]),
        .R(1'b0));
  FDRE \reg_407_reg[13] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(reg_407[13]),
        .R(1'b0));
  FDRE \reg_407_reg[14] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(reg_407[14]),
        .R(1'b0));
  FDRE \reg_407_reg[15] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(reg_407[15]),
        .R(1'b0));
  FDRE \reg_407_reg[16] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[16]),
        .Q(reg_407[16]),
        .R(1'b0));
  FDRE \reg_407_reg[17] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[17]),
        .Q(reg_407[17]),
        .R(1'b0));
  FDRE \reg_407_reg[18] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[18]),
        .Q(reg_407[18]),
        .R(1'b0));
  FDRE \reg_407_reg[19] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[19]),
        .Q(reg_407[19]),
        .R(1'b0));
  FDRE \reg_407_reg[1] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_32),
        .Q(reg_407[1]),
        .R(1'b0));
  FDRE \reg_407_reg[20] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[20]),
        .Q(reg_407[20]),
        .R(1'b0));
  FDRE \reg_407_reg[21] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[21]),
        .Q(reg_407[21]),
        .R(1'b0));
  FDRE \reg_407_reg[22] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[22]),
        .Q(reg_407[22]),
        .R(1'b0));
  FDRE \reg_407_reg[23] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[23]),
        .Q(reg_407[23]),
        .R(1'b0));
  FDRE \reg_407_reg[24] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[24]),
        .Q(reg_407[24]),
        .R(1'b0));
  FDRE \reg_407_reg[25] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[25]),
        .Q(reg_407[25]),
        .R(1'b0));
  FDRE \reg_407_reg[26] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[26]),
        .Q(reg_407[26]),
        .R(1'b0));
  FDRE \reg_407_reg[27] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[27]),
        .Q(reg_407[27]),
        .R(1'b0));
  FDRE \reg_407_reg[28] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[28]),
        .Q(reg_407[28]),
        .R(1'b0));
  FDRE \reg_407_reg[29] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[29]),
        .Q(reg_407[29]),
        .R(1'b0));
  FDRE \reg_407_reg[2] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(reg_407[2]),
        .R(1'b0));
  FDRE \reg_407_reg[30] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[30]),
        .Q(reg_407[30]),
        .R(1'b0));
  FDRE \reg_407_reg[31] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(buff0_reg__1[31]),
        .Q(reg_407[31]),
        .R(1'b0));
  FDRE \reg_407_reg[3] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(reg_407[3]),
        .R(1'b0));
  FDRE \reg_407_reg[4] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(reg_407[4]),
        .R(1'b0));
  FDRE \reg_407_reg[5] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(reg_407[5]),
        .R(1'b0));
  FDRE \reg_407_reg[6] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(reg_407[6]),
        .R(1'b0));
  FDRE \reg_407_reg[7] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(reg_407[7]),
        .R(1'b0));
  FDRE \reg_407_reg[8] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(reg_407[8]),
        .R(1'b0));
  FDRE \reg_407_reg[9] 
       (.C(ap_clk),
        .CE(reg_4030),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(reg_407[9]),
        .R(1'b0));
  FDRE \reg_411_reg[0] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_74),
        .Q(reg_411[0]),
        .R(1'b0));
  FDRE \reg_411_reg[10] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_64),
        .Q(reg_411[10]),
        .R(1'b0));
  FDRE \reg_411_reg[11] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_63),
        .Q(reg_411[11]),
        .R(1'b0));
  FDRE \reg_411_reg[12] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_62),
        .Q(reg_411[12]),
        .R(1'b0));
  FDRE \reg_411_reg[13] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_61),
        .Q(reg_411[13]),
        .R(1'b0));
  FDRE \reg_411_reg[14] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_60),
        .Q(reg_411[14]),
        .R(1'b0));
  FDRE \reg_411_reg[15] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_59),
        .Q(reg_411[15]),
        .R(1'b0));
  FDRE \reg_411_reg[16] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[16]),
        .Q(reg_411[16]),
        .R(1'b0));
  FDRE \reg_411_reg[17] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[17]),
        .Q(reg_411[17]),
        .R(1'b0));
  FDRE \reg_411_reg[18] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[18]),
        .Q(reg_411[18]),
        .R(1'b0));
  FDRE \reg_411_reg[19] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[19]),
        .Q(reg_411[19]),
        .R(1'b0));
  FDRE \reg_411_reg[1] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_73),
        .Q(reg_411[1]),
        .R(1'b0));
  FDRE \reg_411_reg[20] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[20]),
        .Q(reg_411[20]),
        .R(1'b0));
  FDRE \reg_411_reg[21] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[21]),
        .Q(reg_411[21]),
        .R(1'b0));
  FDRE \reg_411_reg[22] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[22]),
        .Q(reg_411[22]),
        .R(1'b0));
  FDRE \reg_411_reg[23] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[23]),
        .Q(reg_411[23]),
        .R(1'b0));
  FDRE \reg_411_reg[24] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[24]),
        .Q(reg_411[24]),
        .R(1'b0));
  FDRE \reg_411_reg[25] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[25]),
        .Q(reg_411[25]),
        .R(1'b0));
  FDRE \reg_411_reg[26] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[26]),
        .Q(reg_411[26]),
        .R(1'b0));
  FDRE \reg_411_reg[27] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[27]),
        .Q(reg_411[27]),
        .R(1'b0));
  FDRE \reg_411_reg[28] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[28]),
        .Q(reg_411[28]),
        .R(1'b0));
  FDRE \reg_411_reg[29] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[29]),
        .Q(reg_411[29]),
        .R(1'b0));
  FDRE \reg_411_reg[2] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_72),
        .Q(reg_411[2]),
        .R(1'b0));
  FDRE \reg_411_reg[30] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[30]),
        .Q(reg_411[30]),
        .R(1'b0));
  FDRE \reg_411_reg[31] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1_3[31]),
        .Q(reg_411[31]),
        .R(1'b0));
  FDRE \reg_411_reg[3] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_71),
        .Q(reg_411[3]),
        .R(1'b0));
  FDRE \reg_411_reg[4] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_70),
        .Q(reg_411[4]),
        .R(1'b0));
  FDRE \reg_411_reg[5] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_69),
        .Q(reg_411[5]),
        .R(1'b0));
  FDRE \reg_411_reg[6] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_68),
        .Q(reg_411[6]),
        .R(1'b0));
  FDRE \reg_411_reg[7] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_67),
        .Q(reg_411[7]),
        .R(1'b0));
  FDRE \reg_411_reg[8] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_66),
        .Q(reg_411[8]),
        .R(1'b0));
  FDRE \reg_411_reg[9] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U9_n_65),
        .Q(reg_411[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80008888)) 
    \reg_415[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(result_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(reg_4110));
  FDRE \reg_415_reg[0] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_33),
        .Q(reg_415[0]),
        .R(1'b0));
  FDRE \reg_415_reg[10] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(reg_415[10]),
        .R(1'b0));
  FDRE \reg_415_reg[11] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(reg_415[11]),
        .R(1'b0));
  FDRE \reg_415_reg[12] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(reg_415[12]),
        .R(1'b0));
  FDRE \reg_415_reg[13] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(reg_415[13]),
        .R(1'b0));
  FDRE \reg_415_reg[14] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(reg_415[14]),
        .R(1'b0));
  FDRE \reg_415_reg[15] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(reg_415[15]),
        .R(1'b0));
  FDRE \reg_415_reg[16] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[16]),
        .Q(reg_415[16]),
        .R(1'b0));
  FDRE \reg_415_reg[17] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[17]),
        .Q(reg_415[17]),
        .R(1'b0));
  FDRE \reg_415_reg[18] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[18]),
        .Q(reg_415[18]),
        .R(1'b0));
  FDRE \reg_415_reg[19] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[19]),
        .Q(reg_415[19]),
        .R(1'b0));
  FDRE \reg_415_reg[1] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_32),
        .Q(reg_415[1]),
        .R(1'b0));
  FDRE \reg_415_reg[20] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[20]),
        .Q(reg_415[20]),
        .R(1'b0));
  FDRE \reg_415_reg[21] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[21]),
        .Q(reg_415[21]),
        .R(1'b0));
  FDRE \reg_415_reg[22] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[22]),
        .Q(reg_415[22]),
        .R(1'b0));
  FDRE \reg_415_reg[23] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[23]),
        .Q(reg_415[23]),
        .R(1'b0));
  FDRE \reg_415_reg[24] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[24]),
        .Q(reg_415[24]),
        .R(1'b0));
  FDRE \reg_415_reg[25] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[25]),
        .Q(reg_415[25]),
        .R(1'b0));
  FDRE \reg_415_reg[26] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[26]),
        .Q(reg_415[26]),
        .R(1'b0));
  FDRE \reg_415_reg[27] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[27]),
        .Q(reg_415[27]),
        .R(1'b0));
  FDRE \reg_415_reg[28] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[28]),
        .Q(reg_415[28]),
        .R(1'b0));
  FDRE \reg_415_reg[29] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[29]),
        .Q(reg_415[29]),
        .R(1'b0));
  FDRE \reg_415_reg[2] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(reg_415[2]),
        .R(1'b0));
  FDRE \reg_415_reg[30] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[30]),
        .Q(reg_415[30]),
        .R(1'b0));
  FDRE \reg_415_reg[31] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(buff0_reg__1[31]),
        .Q(reg_415[31]),
        .R(1'b0));
  FDRE \reg_415_reg[3] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(reg_415[3]),
        .R(1'b0));
  FDRE \reg_415_reg[4] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(reg_415[4]),
        .R(1'b0));
  FDRE \reg_415_reg[5] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(reg_415[5]),
        .R(1'b0));
  FDRE \reg_415_reg[6] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(reg_415[6]),
        .R(1'b0));
  FDRE \reg_415_reg[7] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(reg_415[7]),
        .R(1'b0));
  FDRE \reg_415_reg[8] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(reg_415[8]),
        .R(1'b0));
  FDRE \reg_415_reg[9] 
       (.C(ap_clk),
        .CE(reg_4110),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(reg_415[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \reg_419[31]_i_1 
       (.I0(reg_4110),
        .I1(ap_CS_fsm_pp0_stage2),
        .I2(result_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter1),
        .O(reg_4190));
  FDRE \reg_419_reg[0] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_33),
        .Q(reg_419[0]),
        .R(1'b0));
  FDRE \reg_419_reg[10] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(reg_419[10]),
        .R(1'b0));
  FDRE \reg_419_reg[11] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(reg_419[11]),
        .R(1'b0));
  FDRE \reg_419_reg[12] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(reg_419[12]),
        .R(1'b0));
  FDRE \reg_419_reg[13] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(reg_419[13]),
        .R(1'b0));
  FDRE \reg_419_reg[14] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(reg_419[14]),
        .R(1'b0));
  FDRE \reg_419_reg[15] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(reg_419[15]),
        .R(1'b0));
  FDRE \reg_419_reg[16] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[16]),
        .Q(reg_419[16]),
        .R(1'b0));
  FDRE \reg_419_reg[17] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[17]),
        .Q(reg_419[17]),
        .R(1'b0));
  FDRE \reg_419_reg[18] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[18]),
        .Q(reg_419[18]),
        .R(1'b0));
  FDRE \reg_419_reg[19] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[19]),
        .Q(reg_419[19]),
        .R(1'b0));
  FDRE \reg_419_reg[1] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_32),
        .Q(reg_419[1]),
        .R(1'b0));
  FDRE \reg_419_reg[20] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[20]),
        .Q(reg_419[20]),
        .R(1'b0));
  FDRE \reg_419_reg[21] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[21]),
        .Q(reg_419[21]),
        .R(1'b0));
  FDRE \reg_419_reg[22] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[22]),
        .Q(reg_419[22]),
        .R(1'b0));
  FDRE \reg_419_reg[23] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[23]),
        .Q(reg_419[23]),
        .R(1'b0));
  FDRE \reg_419_reg[24] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[24]),
        .Q(reg_419[24]),
        .R(1'b0));
  FDRE \reg_419_reg[25] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[25]),
        .Q(reg_419[25]),
        .R(1'b0));
  FDRE \reg_419_reg[26] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[26]),
        .Q(reg_419[26]),
        .R(1'b0));
  FDRE \reg_419_reg[27] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[27]),
        .Q(reg_419[27]),
        .R(1'b0));
  FDRE \reg_419_reg[28] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[28]),
        .Q(reg_419[28]),
        .R(1'b0));
  FDRE \reg_419_reg[29] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[29]),
        .Q(reg_419[29]),
        .R(1'b0));
  FDRE \reg_419_reg[2] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(reg_419[2]),
        .R(1'b0));
  FDRE \reg_419_reg[30] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[30]),
        .Q(reg_419[30]),
        .R(1'b0));
  FDRE \reg_419_reg[31] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_0[31]),
        .Q(reg_419[31]),
        .R(1'b0));
  FDRE \reg_419_reg[3] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(reg_419[3]),
        .R(1'b0));
  FDRE \reg_419_reg[4] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(reg_419[4]),
        .R(1'b0));
  FDRE \reg_419_reg[5] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(reg_419[5]),
        .R(1'b0));
  FDRE \reg_419_reg[6] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(reg_419[6]),
        .R(1'b0));
  FDRE \reg_419_reg[7] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(reg_419[7]),
        .R(1'b0));
  FDRE \reg_419_reg[8] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(reg_419[8]),
        .R(1'b0));
  FDRE \reg_419_reg[9] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(reg_419[9]),
        .R(1'b0));
  FDRE \reg_423_reg[0] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_33),
        .Q(reg_423[0]),
        .R(1'b0));
  FDRE \reg_423_reg[10] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_23),
        .Q(reg_423[10]),
        .R(1'b0));
  FDRE \reg_423_reg[11] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_22),
        .Q(reg_423[11]),
        .R(1'b0));
  FDRE \reg_423_reg[12] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(reg_423[12]),
        .R(1'b0));
  FDRE \reg_423_reg[13] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(reg_423[13]),
        .R(1'b0));
  FDRE \reg_423_reg[14] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(reg_423[14]),
        .R(1'b0));
  FDRE \reg_423_reg[15] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(reg_423[15]),
        .R(1'b0));
  FDRE \reg_423_reg[16] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[16]),
        .Q(reg_423[16]),
        .R(1'b0));
  FDRE \reg_423_reg[17] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[17]),
        .Q(reg_423[17]),
        .R(1'b0));
  FDRE \reg_423_reg[18] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[18]),
        .Q(reg_423[18]),
        .R(1'b0));
  FDRE \reg_423_reg[19] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[19]),
        .Q(reg_423[19]),
        .R(1'b0));
  FDRE \reg_423_reg[1] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_32),
        .Q(reg_423[1]),
        .R(1'b0));
  FDRE \reg_423_reg[20] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[20]),
        .Q(reg_423[20]),
        .R(1'b0));
  FDRE \reg_423_reg[21] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[21]),
        .Q(reg_423[21]),
        .R(1'b0));
  FDRE \reg_423_reg[22] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[22]),
        .Q(reg_423[22]),
        .R(1'b0));
  FDRE \reg_423_reg[23] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[23]),
        .Q(reg_423[23]),
        .R(1'b0));
  FDRE \reg_423_reg[24] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[24]),
        .Q(reg_423[24]),
        .R(1'b0));
  FDRE \reg_423_reg[25] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[25]),
        .Q(reg_423[25]),
        .R(1'b0));
  FDRE \reg_423_reg[26] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[26]),
        .Q(reg_423[26]),
        .R(1'b0));
  FDRE \reg_423_reg[27] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[27]),
        .Q(reg_423[27]),
        .R(1'b0));
  FDRE \reg_423_reg[28] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[28]),
        .Q(reg_423[28]),
        .R(1'b0));
  FDRE \reg_423_reg[29] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[29]),
        .Q(reg_423[29]),
        .R(1'b0));
  FDRE \reg_423_reg[2] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_31),
        .Q(reg_423[2]),
        .R(1'b0));
  FDRE \reg_423_reg[30] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[30]),
        .Q(reg_423[30]),
        .R(1'b0));
  FDRE \reg_423_reg[31] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(buff0_reg__1_1[31]),
        .Q(reg_423[31]),
        .R(1'b0));
  FDRE \reg_423_reg[3] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_30),
        .Q(reg_423[3]),
        .R(1'b0));
  FDRE \reg_423_reg[4] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_29),
        .Q(reg_423[4]),
        .R(1'b0));
  FDRE \reg_423_reg[5] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_28),
        .Q(reg_423[5]),
        .R(1'b0));
  FDRE \reg_423_reg[6] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_27),
        .Q(reg_423[6]),
        .R(1'b0));
  FDRE \reg_423_reg[7] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_26),
        .Q(reg_423[7]),
        .R(1'b0));
  FDRE \reg_423_reg[8] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_25),
        .Q(reg_423[8]),
        .R(1'b0));
  FDRE \reg_423_reg[9] 
       (.C(ap_clk),
        .CE(reg_4190),
        .D(mul_32s_32s_32_2_1_U12_n_24),
        .Q(reg_423[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF800000088888888)) 
    \reg_427[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage2),
        .I3(result_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(reg_4270));
  FDRE \reg_427_reg[0] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_33),
        .Q(reg_427[0]),
        .R(1'b0));
  FDRE \reg_427_reg[10] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(reg_427[10]),
        .R(1'b0));
  FDRE \reg_427_reg[11] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(reg_427[11]),
        .R(1'b0));
  FDRE \reg_427_reg[12] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(reg_427[12]),
        .R(1'b0));
  FDRE \reg_427_reg[13] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(reg_427[13]),
        .R(1'b0));
  FDRE \reg_427_reg[14] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(reg_427[14]),
        .R(1'b0));
  FDRE \reg_427_reg[15] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(reg_427[15]),
        .R(1'b0));
  FDRE \reg_427_reg[16] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[16]),
        .Q(reg_427[16]),
        .R(1'b0));
  FDRE \reg_427_reg[17] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[17]),
        .Q(reg_427[17]),
        .R(1'b0));
  FDRE \reg_427_reg[18] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[18]),
        .Q(reg_427[18]),
        .R(1'b0));
  FDRE \reg_427_reg[19] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[19]),
        .Q(reg_427[19]),
        .R(1'b0));
  FDRE \reg_427_reg[1] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_32),
        .Q(reg_427[1]),
        .R(1'b0));
  FDRE \reg_427_reg[20] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[20]),
        .Q(reg_427[20]),
        .R(1'b0));
  FDRE \reg_427_reg[21] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[21]),
        .Q(reg_427[21]),
        .R(1'b0));
  FDRE \reg_427_reg[22] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[22]),
        .Q(reg_427[22]),
        .R(1'b0));
  FDRE \reg_427_reg[23] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[23]),
        .Q(reg_427[23]),
        .R(1'b0));
  FDRE \reg_427_reg[24] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[24]),
        .Q(reg_427[24]),
        .R(1'b0));
  FDRE \reg_427_reg[25] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[25]),
        .Q(reg_427[25]),
        .R(1'b0));
  FDRE \reg_427_reg[26] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[26]),
        .Q(reg_427[26]),
        .R(1'b0));
  FDRE \reg_427_reg[27] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[27]),
        .Q(reg_427[27]),
        .R(1'b0));
  FDRE \reg_427_reg[28] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[28]),
        .Q(reg_427[28]),
        .R(1'b0));
  FDRE \reg_427_reg[29] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[29]),
        .Q(reg_427[29]),
        .R(1'b0));
  FDRE \reg_427_reg[2] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(reg_427[2]),
        .R(1'b0));
  FDRE \reg_427_reg[30] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[30]),
        .Q(reg_427[30]),
        .R(1'b0));
  FDRE \reg_427_reg[31] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(buff0_reg__1_2[31]),
        .Q(reg_427[31]),
        .R(1'b0));
  FDRE \reg_427_reg[3] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(reg_427[3]),
        .R(1'b0));
  FDRE \reg_427_reg[4] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(reg_427[4]),
        .R(1'b0));
  FDRE \reg_427_reg[5] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(reg_427[5]),
        .R(1'b0));
  FDRE \reg_427_reg[6] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(reg_427[6]),
        .R(1'b0));
  FDRE \reg_427_reg[7] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(reg_427[7]),
        .R(1'b0));
  FDRE \reg_427_reg[8] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(reg_427[8]),
        .R(1'b0));
  FDRE \reg_427_reg[9] 
       (.C(ap_clk),
        .CE(reg_4270),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(reg_427[9]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(ap_sig_allocacmp_i[0]),
        .Q(trunc_ln40_reg_770[0]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(ap_sig_allocacmp_i[1]),
        .Q(trunc_ln40_reg_770[1]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(trunc_ln40_fu_478_p1[2]),
        .Q(trunc_ln40_reg_770[2]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(trunc_ln40_reg_770[3]),
        .R(1'b0));
  FDRE \trunc_ln40_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_38),
        .D(trunc_ln40_fu_478_p1[4]),
        .Q(trunc_ln40_reg_770[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln40_1_reg_802[2]_i_1 
       (.I0(trunc_ln40_reg_770[2]),
        .O(add_ln40_fu_507_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln40_1_reg_802[3]_i_1 
       (.I0(trunc_ln40_reg_770[2]),
        .I1(trunc_ln40_reg_770[3]),
        .O(add_ln40_fu_507_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \zext_ln40_1_reg_802[4]_i_2 
       (.I0(trunc_ln40_reg_770[2]),
        .I1(trunc_ln40_reg_770[3]),
        .I2(trunc_ln40_reg_770[4]),
        .O(add_ln40_fu_507_p2[4]));
  FDRE \zext_ln40_1_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(trunc_ln40_reg_770[0]),
        .Q(in_a_store_keep_address0[0]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(trunc_ln40_reg_770[1]),
        .Q(in_a_store_keep_address0[1]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln40_fu_507_p2[2]),
        .Q(in_a_store_keep_address0[2]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln40_fu_507_p2[3]),
        .Q(in_a_store_keep_address0[3]),
        .R(1'b0));
  FDRE \zext_ln40_1_reg_802_reg[4] 
       (.C(ap_clk),
        .CE(mul_32s_32s_32_2_1_U9_n_37),
        .D(add_ln40_fu_507_p2[4]),
        .Q(in_a_store_keep_address0[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1
   (ADDRARDADDR,
    \i_fu_56_reg[4]_0 ,
    ap_loop_init,
    in_a_store_keep_address0,
    ap_loop_init_int_reg,
    icmp_ln26_fu_132_p20_in,
    in_a_store_data_we0,
    \ap_CS_fsm_reg[29] ,
    D,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1] ,
    SS,
    ap_clk,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0,
    Q,
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg,
    ram0_reg,
    \q0_reg[0] ,
    ap_loop_init_int_reg_0,
    ap_rst_n,
    in_a_store_keep_ce0);
  output [2:0]ADDRARDADDR;
  output [0:0]\i_fu_56_reg[4]_0 ;
  output ap_loop_init;
  output [4:0]in_a_store_keep_address0;
  output ap_loop_init_int_reg;
  output icmp_ln26_fu_132_p20_in;
  output in_a_store_data_we0;
  output \ap_CS_fsm_reg[29] ;
  output [1:0]D;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]SS;
  input ap_clk;
  input [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  input [2:0]Q;
  input grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  input ram0_reg;
  input [4:0]\q0_reg[0] ;
  input [0:0]ap_loop_init_int_reg_0;
  input ap_rst_n;
  input in_a_store_keep_ce0;

  wire [2:0]ADDRARDADDR;
  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire [0:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  wire i_fu_56;
  wire [0:0]\i_fu_56_reg[4]_0 ;
  wire \i_fu_56_reg_n_2_[0] ;
  wire \i_fu_56_reg_n_2_[1] ;
  wire \i_fu_56_reg_n_2_[2] ;
  wire \i_fu_56_reg_n_2_[3] ;
  wire icmp_ln26_fu_132_p20_in;
  wire in_a_store_data_we0;
  wire [4:0]in_a_store_keep_address0;
  wire in_a_store_keep_ce0;
  wire [4:0]\q0_reg[0] ;
  wire ram0_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9}),
        .E(i_fu_56),
        .Q({\i_fu_56_reg[4]_0 ,\i_fu_56_reg_n_2_[3] ,\i_fu_56_reg_n_2_[2] ,\i_fu_56_reg_n_2_[1] ,\i_fu_56_reg_n_2_[0] }),
        .SS(SS),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_0),
        .ap_rst_n(ap_rst_n),
        .grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0),
        .grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg(D),
        .\i_fu_56_reg[4] (icmp_ln26_fu_132_p20_in),
        .in_a_store_data_we0(in_a_store_data_we0),
        .in_a_store_keep_address0(in_a_store_keep_address0),
        .in_a_store_keep_ce0(in_a_store_keep_ce0),
        .\q0_reg[0] (\q0_reg[0] ),
        .ram0_reg(Q),
        .ram0_reg_0(ram0_reg));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(\i_fu_56_reg_n_2_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\i_fu_56_reg_n_2_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\i_fu_56_reg_n_2_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\i_fu_56_reg_n_2_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\i_fu_56_reg[4]_0 ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_flow_control_loop_pipe_sequential_init
   (ADDRARDADDR,
    D,
    ap_loop_init_int_reg_0,
    in_a_store_keep_address0,
    ap_loop_init_int_reg_1,
    E,
    \i_fu_56_reg[4] ,
    in_a_store_data_we0,
    \ap_CS_fsm_reg[29] ,
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[1] ,
    SS,
    ap_clk,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0,
    Q,
    ram0_reg,
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg,
    ram0_reg_0,
    \q0_reg[0] ,
    ap_loop_init_int_reg_2,
    ap_rst_n,
    in_a_store_keep_ce0);
  output [2:0]ADDRARDADDR;
  output [4:0]D;
  output ap_loop_init_int_reg_0;
  output [4:0]in_a_store_keep_address0;
  output ap_loop_init_int_reg_1;
  output [0:0]E;
  output \i_fu_56_reg[4] ;
  output in_a_store_data_we0;
  output \ap_CS_fsm_reg[29] ;
  output [1:0]grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg;
  output \ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[1] ;
  input [0:0]SS;
  input ap_clk;
  input [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  input [4:0]Q;
  input [2:0]ram0_reg;
  input grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  input ram0_reg_0;
  input [4:0]\q0_reg[0] ;
  input [0:0]ap_loop_init_int_reg_2;
  input ap_rst_n;
  input in_a_store_keep_ce0;

  wire [2:0]ADDRARDADDR;
  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire [0:0]ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  wire [1:0]grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg;
  wire \i_fu_56_reg[4] ;
  wire in_a_store_data_we0;
  wire [4:0]in_a_store_keep_address0;
  wire in_a_store_keep_ce0;
  wire [4:0]\q0_reg[0] ;
  wire [2:0]ram0_reg;
  wire ram0_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFFFF3500)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_done_cache),
        .I1(\i_fu_56_reg[4] ),
        .I2(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I3(ram0_reg[1]),
        .I4(ram0_reg[0]),
        .O(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hD800)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I1(\i_fu_56_reg[4] ),
        .I2(ap_done_cache),
        .I3(ram0_reg[1]),
        .O(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(\i_fu_56_reg[4] ),
        .I1(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_2),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hF5FDDDDD)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(\i_fu_56_reg[4] ),
        .I3(ap_loop_init_int_reg_2),
        .I4(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg_i_1
       (.I0(ram0_reg[0]),
        .I1(\i_fu_56_reg[4] ),
        .I2(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \i_fu_56[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(\i_fu_56_reg[4] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    \i_fu_56[1]_i_1 
       (.I0(\i_fu_56_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h01111000)) 
    \i_fu_56[2]_i_1 
       (.I0(\i_fu_56_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h000000006A8A6AAA)) 
    \i_fu_56[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ap_loop_init_int_reg_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \i_fu_56[4]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_56_reg[4] ),
        .I2(ap_loop_init_int_reg_2),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h000000007FDF8000)) 
    \i_fu_56[4]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(ap_loop_init_int_reg_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    \q0[3]_i_3 
       (.I0(\q0_reg[0] [4]),
        .I1(Q[4]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(in_a_store_keep_address0[4]));
  LUT4 #(
    .INIT(16'h2000)) 
    ram0_reg_i_13
       (.I0(ram0_reg[1]),
        .I1(\i_fu_56_reg[4] ),
        .I2(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I3(ap_loop_init_int_reg_2),
        .O(in_a_store_data_we0));
  LUT5 #(
    .INIT(32'h44004000)) 
    ram0_reg_i_15
       (.I0(ram0_reg[2]),
        .I1(ram0_reg[1]),
        .I2(\i_fu_56_reg[4] ),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int_reg_2),
        .O(\ap_CS_fsm_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram0_reg_i_17
       (.I0(ap_loop_init_int),
        .I1(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    ram0_reg_i_21
       (.I0(ap_loop_init_int),
        .I1(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I2(ram0_reg[2]),
        .I3(Q[0]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram0_reg_i_22
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(ap_loop_init_int_reg_0),
        .O(\i_fu_56_reg[4] ));
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    ram0_reg_i_4
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0[1]),
        .I1(Q[3]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    ram0_reg_i_5
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0[0]),
        .I1(Q[2]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hAAAEAEAE)) 
    ram0_reg_i_6
       (.I0(ram0_reg_0),
        .I1(Q[1]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_15_0_0__0_i_1
       (.I0(in_a_store_data_we0),
        .I1(in_a_store_keep_ce0),
        .I2(in_a_store_keep_address0[4]),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_15_0_0_i_1
       (.I0(in_a_store_data_we0),
        .I1(in_a_store_keep_ce0),
        .I2(in_a_store_keep_address0[4]),
        .O(\ap_CS_fsm_reg[2] ));
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\q0_reg[0] [0]),
        .I1(Q[0]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(in_a_store_keep_address0[0]));
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    ram_reg_0_15_0_0_i_3
       (.I0(\q0_reg[0] [1]),
        .I1(Q[1]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(in_a_store_keep_address0[1]));
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    ram_reg_0_15_0_0_i_4
       (.I0(\q0_reg[0] [2]),
        .I1(Q[2]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(in_a_store_keep_address0[2]));
  LUT5 #(
    .INIT(32'hA0ACACAC)) 
    ram_reg_0_15_0_0_i_5
       (.I0(\q0_reg[0] [3]),
        .I1(Q[3]),
        .I2(ram0_reg[2]),
        .I3(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(in_a_store_keep_address0[3]));
endmodule

(* ORIG_REF_NAME = "array_mult_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_flow_control_loop_pipe_sequential_init_6
   (ADDRARDADDR,
    D,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[30] ,
    \ap_CS_fsm_reg[1]_0 ,
    \i_1_fu_122_reg[2] ,
    \i_1_fu_122_reg[1] ,
    \i_1_fu_122_reg[0] ,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0,
    icmp_ln30_fu_439_p2,
    SS,
    ap_clk,
    Q,
    ap_loop_init_int_reg_0,
    ram0_reg,
    ram0_reg_0,
    ram0_reg_1,
    ram0_reg_2,
    ap_loop_init,
    ap_done,
    ap_done_reg1,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    \i_1_fu_122_reg[2]_0 ,
    \i_1_fu_122_reg[2]_1 ,
    \i_1_fu_122_reg[2]_2 ,
    ap_enable_reg_pp0_iter0_reg,
    result_TREADY_int_regslice,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    \i_1_fu_122_reg[1]_0 ,
    ram0_reg_3,
    ap_enable_reg_pp0_iter0,
    ap_rst_n);
  output [1:0]ADDRARDADDR;
  output [4:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [1:0]\ap_CS_fsm_reg[30] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \i_1_fu_122_reg[2] ;
  output \i_1_fu_122_reg[1] ;
  output \i_1_fu_122_reg[0] ;
  output [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  output icmp_ln30_fu_439_p2;
  input [0:0]SS;
  input ap_clk;
  input [2:0]Q;
  input [3:0]ap_loop_init_int_reg_0;
  input [4:0]ram0_reg;
  input ram0_reg_0;
  input [0:0]ram0_reg_1;
  input [0:0]ram0_reg_2;
  input ap_loop_init;
  input ap_done;
  input ap_done_reg1;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input \i_1_fu_122_reg[2]_0 ;
  input \i_1_fu_122_reg[2]_1 ;
  input \i_1_fu_122_reg[2]_2 ;
  input ap_enable_reg_pp0_iter0_reg;
  input result_TREADY_int_regslice;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input \i_1_fu_122_reg[1]_0 ;
  input ram0_reg_3;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;

  wire [1:0]ADDRARDADDR;
  wire [4:0]D;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[30] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_2;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_2;
  wire ap_loop_init_int_i_2_n_2;
  wire [3:0]ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_sig_allocacmp_i1;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire [1:0]grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0;
  wire i_1_fu_122;
  wire i_1_fu_1220;
  wire \i_1_fu_122[1]_i_4_n_2 ;
  wire \i_1_fu_122[2]_i_4_n_2 ;
  wire \i_1_fu_122_reg[0] ;
  wire \i_1_fu_122_reg[1] ;
  wire \i_1_fu_122_reg[1]_0 ;
  wire \i_1_fu_122_reg[2] ;
  wire \i_1_fu_122_reg[2]_0 ;
  wire \i_1_fu_122_reg[2]_1 ;
  wire \i_1_fu_122_reg[2]_2 ;
  wire icmp_ln30_fu_439_p2;
  wire [4:0]ram0_reg;
  wire ram0_reg_0;
  wire [0:0]ram0_reg_1;
  wire [0:0]ram0_reg_2;
  wire ram0_reg_3;
  wire ram0_reg_i_16_n_2;
  wire result_TREADY_int_regslice;

  LUT4 #(
    .INIT(16'h80AA)) 
    \add_ln39_9_reg_911[31]_i_1 
       (.I0(ap_loop_init_int_reg_0[1]),
        .I1(result_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF70770000)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[30] [0]));
  LUT6 #(
    .INIT(64'hF444F4F4F444F444)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(ap_done),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ap_done_reg1),
        .I4(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[30] [1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_2),
        .Q(ap_done_cache),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFF70FF70FF70FF)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int_i_2_n_2),
        .I1(ap_loop_init_int_reg_0[3]),
        .I2(ap_loop_init_int),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1_n_2));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    ap_loop_init_int_i_2
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(result_TREADY_int_regslice),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_loop_init_int_i_2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5550AAAAAAAAAAA)) 
    \i_1_fu_122[0]_i_1 
       (.I0(\i_1_fu_122_reg[2]_1 ),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(i_1_fu_1220),
        .I5(\i_1_fu_122_reg[1]_0 ),
        .O(\i_1_fu_122_reg[0] ));
  LUT6 #(
    .INIT(64'h125A00AAAAAAAAAA)) 
    \i_1_fu_122[1]_i_1 
       (.I0(\i_1_fu_122_reg[2]_2 ),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(\i_1_fu_122_reg[2]_1 ),
        .I3(ap_loop_init_0),
        .I4(i_1_fu_1220),
        .I5(\i_1_fu_122_reg[1]_0 ),
        .O(\i_1_fu_122_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_fu_122[1]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(ap_loop_init_0));
  LUT6 #(
    .INIT(64'hFAFA0A0A08C80808)) 
    \i_1_fu_122[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(\i_1_fu_122_reg[2]_2 ),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(ap_loop_init_int),
        .I4(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I5(\i_1_fu_122[1]_i_4_n_2 ),
        .O(i_1_fu_1220));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hD555FFFF)) 
    \i_1_fu_122[1]_i_4 
       (.I0(\i_1_fu_122_reg[2]_1 ),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(\i_1_fu_122_reg[2]_0 ),
        .O(\i_1_fu_122[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h00000000262A2A2A)) 
    \i_1_fu_122[2]_i_1 
       (.I0(\i_1_fu_122_reg[2]_0 ),
        .I1(i_1_fu_122),
        .I2(ap_sig_allocacmp_i1),
        .I3(\i_1_fu_122_reg[2]_2 ),
        .I4(\i_1_fu_122_reg[2]_1 ),
        .I5(\i_1_fu_122[2]_i_4_n_2 ),
        .O(\i_1_fu_122_reg[2] ));
  LUT6 #(
    .INIT(64'hAAAAAA2A00000000)) 
    \i_1_fu_122[2]_i_2 
       (.I0(\i_1_fu_122_reg[1]_0 ),
        .I1(\i_1_fu_122_reg[2]_0 ),
        .I2(\i_1_fu_122_reg[2]_1 ),
        .I3(ap_sig_allocacmp_i1),
        .I4(\i_1_fu_122_reg[2]_2 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(i_1_fu_122));
  LUT3 #(
    .INIT(8'h80)) 
    \i_1_fu_122[2]_i_3 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_0[0]),
        .O(ap_sig_allocacmp_i1));
  LUT6 #(
    .INIT(64'hAA00020000000000)) 
    \i_1_fu_122[2]_i_4 
       (.I0(\i_1_fu_122_reg[1]_0 ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_0[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I4(icmp_ln30_fu_439_p2),
        .I5(ap_loop_init_int),
        .O(\i_1_fu_122[2]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h0000000008888888)) 
    \icmp_ln30_reg_766[0]_i_2 
       (.I0(\i_1_fu_122_reg[2]_0 ),
        .I1(\i_1_fu_122_reg[2]_1 ),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(\i_1_fu_122_reg[2]_2 ),
        .O(icmp_ln30_fu_439_p2));
  LUT5 #(
    .INIT(32'h78FF7800)) 
    ram0_reg_i_16
       (.I0(ram0_reg_3),
        .I1(ram0_reg[3]),
        .I2(ram0_reg[4]),
        .I3(ap_loop_init_int_reg_0[1]),
        .I4(D[4]),
        .O(ram0_reg_i_16_n_2));
  LUT6 #(
    .INIT(64'h47B877BB47B84488)) 
    ram0_reg_i_18
       (.I0(ram0_reg[2]),
        .I1(ap_loop_init_int_reg_0[2]),
        .I2(ram0_reg_3),
        .I3(ram0_reg[3]),
        .I4(ap_loop_init_int_reg_0[1]),
        .I5(D[3]),
        .O(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0[1]));
  LUT6 #(
    .INIT(64'h01FE55FF01FE00AA)) 
    ram0_reg_i_19
       (.I0(ap_loop_init_int_reg_0[2]),
        .I1(ram0_reg[1]),
        .I2(ram0_reg[0]),
        .I3(ram0_reg[2]),
        .I4(ap_loop_init_int_reg_0[1]),
        .I5(D[2]),
        .O(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_in_a_store_data_address0[0]));
  LUT6 #(
    .INIT(64'hF0F0E22E00000000)) 
    ram0_reg_i_20
       (.I0(D[1]),
        .I1(ap_loop_init_int_reg_0[1]),
        .I2(ram0_reg[1]),
        .I3(ram0_reg[0]),
        .I4(ap_loop_init_int_reg_0[2]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hB8B80000B8B8FF00)) 
    ram0_reg_i_3
       (.I0(ram0_reg_1),
        .I1(ap_loop_init_int_reg_0[2]),
        .I2(ram0_reg_i_16_n_2),
        .I3(ram0_reg_2),
        .I4(Q[1]),
        .I5(ap_loop_init),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF82A28280)) 
    ram0_reg_i_7
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0[2]),
        .I2(ram0_reg[0]),
        .I3(ap_loop_init_int_reg_0[1]),
        .I4(D[0]),
        .I5(ram0_reg_0),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \trunc_ln40_reg_770[0]_i_1 
       (.I0(\i_1_fu_122_reg[2]_1 ),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \trunc_ln40_reg_770[1]_i_1 
       (.I0(\i_1_fu_122_reg[2]_2 ),
        .I1(ap_loop_init_int_reg_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h15552AAA)) 
    \trunc_ln40_reg_770[2]_i_1 
       (.I0(\i_1_fu_122_reg[2]_1 ),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_0[0]),
        .I4(\i_1_fu_122_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0777777708888888)) 
    \trunc_ln40_reg_770[3]_i_1 
       (.I0(\i_1_fu_122_reg[2]_0 ),
        .I1(\i_1_fu_122_reg[2]_1 ),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(\i_1_fu_122_reg[2]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0777777700000000)) 
    \trunc_ln40_reg_770[4]_i_1 
       (.I0(\i_1_fu_122_reg[2]_1 ),
        .I1(\i_1_fu_122_reg[2]_2 ),
        .I2(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(ap_loop_init_int_reg_0[0]),
        .I5(\i_1_fu_122_reg[2]_0 ),
        .O(D[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_data_RAM_1WNR_AUTO_1R1W
   (ram0_reg_0,
    ram0_reg_1,
    ap_clk,
    in_a_store_data_ce0,
    in_a_store_data_ce1,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    in_a_store_data_we0);
  output [31:0]ram0_reg_0;
  output [31:0]ram0_reg_1;
  input ap_clk;
  input in_a_store_data_ce0;
  input in_a_store_data_ce1;
  input [4:0]ADDRARDADDR;
  input [4:0]ADDRBWRADDR;
  input [31:0]Q;
  input in_a_store_data_we0;

  wire [4:0]ADDRARDADDR;
  wire [4:0]ADDRBWRADDR;
  wire [31:0]Q;
  wire ap_clk;
  wire in_a_store_data_ce0;
  wire in_a_store_data_ce1;
  wire in_a_store_data_we0;
  wire [31:0]ram0_reg_0;
  wire [31:0]ram0_reg_1;
  wire NLW_ram0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "800" *) 
  (* RTL_RAM_NAME = "inst/in_a_store_data_U/ram0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "992" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_DBITERR_UNCONNECTED),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(ram0_reg_0),
        .DOBDO(ram0_reg_1),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(in_a_store_data_ce0),
        .ENBWREN(in_a_store_data_ce1),
        .INJECTDBITERR(NLW_ram0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_SBITERR_UNCONNECTED),
        .WEA({in_a_store_data_we0,in_a_store_data_we0,in_a_store_data_we0,in_a_store_data_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_keep_RAM_AUTO_1R1W
   (q0,
    E,
    ap_clk,
    Q,
    \q0_reg[3]_0 ,
    in_a_store_keep_address0,
    \q0_reg[0]_0 );
  output [3:0]q0;
  input [0:0]E;
  input ap_clk;
  input [3:0]Q;
  input \q0_reg[3]_0 ;
  input [4:0]in_a_store_keep_address0;
  input \q0_reg[0]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [4:0]in_a_store_keep_address0;
  wire [3:0]q0;
  wire [3:0]q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[3]_0 ;
  wire ram_reg_0_15_0_0__0_n_2;
  wire ram_reg_0_15_0_0__1_n_2;
  wire ram_reg_0_15_0_0__2_n_2;
  wire ram_reg_0_15_0_0__3_n_2;
  wire ram_reg_0_15_0_0__4_n_2;
  wire ram_reg_0_15_0_0__5_n_2;
  wire ram_reg_0_15_0_0__6_n_2;
  wire ram_reg_0_15_0_0_n_2;

  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1 
       (.I0(ram_reg_0_15_0_0__0_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0_n_2),
        .O(q00[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[1]_i_1 
       (.I0(ram_reg_0_15_0_0__2_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0__1_n_2),
        .O(q00[1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[2]_i_1 
       (.I0(ram_reg_0_15_0_0__4_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0__3_n_2),
        .O(q00[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[3]_i_2 
       (.I0(ram_reg_0_15_0_0__6_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0__5_n_2),
        .O(q00[3]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0__0_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__1_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__2_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__3_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__4_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__5_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_keep_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__6_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "array_mult_in_a_store_keep_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_keep_RAM_AUTO_1R1W_0
   (q0,
    E,
    ap_clk,
    Q,
    \q0_reg[2]_0 ,
    in_a_store_keep_address0,
    \q0_reg[3]_0 );
  output [3:0]q0;
  input [0:0]E;
  input ap_clk;
  input [3:0]Q;
  input \q0_reg[2]_0 ;
  input [4:0]in_a_store_keep_address0;
  input \q0_reg[3]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [4:0]in_a_store_keep_address0;
  wire [3:0]q0;
  wire [3:0]q00;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[3]_0 ;
  wire ram_reg_0_15_0_0__0_n_2;
  wire ram_reg_0_15_0_0__1_n_2;
  wire ram_reg_0_15_0_0__2_n_2;
  wire ram_reg_0_15_0_0__3_n_2;
  wire ram_reg_0_15_0_0__4_n_2;
  wire ram_reg_0_15_0_0__5_n_2;
  wire ram_reg_0_15_0_0__6_n_2;
  wire ram_reg_0_15_0_0_n_2;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1__0 
       (.I0(ram_reg_0_15_0_0__0_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0_n_2),
        .O(q00[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[1]_i_1__0 
       (.I0(ram_reg_0_15_0_0__2_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0__1_n_2),
        .O(q00[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[2]_i_1__0 
       (.I0(ram_reg_0_15_0_0__4_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0__3_n_2),
        .O(q00[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[3]_i_1 
       (.I0(ram_reg_0_15_0_0__6_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0__5_n_2),
        .O(q00[3]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(q0[3]),
        .R(1'b0));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[2]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0__0_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__1_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[2]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__2_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__3_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[2]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__4_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__5_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[2]_0 ));
  (* RTL_RAM_BITS = "100" *) 
  (* RTL_RAM_NAME = "in_a_store_strb_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__6_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[3]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_in_a_store_last_RAM_AUTO_1R1W
   (in_a_store_last_q0,
    ap_clk,
    data_p1,
    \q0_reg[0]_0 ,
    in_a_store_keep_address0,
    \q0_reg[0]_1 ,
    E);
  output [0:0]in_a_store_last_q0;
  input ap_clk;
  input [0:0]data_p1;
  input \q0_reg[0]_0 ;
  input [4:0]in_a_store_keep_address0;
  input \q0_reg[0]_1 ;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire [0:0]data_p1;
  wire [4:0]in_a_store_keep_address0;
  wire [0:0]in_a_store_last_q0;
  wire q00;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire ram_reg_0_15_0_0__0_n_2;
  wire ram_reg_0_15_0_0_n_2;

  LUT3 #(
    .INIT(8'hB8)) 
    \q0[0]_i_1__1 
       (.I0(ram_reg_0_15_0_0__0_n_2),
        .I1(in_a_store_keep_address0[4]),
        .I2(ram_reg_0_15_0_0_n_2),
        .O(q00));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00),
        .Q(in_a_store_last_q0),
        .R(1'b0));
  (* RTL_RAM_BITS = "25" *) 
  (* RTL_RAM_NAME = "in_a_store_last_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(data_p1),
        .O(ram_reg_0_15_0_0_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_0 ));
  (* RTL_RAM_BITS = "25" *) 
  (* RTL_RAM_NAME = "in_a_store_last_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "16" *) 
  (* ram_addr_end = "24" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(in_a_store_keep_address0[0]),
        .A1(in_a_store_keep_address0[1]),
        .A2(in_a_store_keep_address0[2]),
        .A3(in_a_store_keep_address0[3]),
        .A4(1'b0),
        .D(data_p1),
        .O(ram_reg_0_15_0_0__0_n_2),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1
   (D,
    grp_fu_383_ce,
    ap_clk,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    Q,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product_i_50_0,
    ap_enable_reg_pp0_iter0_reg,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg,
    ap_enable_reg_pp0_iter1);
  output [31:0]D;
  input grp_fu_383_ce;
  input ap_clk;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input [31:0]Q;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input [3:0]tmp_product_i_50_0;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  input ap_enable_reg_pp0_iter1;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire \buff0_reg[16]__0_n_2 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire buff0_reg_i_10__2_n_2;
  wire buff0_reg_i_11__2_n_2;
  wire buff0_reg_i_12__2_n_2;
  wire buff0_reg_i_13__2_n_2;
  wire buff0_reg_i_14__2_n_2;
  wire buff0_reg_i_15__2_n_2;
  wire buff0_reg_i_16__0_n_2;
  wire buff0_reg_i_17__0_n_2;
  wire buff0_reg_i_18__0_n_2;
  wire buff0_reg_i_19__0_n_2;
  wire buff0_reg_i_1__2_n_2;
  wire buff0_reg_i_20__0_n_2;
  wire buff0_reg_i_21__0_n_2;
  wire buff0_reg_i_22__0_n_2;
  wire buff0_reg_i_23__0_n_2;
  wire buff0_reg_i_24__0_n_2;
  wire buff0_reg_i_25__0_n_2;
  wire buff0_reg_i_26__0_n_2;
  wire buff0_reg_i_27__0_n_2;
  wire buff0_reg_i_28__0_n_2;
  wire buff0_reg_i_29__0_n_2;
  wire buff0_reg_i_2__2_n_2;
  wire buff0_reg_i_30__0_n_2;
  wire buff0_reg_i_3__2_n_2;
  wire buff0_reg_i_4__2_n_2;
  wire buff0_reg_i_5__2_n_2;
  wire buff0_reg_i_6__2_n_2;
  wire buff0_reg_i_7__2_n_2;
  wire buff0_reg_i_8__2_n_2;
  wire buff0_reg_i_9__2_n_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire grp_fu_383_ce;
  wire [31:0]grp_fu_387_p0;
  wire \reg_407[19]_i_2_n_2 ;
  wire \reg_407[19]_i_3_n_2 ;
  wire \reg_407[19]_i_4_n_2 ;
  wire \reg_407[23]_i_2_n_2 ;
  wire \reg_407[23]_i_3_n_2 ;
  wire \reg_407[23]_i_4_n_2 ;
  wire \reg_407[23]_i_5_n_2 ;
  wire \reg_407[27]_i_2_n_2 ;
  wire \reg_407[27]_i_3_n_2 ;
  wire \reg_407[27]_i_4_n_2 ;
  wire \reg_407[27]_i_5_n_2 ;
  wire \reg_407[31]_i_3_n_2 ;
  wire \reg_407[31]_i_4_n_2 ;
  wire \reg_407[31]_i_5_n_2 ;
  wire \reg_407[31]_i_6_n_2 ;
  wire \reg_407_reg[19]_i_1_n_2 ;
  wire \reg_407_reg[19]_i_1_n_3 ;
  wire \reg_407_reg[19]_i_1_n_4 ;
  wire \reg_407_reg[19]_i_1_n_5 ;
  wire \reg_407_reg[23]_i_1_n_2 ;
  wire \reg_407_reg[23]_i_1_n_3 ;
  wire \reg_407_reg[23]_i_1_n_4 ;
  wire \reg_407_reg[23]_i_1_n_5 ;
  wire \reg_407_reg[27]_i_1_n_2 ;
  wire \reg_407_reg[27]_i_1_n_3 ;
  wire \reg_407_reg[27]_i_1_n_4 ;
  wire \reg_407_reg[27]_i_1_n_5 ;
  wire \reg_407_reg[31]_i_2_n_3 ;
  wire \reg_407_reg[31]_i_2_n_4 ;
  wire \reg_407_reg[31]_i_2_n_5 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_i_18__1_n_2;
  wire tmp_product__0_i_19__1_n_2;
  wire tmp_product__0_i_20__1_n_2;
  wire tmp_product__0_i_21__1_n_2;
  wire tmp_product__0_i_22__1_n_2;
  wire tmp_product__0_i_23__1_n_2;
  wire tmp_product__0_i_24__1_n_2;
  wire tmp_product__0_i_25__1_n_2;
  wire tmp_product__0_i_26__1_n_2;
  wire tmp_product__0_i_27__1_n_2;
  wire tmp_product__0_i_28__1_n_2;
  wire tmp_product__0_i_29__1_n_2;
  wire tmp_product__0_i_30__1_n_2;
  wire tmp_product__0_i_31__1_n_2;
  wire tmp_product__0_i_32__1_n_2;
  wire tmp_product__0_i_33__1_n_2;
  wire tmp_product__0_i_34__1_n_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_16__2_n_2;
  wire tmp_product_i_17__2_n_2;
  wire tmp_product_i_18__3_n_2;
  wire tmp_product_i_19__3_n_2;
  wire tmp_product_i_20__3_n_2;
  wire tmp_product_i_21__3_n_2;
  wire tmp_product_i_22__3_n_2;
  wire tmp_product_i_23__3_n_2;
  wire tmp_product_i_24__3_n_2;
  wire tmp_product_i_25__3_n_2;
  wire tmp_product_i_26__3_n_2;
  wire tmp_product_i_27__3_n_2;
  wire tmp_product_i_28__3_n_2;
  wire tmp_product_i_29__3_n_2;
  wire tmp_product_i_30__3_n_2;
  wire tmp_product_i_31__3_n_2;
  wire tmp_product_i_32__3_n_2;
  wire tmp_product_i_33__2_n_2;
  wire tmp_product_i_34__1_n_2;
  wire tmp_product_i_35__0_n_2;
  wire tmp_product_i_36__1_n_2;
  wire tmp_product_i_37__2_n_2;
  wire tmp_product_i_38__2_n_2;
  wire tmp_product_i_39__2_n_2;
  wire tmp_product_i_40__2_n_2;
  wire tmp_product_i_41__2_n_2;
  wire tmp_product_i_42__2_n_2;
  wire tmp_product_i_43__2_n_2;
  wire tmp_product_i_44__2_n_2;
  wire tmp_product_i_45__2_n_2;
  wire tmp_product_i_46__2_n_2;
  wire tmp_product_i_47__2_n_2;
  wire tmp_product_i_48__2_n_2;
  wire tmp_product_i_49__1_n_2;
  wire [3:0]tmp_product_i_50_0;
  wire tmp_product_i_50_n_2;
  wire tmp_product_i_51_n_2;
  wire tmp_product_i_52_n_2;
  wire tmp_product_i_53_n_2;
  wire tmp_product_i_54_n_2;
  wire tmp_product_i_55_n_2;
  wire tmp_product_i_56_n_2;
  wire tmp_product_i_57_n_2;
  wire tmp_product_i_58_n_2;
  wire tmp_product_i_59_n_2;
  wire tmp_product_i_60_n_2;
  wire tmp_product_i_61_n_2;
  wire tmp_product_i_62_n_2;
  wire tmp_product_i_63_n_2;
  wire tmp_product_i_64_n_2;
  wire tmp_product_i_65_n_2;
  wire tmp_product_i_66_n_2;
  wire tmp_product_i_67__1_n_2;
  wire tmp_product_i_68__0_n_2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_407_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_1__2_n_2,buff0_reg_i_1__2_n_2,buff0_reg_i_1__2_n_2,buff0_reg_i_1__2_n_2,buff0_reg_i_2__2_n_2,buff0_reg_i_3__2_n_2,buff0_reg_i_4__2_n_2,buff0_reg_i_5__2_n_2,buff0_reg_i_6__2_n_2,buff0_reg_i_7__2_n_2,buff0_reg_i_8__2_n_2,buff0_reg_i_9__2_n_2,buff0_reg_i_10__2_n_2,buff0_reg_i_11__2_n_2,buff0_reg_i_12__2_n_2,buff0_reg_i_13__2_n_2,buff0_reg_i_14__2_n_2,buff0_reg_i_15__2_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_107),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_97),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_96),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_95),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_94),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_93),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_92),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff0_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_106),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_105),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_104),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_103),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_102),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_101),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_100),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_99),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_98),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_10__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_25__0_n_2),
        .I3(buff0_reg_0[22]),
        .I4(buff0_reg_1[22]),
        .O(buff0_reg_i_10__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_11__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_26__0_n_2),
        .I3(buff0_reg_0[21]),
        .I4(buff0_reg_1[21]),
        .O(buff0_reg_i_11__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_12__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_27__0_n_2),
        .I3(buff0_reg_0[20]),
        .I4(buff0_reg_1[20]),
        .O(buff0_reg_i_12__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_13__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_28__0_n_2),
        .I3(buff0_reg_0[19]),
        .I4(buff0_reg_1[19]),
        .O(buff0_reg_i_13__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_14__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_29__0_n_2),
        .I3(buff0_reg_0[18]),
        .I4(buff0_reg_1[18]),
        .O(buff0_reg_i_14__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_15__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_30__0_n_2),
        .I3(buff0_reg_0[17]),
        .I4(buff0_reg_1[17]),
        .O(buff0_reg_i_15__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_16__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[31]),
        .I2(buff0_reg_3[31]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[31]),
        .O(buff0_reg_i_16__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_17__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[30]),
        .I2(buff0_reg_3[30]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[30]),
        .O(buff0_reg_i_17__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_18__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[29]),
        .I2(buff0_reg_3[29]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[29]),
        .O(buff0_reg_i_18__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_19__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[28]),
        .I2(buff0_reg_3[28]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[28]),
        .O(buff0_reg_i_19__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_1__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_16__0_n_2),
        .I3(buff0_reg_0[31]),
        .I4(buff0_reg_1[31]),
        .O(buff0_reg_i_1__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_20__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[27]),
        .I2(buff0_reg_3[27]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[27]),
        .O(buff0_reg_i_20__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_21__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[26]),
        .I2(buff0_reg_3[26]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[26]),
        .O(buff0_reg_i_21__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_22__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[25]),
        .I2(buff0_reg_3[25]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[25]),
        .O(buff0_reg_i_22__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_23__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[24]),
        .I2(buff0_reg_3[24]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[24]),
        .O(buff0_reg_i_23__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_24__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[23]),
        .I2(buff0_reg_3[23]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[23]),
        .O(buff0_reg_i_24__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_25__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[22]),
        .I2(buff0_reg_3[22]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[22]),
        .O(buff0_reg_i_25__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_26__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[21]),
        .I2(buff0_reg_3[21]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[21]),
        .O(buff0_reg_i_26__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_27__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[20]),
        .I2(buff0_reg_3[20]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[20]),
        .O(buff0_reg_i_27__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_28__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[19]),
        .I2(buff0_reg_3[19]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[19]),
        .O(buff0_reg_i_28__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_29__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[18]),
        .I2(buff0_reg_3[18]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[18]),
        .O(buff0_reg_i_29__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_2__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_17__0_n_2),
        .I3(buff0_reg_0[30]),
        .I4(buff0_reg_1[30]),
        .O(buff0_reg_i_2__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_30__0
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[17]),
        .I2(buff0_reg_3[17]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[17]),
        .O(buff0_reg_i_30__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_3__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_18__0_n_2),
        .I3(buff0_reg_0[29]),
        .I4(buff0_reg_1[29]),
        .O(buff0_reg_i_3__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_4__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_19__0_n_2),
        .I3(buff0_reg_0[28]),
        .I4(buff0_reg_1[28]),
        .O(buff0_reg_i_4__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_5__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_20__0_n_2),
        .I3(buff0_reg_0[27]),
        .I4(buff0_reg_1[27]),
        .O(buff0_reg_i_5__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_6__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_21__0_n_2),
        .I3(buff0_reg_0[26]),
        .I4(buff0_reg_1[26]),
        .O(buff0_reg_i_6__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_7__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_22__0_n_2),
        .I3(buff0_reg_0[25]),
        .I4(buff0_reg_1[25]),
        .O(buff0_reg_i_7__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_8__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_23__0_n_2),
        .I3(buff0_reg_0[24]),
        .I4(buff0_reg_1[24]),
        .O(buff0_reg_i_8__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_9__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(buff0_reg_i_24__0_n_2),
        .I3(buff0_reg_0[23]),
        .I4(buff0_reg_1[23]),
        .O(buff0_reg_i_9__2_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[19]_i_2 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_407[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[19]_i_3 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\reg_407[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[19]_i_4 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\reg_407[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[23]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_407[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[23]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_407[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[23]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_407[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[23]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_407[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[27]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_407[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[27]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_407[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[27]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_407[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[27]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_407[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[31]_i_3 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_407[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[31]_i_4 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_407[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[31]_i_5 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_407[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_407[31]_i_6 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_407[31]_i_6_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_407_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_407_reg[19]_i_1_n_2 ,\reg_407_reg[19]_i_1_n_3 ,\reg_407_reg[19]_i_1_n_4 ,\reg_407_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,1'b0}),
        .O(D[19:16]),
        .S({\reg_407[19]_i_2_n_2 ,\reg_407[19]_i_3_n_2 ,\reg_407[19]_i_4_n_2 ,\buff0_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_407_reg[23]_i_1 
       (.CI(\reg_407_reg[19]_i_1_n_2 ),
        .CO({\reg_407_reg[23]_i_1_n_2 ,\reg_407_reg[23]_i_1_n_3 ,\reg_407_reg[23]_i_1_n_4 ,\reg_407_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104}),
        .O(D[23:20]),
        .S({\reg_407[23]_i_2_n_2 ,\reg_407[23]_i_3_n_2 ,\reg_407[23]_i_4_n_2 ,\reg_407[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_407_reg[27]_i_1 
       (.CI(\reg_407_reg[23]_i_1_n_2 ),
        .CO({\reg_407_reg[27]_i_1_n_2 ,\reg_407_reg[27]_i_1_n_3 ,\reg_407_reg[27]_i_1_n_4 ,\reg_407_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100}),
        .O(D[27:24]),
        .S({\reg_407[27]_i_2_n_2 ,\reg_407[27]_i_3_n_2 ,\reg_407[27]_i_4_n_2 ,\reg_407[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_407_reg[31]_i_2 
       (.CI(\reg_407_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_407_reg[31]_i_2_CO_UNCONNECTED [3],\reg_407_reg[31]_i_2_n_3 ,\reg_407_reg[31]_i_2_n_4 ,\reg_407_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96}),
        .O(D[31:28]),
        .S({\reg_407[31]_i_3_n_2 ,\reg_407[31]_i_4_n_2 ,\reg_407[31]_i_5_n_2 ,\reg_407[31]_i_6_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_16__2_n_2,tmp_product_i_17__2_n_2,tmp_product_i_18__3_n_2,tmp_product_i_19__3_n_2,tmp_product_i_20__3_n_2,tmp_product_i_21__3_n_2,tmp_product_i_22__3_n_2,tmp_product_i_23__3_n_2,tmp_product_i_24__3_n_2,tmp_product_i_25__3_n_2,tmp_product_i_26__3_n_2,tmp_product_i_27__3_n_2,tmp_product_i_28__3_n_2,tmp_product_i_29__3_n_2,tmp_product_i_30__3_n_2,tmp_product_i_31__3_n_2,tmp_product_i_32__3_n_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_387_p0[31],grp_fu_387_p0[31],grp_fu_387_p0[31],grp_fu_387_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_387_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_16__2_n_2,tmp_product_i_17__2_n_2,tmp_product_i_18__3_n_2,tmp_product_i_19__3_n_2,tmp_product_i_20__3_n_2,tmp_product_i_21__3_n_2,tmp_product_i_22__3_n_2,tmp_product_i_23__3_n_2,tmp_product_i_24__3_n_2,tmp_product_i_25__3_n_2,tmp_product_i_26__3_n_2,tmp_product_i_27__3_n_2,tmp_product_i_28__3_n_2,tmp_product_i_29__3_n_2,tmp_product_i_30__3_n_2,tmp_product_i_31__3_n_2,tmp_product_i_32__3_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10__0
       (.I0(Q[7]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_27__1_n_2),
        .O(grp_fu_387_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11__0
       (.I0(Q[6]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_28__1_n_2),
        .O(grp_fu_387_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12__0
       (.I0(Q[5]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_29__1_n_2),
        .O(grp_fu_387_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13__0
       (.I0(Q[4]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_30__1_n_2),
        .O(grp_fu_387_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14__0
       (.I0(Q[3]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_31__1_n_2),
        .O(grp_fu_387_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15__0
       (.I0(Q[2]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_32__1_n_2),
        .O(grp_fu_387_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16__0
       (.I0(Q[1]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_33__1_n_2),
        .O(grp_fu_387_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17__0
       (.I0(Q[0]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_34__1_n_2),
        .O(grp_fu_387_p0[0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_18__1
       (.I0(tmp_product_0[16]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[16]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[16]),
        .O(tmp_product__0_i_18__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_19__1
       (.I0(tmp_product_0[15]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[15]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[15]),
        .O(tmp_product__0_i_19__1_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1__0
       (.I0(Q[16]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_18__1_n_2),
        .O(grp_fu_387_p0[16]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_20__1
       (.I0(tmp_product_0[14]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[14]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[14]),
        .O(tmp_product__0_i_20__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_21__1
       (.I0(tmp_product_0[13]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[13]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[13]),
        .O(tmp_product__0_i_21__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_22__1
       (.I0(tmp_product_0[12]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[12]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[12]),
        .O(tmp_product__0_i_22__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_23__1
       (.I0(tmp_product_0[11]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[11]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[11]),
        .O(tmp_product__0_i_23__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_24__1
       (.I0(tmp_product_0[10]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[10]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[10]),
        .O(tmp_product__0_i_24__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_25__1
       (.I0(tmp_product_0[9]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[9]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[9]),
        .O(tmp_product__0_i_25__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_26__1
       (.I0(tmp_product_0[8]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[8]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[8]),
        .O(tmp_product__0_i_26__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_27__1
       (.I0(tmp_product_0[7]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[7]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[7]),
        .O(tmp_product__0_i_27__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_28__1
       (.I0(tmp_product_0[6]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[6]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[6]),
        .O(tmp_product__0_i_28__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_29__1
       (.I0(tmp_product_0[5]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[5]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[5]),
        .O(tmp_product__0_i_29__1_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2__0
       (.I0(Q[15]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_19__1_n_2),
        .O(grp_fu_387_p0[15]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_30__1
       (.I0(tmp_product_0[4]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[4]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[4]),
        .O(tmp_product__0_i_30__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_31__1
       (.I0(tmp_product_0[3]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[3]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[3]),
        .O(tmp_product__0_i_31__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_32__1
       (.I0(tmp_product_0[2]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[2]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[2]),
        .O(tmp_product__0_i_32__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_33__1
       (.I0(tmp_product_0[1]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[1]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[1]),
        .O(tmp_product__0_i_33__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_34__1
       (.I0(tmp_product_0[0]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[0]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[0]),
        .O(tmp_product__0_i_34__1_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3__0
       (.I0(Q[14]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_20__1_n_2),
        .O(grp_fu_387_p0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4__0
       (.I0(Q[13]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_21__1_n_2),
        .O(grp_fu_387_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5__0
       (.I0(Q[12]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_22__1_n_2),
        .O(grp_fu_387_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6__0
       (.I0(Q[11]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_23__1_n_2),
        .O(grp_fu_387_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7__0
       (.I0(Q[10]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_24__1_n_2),
        .O(grp_fu_387_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8__0
       (.I0(Q[9]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_25__1_n_2),
        .O(grp_fu_387_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9__0
       (.I0(Q[8]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product__0_i_26__1_n_2),
        .O(grp_fu_387_p0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10__0
       (.I0(Q[22]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_43__2_n_2),
        .O(grp_fu_387_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11__0
       (.I0(Q[21]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_44__2_n_2),
        .O(grp_fu_387_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12__0
       (.I0(Q[20]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_45__2_n_2),
        .O(grp_fu_387_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13__0
       (.I0(Q[19]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_46__2_n_2),
        .O(grp_fu_387_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14__0
       (.I0(Q[18]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_47__2_n_2),
        .O(grp_fu_387_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15__0
       (.I0(Q[17]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_48__2_n_2),
        .O(grp_fu_387_p0[17]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_16__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_50_n_2),
        .I3(buff0_reg_0[16]),
        .I4(buff0_reg_1[16]),
        .O(tmp_product_i_16__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_17__2
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_51_n_2),
        .I3(buff0_reg_0[15]),
        .I4(buff0_reg_1[15]),
        .O(tmp_product_i_17__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_18__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_52_n_2),
        .I3(buff0_reg_0[14]),
        .I4(buff0_reg_1[14]),
        .O(tmp_product_i_18__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_19__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_53_n_2),
        .I3(buff0_reg_0[13]),
        .I4(buff0_reg_1[13]),
        .O(tmp_product_i_19__3_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1__0
       (.I0(Q[31]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_34__1_n_2),
        .O(grp_fu_387_p0[31]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_20__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_54_n_2),
        .I3(buff0_reg_0[12]),
        .I4(buff0_reg_1[12]),
        .O(tmp_product_i_20__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_21__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_55_n_2),
        .I3(buff0_reg_0[11]),
        .I4(buff0_reg_1[11]),
        .O(tmp_product_i_21__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_22__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_56_n_2),
        .I3(buff0_reg_0[10]),
        .I4(buff0_reg_1[10]),
        .O(tmp_product_i_22__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_23__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_57_n_2),
        .I3(buff0_reg_0[9]),
        .I4(buff0_reg_1[9]),
        .O(tmp_product_i_23__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_24__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_58_n_2),
        .I3(buff0_reg_0[8]),
        .I4(buff0_reg_1[8]),
        .O(tmp_product_i_24__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_25__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_59_n_2),
        .I3(buff0_reg_0[7]),
        .I4(buff0_reg_1[7]),
        .O(tmp_product_i_25__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_26__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_60_n_2),
        .I3(buff0_reg_0[6]),
        .I4(buff0_reg_1[6]),
        .O(tmp_product_i_26__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_27__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_61_n_2),
        .I3(buff0_reg_0[5]),
        .I4(buff0_reg_1[5]),
        .O(tmp_product_i_27__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_28__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_62_n_2),
        .I3(buff0_reg_0[4]),
        .I4(buff0_reg_1[4]),
        .O(tmp_product_i_28__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_29__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_63_n_2),
        .I3(buff0_reg_0[3]),
        .I4(buff0_reg_1[3]),
        .O(tmp_product_i_29__3_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2__0
       (.I0(Q[30]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_35__0_n_2),
        .O(grp_fu_387_p0[30]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_30__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_64_n_2),
        .I3(buff0_reg_0[2]),
        .I4(buff0_reg_1[2]),
        .O(tmp_product_i_30__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_31__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_65_n_2),
        .I3(buff0_reg_0[1]),
        .I4(buff0_reg_1[1]),
        .O(tmp_product_i_31__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_32__3
       (.I0(tmp_product_i_49__1_n_2),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_66_n_2),
        .I3(buff0_reg_0[0]),
        .I4(buff0_reg_1[0]),
        .O(tmp_product_i_32__3_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_33__2
       (.I0(tmp_product_i_50_0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(tmp_product_i_33__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_34__1
       (.I0(tmp_product_0[31]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[31]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[31]),
        .O(tmp_product_i_34__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_35__0
       (.I0(tmp_product_0[30]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[30]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[30]),
        .O(tmp_product_i_35__0_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_36__1
       (.I0(tmp_product_0[29]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[29]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[29]),
        .O(tmp_product_i_36__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_37__2
       (.I0(tmp_product_0[28]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[28]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[28]),
        .O(tmp_product_i_37__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_38__2
       (.I0(tmp_product_0[27]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[27]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[27]),
        .O(tmp_product_i_38__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_39__2
       (.I0(tmp_product_0[26]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[26]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[26]),
        .O(tmp_product_i_39__2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3__0
       (.I0(Q[29]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_36__1_n_2),
        .O(grp_fu_387_p0[29]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_40__2
       (.I0(tmp_product_0[25]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[25]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[25]),
        .O(tmp_product_i_40__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_41__2
       (.I0(tmp_product_0[24]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[24]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[24]),
        .O(tmp_product_i_41__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_42__2
       (.I0(tmp_product_0[23]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[23]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[23]),
        .O(tmp_product_i_42__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_43__2
       (.I0(tmp_product_0[22]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[22]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[22]),
        .O(tmp_product_i_43__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_44__2
       (.I0(tmp_product_0[21]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[21]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[21]),
        .O(tmp_product_i_44__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_45__2
       (.I0(tmp_product_0[20]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[20]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[20]),
        .O(tmp_product_i_45__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_46__2
       (.I0(tmp_product_0[19]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[19]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[19]),
        .O(tmp_product_i_46__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_47__2
       (.I0(tmp_product_0[18]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[18]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[18]),
        .O(tmp_product_i_47__2_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_48__2
       (.I0(tmp_product_0[17]),
        .I1(tmp_product_i_67__1_n_2),
        .I2(tmp_product_i_49__1_n_2),
        .I3(tmp_product_1[17]),
        .I4(tmp_product_i_68__0_n_2),
        .I5(tmp_product_2[17]),
        .O(tmp_product_i_48__2_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_49__1
       (.I0(tmp_product_i_50_0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(tmp_product_i_49__1_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4__0
       (.I0(Q[28]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_37__2_n_2),
        .O(grp_fu_387_p0[28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_50
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[16]),
        .I2(buff0_reg_3[16]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[16]),
        .O(tmp_product_i_50_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_51
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[15]),
        .I2(buff0_reg_3[15]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[15]),
        .O(tmp_product_i_51_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_52
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[14]),
        .I2(buff0_reg_3[14]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[14]),
        .O(tmp_product_i_52_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_53
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[13]),
        .I2(buff0_reg_3[13]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[13]),
        .O(tmp_product_i_53_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_54
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[12]),
        .I2(buff0_reg_3[12]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[12]),
        .O(tmp_product_i_54_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_55
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[11]),
        .I2(buff0_reg_3[11]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[11]),
        .O(tmp_product_i_55_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_56
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[10]),
        .I2(buff0_reg_3[10]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[10]),
        .O(tmp_product_i_56_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_57
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[9]),
        .I2(buff0_reg_3[9]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[9]),
        .O(tmp_product_i_57_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_58
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[8]),
        .I2(buff0_reg_3[8]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[8]),
        .O(tmp_product_i_58_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_59
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[7]),
        .I2(buff0_reg_3[7]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[7]),
        .O(tmp_product_i_59_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5__0
       (.I0(Q[27]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_38__2_n_2),
        .O(grp_fu_387_p0[27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_60
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[6]),
        .I2(buff0_reg_3[6]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[6]),
        .O(tmp_product_i_60_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_61
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[5]),
        .I2(buff0_reg_3[5]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[5]),
        .O(tmp_product_i_61_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_62
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[4]),
        .I2(buff0_reg_3[4]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[4]),
        .O(tmp_product_i_62_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_63
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[3]),
        .I2(buff0_reg_3[3]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[3]),
        .O(tmp_product_i_63_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_64
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[2]),
        .I2(buff0_reg_3[2]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[2]),
        .O(tmp_product_i_64_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_65
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[1]),
        .I2(buff0_reg_3[1]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[1]),
        .O(tmp_product_i_65_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_66
       (.I0(tmp_product_i_68__0_n_2),
        .I1(buff0_reg_2[0]),
        .I2(buff0_reg_3[0]),
        .I3(tmp_product_i_67__1_n_2),
        .I4(buff0_reg_4[0]),
        .O(tmp_product_i_66_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_67__1
       (.I0(tmp_product_i_50_0[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(tmp_product_i_50_0[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(tmp_product_i_67__1_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_68__0
       (.I0(tmp_product_i_50_0[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(tmp_product_i_50_0[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(tmp_product_i_68__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6__0
       (.I0(Q[26]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_39__2_n_2),
        .O(grp_fu_387_p0[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7__0
       (.I0(Q[25]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_40__2_n_2),
        .O(grp_fu_387_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8__0
       (.I0(Q[24]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_41__2_n_2),
        .O(grp_fu_387_p0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9__0
       (.I0(Q[23]),
        .I1(tmp_product_i_33__2_n_2),
        .I2(tmp_product_i_42__2_n_2),
        .O(grp_fu_387_p0[23]));
endmodule

(* ORIG_REF_NAME = "array_mult_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_10
   (grp_fu_383_ce,
    B,
    A,
    \ap_CS_fsm_reg[4] ,
    E,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    grp_fu_391_p024_out,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[4]_0 ,
    D,
    ap_clk,
    Q,
    result_TREADY_int_regslice,
    \icmp_ln30_reg_766_reg[0] ,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    tmp_product_0,
    tmp_product_1,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    tmp_product_2,
    tmp_product_3,
    tmp_product_4,
    \buff0_reg[16]__0_0 ,
    ap_enable_reg_pp0_iter0_reg,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg);
  output grp_fu_383_ce;
  output [14:0]B;
  output [16:0]A;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output grp_fu_391_p024_out;
  output \ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [31:0]D;
  input ap_clk;
  input [4:0]Q;
  input result_TREADY_int_regslice;
  input [0:0]\icmp_ln30_reg_766_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input [31:0]tmp_product_2;
  input [31:0]tmp_product_3;
  input [31:0]tmp_product_4;
  input [0:0]\buff0_reg[16]__0_0 ;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;

  wire [16:0]A;
  wire [14:0]B;
  wire [31:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]\buff0_reg[16]__0_0 ;
  wire \buff0_reg[16]__0_n_2 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire buff0_reg_i_10__3_n_2;
  wire buff0_reg_i_11__3_n_2;
  wire buff0_reg_i_12__3_n_2;
  wire buff0_reg_i_13__3_n_2;
  wire buff0_reg_i_14__3_n_2;
  wire buff0_reg_i_15__3_n_2;
  wire buff0_reg_i_16_n_2;
  wire buff0_reg_i_17_n_2;
  wire buff0_reg_i_18_n_2;
  wire buff0_reg_i_19_n_2;
  wire buff0_reg_i_1__3_n_2;
  wire buff0_reg_i_20_n_2;
  wire buff0_reg_i_21_n_2;
  wire buff0_reg_i_22_n_2;
  wire buff0_reg_i_23_n_2;
  wire buff0_reg_i_24_n_2;
  wire buff0_reg_i_25_n_2;
  wire buff0_reg_i_26_n_2;
  wire buff0_reg_i_27_n_2;
  wire buff0_reg_i_28_n_2;
  wire buff0_reg_i_29_n_2;
  wire buff0_reg_i_2__3_n_2;
  wire buff0_reg_i_30_n_2;
  wire buff0_reg_i_3__3_n_2;
  wire buff0_reg_i_4__3_n_2;
  wire buff0_reg_i_5__3_n_2;
  wire buff0_reg_i_6__3_n_2;
  wire buff0_reg_i_7__3_n_2;
  wire buff0_reg_i_8__3_n_2;
  wire buff0_reg_i_9__3_n_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire grp_fu_383_ce;
  wire grp_fu_391_p024_out;
  wire [0:0]\icmp_ln30_reg_766_reg[0] ;
  wire \reg_403[19]_i_2_n_2 ;
  wire \reg_403[19]_i_3_n_2 ;
  wire \reg_403[19]_i_4_n_2 ;
  wire \reg_403[23]_i_2_n_2 ;
  wire \reg_403[23]_i_3_n_2 ;
  wire \reg_403[23]_i_4_n_2 ;
  wire \reg_403[23]_i_5_n_2 ;
  wire \reg_403[27]_i_2_n_2 ;
  wire \reg_403[27]_i_3_n_2 ;
  wire \reg_403[27]_i_4_n_2 ;
  wire \reg_403[27]_i_5_n_2 ;
  wire \reg_403[31]_i_2_n_2 ;
  wire \reg_403[31]_i_3_n_2 ;
  wire \reg_403[31]_i_4_n_2 ;
  wire \reg_403[31]_i_5_n_2 ;
  wire \reg_403_reg[19]_i_1_n_2 ;
  wire \reg_403_reg[19]_i_1_n_3 ;
  wire \reg_403_reg[19]_i_1_n_4 ;
  wire \reg_403_reg[19]_i_1_n_5 ;
  wire \reg_403_reg[23]_i_1_n_2 ;
  wire \reg_403_reg[23]_i_1_n_3 ;
  wire \reg_403_reg[23]_i_1_n_4 ;
  wire \reg_403_reg[23]_i_1_n_5 ;
  wire \reg_403_reg[27]_i_1_n_2 ;
  wire \reg_403_reg[27]_i_1_n_3 ;
  wire \reg_403_reg[27]_i_1_n_4 ;
  wire \reg_403_reg[27]_i_1_n_5 ;
  wire \reg_403_reg[31]_i_1_n_3 ;
  wire \reg_403_reg[31]_i_1_n_4 ;
  wire \reg_403_reg[31]_i_1_n_5 ;
  wire result_TREADY_int_regslice;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire [31:0]tmp_product_3;
  wire [31:0]tmp_product_4;
  wire tmp_product__0_i_18_n_2;
  wire tmp_product__0_i_19_n_2;
  wire tmp_product__0_i_20_n_2;
  wire tmp_product__0_i_21_n_2;
  wire tmp_product__0_i_22_n_2;
  wire tmp_product__0_i_23_n_2;
  wire tmp_product__0_i_24_n_2;
  wire tmp_product__0_i_25_n_2;
  wire tmp_product__0_i_26_n_2;
  wire tmp_product__0_i_27_n_2;
  wire tmp_product__0_i_28_n_2;
  wire tmp_product__0_i_29_n_2;
  wire tmp_product__0_i_30_n_2;
  wire tmp_product__0_i_31_n_2;
  wire tmp_product__0_i_32_n_2;
  wire tmp_product__0_i_33_n_2;
  wire tmp_product__0_i_34_n_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_10__3_n_2;
  wire tmp_product_i_11__3_n_2;
  wire tmp_product_i_12__3_n_2;
  wire tmp_product_i_13__3_n_2;
  wire tmp_product_i_14__3_n_2;
  wire tmp_product_i_15__3_n_2;
  wire tmp_product_i_16__3_n_2;
  wire tmp_product_i_17__3_n_2;
  wire tmp_product_i_18_n_2;
  wire tmp_product_i_19_n_2;
  wire tmp_product_i_1__3_n_2;
  wire tmp_product_i_20_n_2;
  wire tmp_product_i_21_n_2;
  wire tmp_product_i_22_n_2;
  wire tmp_product_i_23_n_2;
  wire tmp_product_i_24_n_2;
  wire tmp_product_i_25_n_2;
  wire tmp_product_i_26_n_2;
  wire tmp_product_i_27_n_2;
  wire tmp_product_i_28_n_2;
  wire tmp_product_i_29_n_2;
  wire tmp_product_i_2__3_n_2;
  wire tmp_product_i_30_n_2;
  wire tmp_product_i_31_n_2;
  wire tmp_product_i_32_n_2;
  wire tmp_product_i_33_n_2;
  wire tmp_product_i_34_n_2;
  wire tmp_product_i_36_n_2;
  wire tmp_product_i_37__0_n_2;
  wire tmp_product_i_38__0_n_2;
  wire tmp_product_i_39__0_n_2;
  wire tmp_product_i_3__3_n_2;
  wire tmp_product_i_40__0_n_2;
  wire tmp_product_i_41__0_n_2;
  wire tmp_product_i_42__0_n_2;
  wire tmp_product_i_43__0_n_2;
  wire tmp_product_i_44__0_n_2;
  wire tmp_product_i_45__0_n_2;
  wire tmp_product_i_46__0_n_2;
  wire tmp_product_i_47__0_n_2;
  wire tmp_product_i_48__0_n_2;
  wire tmp_product_i_49__0_n_2;
  wire tmp_product_i_4__3_n_2;
  wire tmp_product_i_50__2_n_2;
  wire tmp_product_i_5__3_n_2;
  wire tmp_product_i_6__3_n_2;
  wire tmp_product_i_7__3_n_2;
  wire tmp_product_i_8__3_n_2;
  wire tmp_product_i_9__3_n_2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_403_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_1__3_n_2,buff0_reg_i_1__3_n_2,buff0_reg_i_1__3_n_2,buff0_reg_i_1__3_n_2,buff0_reg_i_2__3_n_2,buff0_reg_i_3__3_n_2,buff0_reg_i_4__3_n_2,buff0_reg_i_5__3_n_2,buff0_reg_i_6__3_n_2,buff0_reg_i_7__3_n_2,buff0_reg_i_8__3_n_2,buff0_reg_i_9__3_n_2,buff0_reg_i_10__3_n_2,buff0_reg_i_11__3_n_2,buff0_reg_i_12__3_n_2,buff0_reg_i_13__3_n_2,buff0_reg_i_14__3_n_2,buff0_reg_i_15__3_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_107),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_97),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_96),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_95),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_94),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_93),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_92),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff0_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_106),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_105),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_104),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_103),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_102),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_101),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_100),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_99),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_98),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_10__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_25_n_2),
        .I3(buff0_reg_0[22]),
        .I4(buff0_reg_1[22]),
        .O(buff0_reg_i_10__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_11__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_26_n_2),
        .I3(buff0_reg_0[21]),
        .I4(buff0_reg_1[21]),
        .O(buff0_reg_i_11__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_12__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_27_n_2),
        .I3(buff0_reg_0[20]),
        .I4(buff0_reg_1[20]),
        .O(buff0_reg_i_12__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_13__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_28_n_2),
        .I3(buff0_reg_0[19]),
        .I4(buff0_reg_1[19]),
        .O(buff0_reg_i_13__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_14__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_29_n_2),
        .I3(buff0_reg_0[18]),
        .I4(buff0_reg_1[18]),
        .O(buff0_reg_i_14__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_15__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_30_n_2),
        .I3(buff0_reg_0[17]),
        .I4(buff0_reg_1[17]),
        .O(buff0_reg_i_15__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_16
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[31]),
        .I2(buff0_reg_3[31]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[31]),
        .O(buff0_reg_i_16_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_17
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[30]),
        .I2(buff0_reg_3[30]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[30]),
        .O(buff0_reg_i_17_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_18
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[29]),
        .I2(buff0_reg_3[29]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[29]),
        .O(buff0_reg_i_18_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_19
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[28]),
        .I2(buff0_reg_3[28]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[28]),
        .O(buff0_reg_i_19_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_1__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_16_n_2),
        .I3(buff0_reg_0[31]),
        .I4(buff0_reg_1[31]),
        .O(buff0_reg_i_1__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_20
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[27]),
        .I2(buff0_reg_3[27]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[27]),
        .O(buff0_reg_i_20_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_21
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[26]),
        .I2(buff0_reg_3[26]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[26]),
        .O(buff0_reg_i_21_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_22
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[25]),
        .I2(buff0_reg_3[25]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[25]),
        .O(buff0_reg_i_22_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_23
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[24]),
        .I2(buff0_reg_3[24]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[24]),
        .O(buff0_reg_i_23_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_24
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[23]),
        .I2(buff0_reg_3[23]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[23]),
        .O(buff0_reg_i_24_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_25
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[22]),
        .I2(buff0_reg_3[22]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[22]),
        .O(buff0_reg_i_25_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_26
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[21]),
        .I2(buff0_reg_3[21]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[21]),
        .O(buff0_reg_i_26_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_27
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[20]),
        .I2(buff0_reg_3[20]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[20]),
        .O(buff0_reg_i_27_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_28
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[19]),
        .I2(buff0_reg_3[19]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[19]),
        .O(buff0_reg_i_28_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_29
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[18]),
        .I2(buff0_reg_3[18]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[18]),
        .O(buff0_reg_i_29_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_2__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_17_n_2),
        .I3(buff0_reg_0[30]),
        .I4(buff0_reg_1[30]),
        .O(buff0_reg_i_2__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_30
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[17]),
        .I2(buff0_reg_3[17]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[17]),
        .O(buff0_reg_i_30_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_3__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_18_n_2),
        .I3(buff0_reg_0[29]),
        .I4(buff0_reg_1[29]),
        .O(buff0_reg_i_3__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_4__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_19_n_2),
        .I3(buff0_reg_0[28]),
        .I4(buff0_reg_1[28]),
        .O(buff0_reg_i_4__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_5__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_20_n_2),
        .I3(buff0_reg_0[27]),
        .I4(buff0_reg_1[27]),
        .O(buff0_reg_i_5__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_6__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_21_n_2),
        .I3(buff0_reg_0[26]),
        .I4(buff0_reg_1[26]),
        .O(buff0_reg_i_6__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_7__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_22_n_2),
        .I3(buff0_reg_0[25]),
        .I4(buff0_reg_1[25]),
        .O(buff0_reg_i_7__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_8__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_23_n_2),
        .I3(buff0_reg_0[24]),
        .I4(buff0_reg_1[24]),
        .O(buff0_reg_i_8__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_9__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_24_n_2),
        .I3(buff0_reg_0[23]),
        .I4(buff0_reg_1[23]),
        .O(buff0_reg_i_9__3_n_2));
  LUT4 #(
    .INIT(16'h80AA)) 
    \icmp_ln30_reg_766[0]_i_1 
       (.I0(Q[0]),
        .I1(result_TREADY_int_regslice),
        .I2(\icmp_ln30_reg_766_reg[0] ),
        .I3(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \mul_ln39_22_reg_861_pp0_iter1_reg[31]_i_1 
       (.I0(Q[3]),
        .I1(result_TREADY_int_regslice),
        .I2(\icmp_ln30_reg_766_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \mult_acc_data_4_reg_966[31]_i_1 
       (.I0(Q[4]),
        .I1(result_TREADY_int_regslice),
        .I2(\icmp_ln30_reg_766_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[4] ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[19]_i_2 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_403[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[19]_i_3 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\reg_403[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[19]_i_4 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\reg_403[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[23]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_403[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[23]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_403[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[23]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_403[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[23]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_403[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[27]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_403[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[27]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_403[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[27]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_403[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[27]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_403[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[31]_i_2 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_403[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[31]_i_3 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_403[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[31]_i_4 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_403[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_403[31]_i_5 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_403[31]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_403_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_403_reg[19]_i_1_n_2 ,\reg_403_reg[19]_i_1_n_3 ,\reg_403_reg[19]_i_1_n_4 ,\reg_403_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,1'b0}),
        .O(D[19:16]),
        .S({\reg_403[19]_i_2_n_2 ,\reg_403[19]_i_3_n_2 ,\reg_403[19]_i_4_n_2 ,\buff0_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_403_reg[23]_i_1 
       (.CI(\reg_403_reg[19]_i_1_n_2 ),
        .CO({\reg_403_reg[23]_i_1_n_2 ,\reg_403_reg[23]_i_1_n_3 ,\reg_403_reg[23]_i_1_n_4 ,\reg_403_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104}),
        .O(D[23:20]),
        .S({\reg_403[23]_i_2_n_2 ,\reg_403[23]_i_3_n_2 ,\reg_403[23]_i_4_n_2 ,\reg_403[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_403_reg[27]_i_1 
       (.CI(\reg_403_reg[23]_i_1_n_2 ),
        .CO({\reg_403_reg[27]_i_1_n_2 ,\reg_403_reg[27]_i_1_n_3 ,\reg_403_reg[27]_i_1_n_4 ,\reg_403_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100}),
        .O(D[27:24]),
        .S({\reg_403[27]_i_2_n_2 ,\reg_403[27]_i_3_n_2 ,\reg_403[27]_i_4_n_2 ,\reg_403[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_403_reg[31]_i_1 
       (.CI(\reg_403_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_403_reg[31]_i_1_CO_UNCONNECTED [3],\reg_403_reg[31]_i_1_n_3 ,\reg_403_reg[31]_i_1_n_4 ,\reg_403_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96}),
        .O(D[31:28]),
        .S({\reg_403[31]_i_2_n_2 ,\reg_403[31]_i_3_n_2 ,\reg_403[31]_i_4_n_2 ,\reg_403[31]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_1__3_n_2,tmp_product_i_2__3_n_2,tmp_product_i_3__3_n_2,tmp_product_i_4__3_n_2,tmp_product_i_5__3_n_2,tmp_product_i_6__3_n_2,tmp_product_i_7__3_n_2,tmp_product_i_8__3_n_2,tmp_product_i_9__3_n_2,tmp_product_i_10__3_n_2,tmp_product_i_11__3_n_2,tmp_product_i_12__3_n_2,tmp_product_i_13__3_n_2,tmp_product_i_14__3_n_2,tmp_product_i_15__3_n_2,tmp_product_i_16__3_n_2,tmp_product_i_17__3_n_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_1__3_n_2,tmp_product_i_2__3_n_2,tmp_product_i_3__3_n_2,tmp_product_i_4__3_n_2,tmp_product_i_5__3_n_2,tmp_product_i_6__3_n_2,tmp_product_i_7__3_n_2,tmp_product_i_8__3_n_2,tmp_product_i_9__3_n_2,tmp_product_i_10__3_n_2,tmp_product_i_11__3_n_2,tmp_product_i_12__3_n_2,tmp_product_i_13__3_n_2,tmp_product_i_14__3_n_2,tmp_product_i_15__3_n_2,tmp_product_i_16__3_n_2,tmp_product_i_17__3_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_10__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_27_n_2),
        .I4(tmp_product_0[7]),
        .I5(tmp_product_1[7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_11__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_28_n_2),
        .I4(tmp_product_0[6]),
        .I5(tmp_product_1[6]),
        .O(A[6]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_12__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_29_n_2),
        .I4(tmp_product_0[5]),
        .I5(tmp_product_1[5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_13__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_30_n_2),
        .I4(tmp_product_0[4]),
        .I5(tmp_product_1[4]),
        .O(A[4]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_14__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_31_n_2),
        .I4(tmp_product_0[3]),
        .I5(tmp_product_1[3]),
        .O(A[3]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_15__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_32_n_2),
        .I4(tmp_product_0[2]),
        .I5(tmp_product_1[2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_16__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_33_n_2),
        .I4(tmp_product_0[1]),
        .I5(tmp_product_1[1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_17__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_34_n_2),
        .I4(tmp_product_0[0]),
        .I5(tmp_product_1[0]),
        .O(A[0]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_18
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[16]),
        .I2(tmp_product_3[16]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[16]),
        .O(tmp_product__0_i_18_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_19
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[15]),
        .I2(tmp_product_3[15]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[15]),
        .O(tmp_product__0_i_19_n_2));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_1__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_18_n_2),
        .I4(tmp_product_0[16]),
        .I5(tmp_product_1[16]),
        .O(A[16]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_20
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[14]),
        .I2(tmp_product_3[14]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[14]),
        .O(tmp_product__0_i_20_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_21
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[13]),
        .I2(tmp_product_3[13]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[13]),
        .O(tmp_product__0_i_21_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_22
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[12]),
        .I2(tmp_product_3[12]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[12]),
        .O(tmp_product__0_i_22_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_23
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[11]),
        .I2(tmp_product_3[11]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[11]),
        .O(tmp_product__0_i_23_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_24
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[10]),
        .I2(tmp_product_3[10]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[10]),
        .O(tmp_product__0_i_24_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_25
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[9]),
        .I2(tmp_product_3[9]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[9]),
        .O(tmp_product__0_i_25_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_26
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[8]),
        .I2(tmp_product_3[8]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[8]),
        .O(tmp_product__0_i_26_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_27
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[7]),
        .I2(tmp_product_3[7]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[7]),
        .O(tmp_product__0_i_27_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_28
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[6]),
        .I2(tmp_product_3[6]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[6]),
        .O(tmp_product__0_i_28_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_29
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[5]),
        .I2(tmp_product_3[5]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[5]),
        .O(tmp_product__0_i_29_n_2));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_2__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_19_n_2),
        .I4(tmp_product_0[15]),
        .I5(tmp_product_1[15]),
        .O(A[15]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_30
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[4]),
        .I2(tmp_product_3[4]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[4]),
        .O(tmp_product__0_i_30_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_31
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[3]),
        .I2(tmp_product_3[3]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[3]),
        .O(tmp_product__0_i_31_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_32
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[2]),
        .I2(tmp_product_3[2]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[2]),
        .O(tmp_product__0_i_32_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_33
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[1]),
        .I2(tmp_product_3[1]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[1]),
        .O(tmp_product__0_i_33_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product__0_i_34
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[0]),
        .I2(tmp_product_3[0]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[0]),
        .O(tmp_product__0_i_34_n_2));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_3__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_20_n_2),
        .I4(tmp_product_0[14]),
        .I5(tmp_product_1[14]),
        .O(A[14]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_4__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_21_n_2),
        .I4(tmp_product_0[13]),
        .I5(tmp_product_1[13]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_5__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_22_n_2),
        .I4(tmp_product_0[12]),
        .I5(tmp_product_1[12]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_6__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_23_n_2),
        .I4(tmp_product_0[11]),
        .I5(tmp_product_1[11]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_7__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_24_n_2),
        .I4(tmp_product_0[10]),
        .I5(tmp_product_1[10]),
        .O(A[10]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_8__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_25_n_2),
        .I4(tmp_product_0[9]),
        .I5(tmp_product_1[9]),
        .O(A[9]));
  LUT6 #(
    .INIT(64'hFFC8BF8877403700)) 
    tmp_product__0_i_9__2
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[0]),
        .I3(tmp_product__0_i_26_n_2),
        .I4(tmp_product_0[8]),
        .I5(tmp_product_1[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_10__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_44__0_n_2),
        .I3(tmp_product_0[23]),
        .I4(tmp_product_1[23]),
        .O(B[6]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_10__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_27_n_2),
        .I3(buff0_reg_0[7]),
        .I4(buff0_reg_1[7]),
        .O(tmp_product_i_10__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_11__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_45__0_n_2),
        .I3(tmp_product_0[22]),
        .I4(tmp_product_1[22]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_11__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_28_n_2),
        .I3(buff0_reg_0[6]),
        .I4(buff0_reg_1[6]),
        .O(tmp_product_i_11__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_12__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_46__0_n_2),
        .I3(tmp_product_0[21]),
        .I4(tmp_product_1[21]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_12__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_29_n_2),
        .I3(buff0_reg_0[5]),
        .I4(buff0_reg_1[5]),
        .O(tmp_product_i_12__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_13__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_47__0_n_2),
        .I3(tmp_product_0[20]),
        .I4(tmp_product_1[20]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_13__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_30_n_2),
        .I3(buff0_reg_0[4]),
        .I4(buff0_reg_1[4]),
        .O(tmp_product_i_13__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_14__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_48__0_n_2),
        .I3(tmp_product_0[19]),
        .I4(tmp_product_1[19]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_14__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_31_n_2),
        .I3(buff0_reg_0[3]),
        .I4(buff0_reg_1[3]),
        .O(tmp_product_i_14__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_15__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_49__0_n_2),
        .I3(tmp_product_0[18]),
        .I4(tmp_product_1[18]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_15__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_32_n_2),
        .I3(buff0_reg_0[2]),
        .I4(buff0_reg_1[2]),
        .O(tmp_product_i_15__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_16
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_50__2_n_2),
        .I3(tmp_product_0[17]),
        .I4(tmp_product_1[17]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_16__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_33_n_2),
        .I3(buff0_reg_0[1]),
        .I4(buff0_reg_1[1]),
        .O(tmp_product_i_16__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_17__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_34_n_2),
        .I3(buff0_reg_0[0]),
        .I4(buff0_reg_1[0]),
        .O(tmp_product_i_17__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_18
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[16]),
        .I2(buff0_reg_3[16]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[16]),
        .O(tmp_product_i_18_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_19
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[15]),
        .I2(buff0_reg_3[15]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[15]),
        .O(tmp_product_i_19_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_product_i_1__2
       (.I0(E),
        .I1(\buff0_reg[16]__0_0 ),
        .I2(\ap_CS_fsm_reg[0] ),
        .I3(\ap_CS_fsm_reg[2] ),
        .I4(\ap_CS_fsm_reg[4] ),
        .O(grp_fu_383_ce));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_1__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_18_n_2),
        .I3(buff0_reg_0[16]),
        .I4(buff0_reg_1[16]),
        .O(tmp_product_i_1__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_20
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[14]),
        .I2(buff0_reg_3[14]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[14]),
        .O(tmp_product_i_20_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_21
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[13]),
        .I2(buff0_reg_3[13]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[13]),
        .O(tmp_product_i_21_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_22
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[12]),
        .I2(buff0_reg_3[12]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[12]),
        .O(tmp_product_i_22_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_23
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[11]),
        .I2(buff0_reg_3[11]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[11]),
        .O(tmp_product_i_23_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_24
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[10]),
        .I2(buff0_reg_3[10]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[10]),
        .O(tmp_product_i_24_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_25
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[9]),
        .I2(buff0_reg_3[9]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[9]),
        .O(tmp_product_i_25_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_26
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[8]),
        .I2(buff0_reg_3[8]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[8]),
        .O(tmp_product_i_26_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_27
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[7]),
        .I2(buff0_reg_3[7]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[7]),
        .O(tmp_product_i_27_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_28
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[6]),
        .I2(buff0_reg_3[6]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[6]),
        .O(tmp_product_i_28_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_29
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[5]),
        .I2(buff0_reg_3[5]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[5]),
        .O(tmp_product_i_29_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_2__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_36_n_2),
        .I3(tmp_product_0[31]),
        .I4(tmp_product_1[31]),
        .O(B[14]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_2__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_19_n_2),
        .I3(buff0_reg_0[15]),
        .I4(buff0_reg_1[15]),
        .O(tmp_product_i_2__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_30
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[4]),
        .I2(buff0_reg_3[4]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[4]),
        .O(tmp_product_i_30_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_31
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[3]),
        .I2(buff0_reg_3[3]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[3]),
        .O(tmp_product_i_31_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_32
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[2]),
        .I2(buff0_reg_3[2]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[2]),
        .O(tmp_product_i_32_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_33
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[1]),
        .I2(buff0_reg_3[1]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[1]),
        .O(tmp_product_i_33_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_34
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(buff0_reg_2[0]),
        .I2(buff0_reg_3[0]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(buff0_reg_4[0]),
        .O(tmp_product_i_34_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_34__3
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_35__1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_fu_391_p024_out));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_36
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[31]),
        .I2(tmp_product_3[31]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[31]),
        .O(tmp_product_i_36_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_37__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[30]),
        .I2(tmp_product_3[30]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[30]),
        .O(tmp_product_i_37__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_38__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[29]),
        .I2(tmp_product_3[29]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[29]),
        .O(tmp_product_i_38__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_39__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[28]),
        .I2(tmp_product_3[28]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[28]),
        .O(tmp_product_i_39__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_3__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_37__0_n_2),
        .I3(tmp_product_0[30]),
        .I4(tmp_product_1[30]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_3__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_20_n_2),
        .I3(buff0_reg_0[14]),
        .I4(buff0_reg_1[14]),
        .O(tmp_product_i_3__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_40__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[27]),
        .I2(tmp_product_3[27]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[27]),
        .O(tmp_product_i_40__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_41__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[26]),
        .I2(tmp_product_3[26]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[26]),
        .O(tmp_product_i_41__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_42__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[25]),
        .I2(tmp_product_3[25]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[25]),
        .O(tmp_product_i_42__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_43__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[24]),
        .I2(tmp_product_3[24]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[24]),
        .O(tmp_product_i_43__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_44__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[23]),
        .I2(tmp_product_3[23]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[23]),
        .O(tmp_product_i_44__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_45__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[22]),
        .I2(tmp_product_3[22]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[22]),
        .O(tmp_product_i_45__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_46__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[21]),
        .I2(tmp_product_3[21]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[21]),
        .O(tmp_product_i_46__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_47__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[20]),
        .I2(tmp_product_3[20]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[20]),
        .O(tmp_product_i_47__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_48__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[19]),
        .I2(tmp_product_3[19]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[19]),
        .O(tmp_product_i_48__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_49__0
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[18]),
        .I2(tmp_product_3[18]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[18]),
        .O(tmp_product_i_49__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_4__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_38__0_n_2),
        .I3(tmp_product_0[29]),
        .I4(tmp_product_1[29]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_4__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_21_n_2),
        .I3(buff0_reg_0[13]),
        .I4(buff0_reg_1[13]),
        .O(tmp_product_i_4__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_50__2
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(tmp_product_2[17]),
        .I2(tmp_product_3[17]),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(tmp_product_4[17]),
        .O(tmp_product_i_50__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_5__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_39__0_n_2),
        .I3(tmp_product_0[28]),
        .I4(tmp_product_1[28]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_5__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_22_n_2),
        .I3(buff0_reg_0[12]),
        .I4(buff0_reg_1[12]),
        .O(tmp_product_i_5__3_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_68__1
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_69
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_6__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_40__0_n_2),
        .I3(tmp_product_0[27]),
        .I4(tmp_product_1[27]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_6__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_23_n_2),
        .I3(buff0_reg_0[11]),
        .I4(buff0_reg_1[11]),
        .O(tmp_product_i_6__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_7__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_41__0_n_2),
        .I3(tmp_product_0[26]),
        .I4(tmp_product_1[26]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_7__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_24_n_2),
        .I3(buff0_reg_0[10]),
        .I4(buff0_reg_1[10]),
        .O(tmp_product_i_7__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_8__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_42__0_n_2),
        .I3(tmp_product_0[25]),
        .I4(tmp_product_1[25]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_8__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_25_n_2),
        .I3(buff0_reg_0[9]),
        .I4(buff0_reg_1[9]),
        .O(tmp_product_i_8__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_9__2
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_43__0_n_2),
        .I3(tmp_product_0[24]),
        .I4(tmp_product_1[24]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_9__3
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_26_n_2),
        .I3(buff0_reg_0[8]),
        .I4(buff0_reg_1[8]),
        .O(tmp_product_i_9__3_n_2));
  LUT4 #(
    .INIT(16'h80AA)) 
    \zext_ln40_1_reg_802[4]_i_1 
       (.I0(Q[2]),
        .I1(result_TREADY_int_regslice),
        .I2(\icmp_ln30_reg_766_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm_reg[2] ));
endmodule

(* ORIG_REF_NAME = "array_mult_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_7
   (D,
    grp_fu_383_ce,
    ap_clk,
    buff0_reg_0,
    buff0_reg_1,
    Q,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter0_reg,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2);
  output [31:0]D;
  input grp_fu_383_ce;
  input ap_clk;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  input [31:0]buff0_reg_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;

  wire [31:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire \buff0_reg[16]__0_n_2 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire buff0_reg_i_10__0_n_2;
  wire buff0_reg_i_11__0_n_2;
  wire buff0_reg_i_12__0_n_2;
  wire buff0_reg_i_13__0_n_2;
  wire buff0_reg_i_14__0_n_2;
  wire buff0_reg_i_15__0_n_2;
  wire buff0_reg_i_16__2_n_2;
  wire buff0_reg_i_17__2_n_2;
  wire buff0_reg_i_18__2_n_2;
  wire buff0_reg_i_19__2_n_2;
  wire buff0_reg_i_1__0_n_2;
  wire buff0_reg_i_20__2_n_2;
  wire buff0_reg_i_21__2_n_2;
  wire buff0_reg_i_22__2_n_2;
  wire buff0_reg_i_23__2_n_2;
  wire buff0_reg_i_24__2_n_2;
  wire buff0_reg_i_25__2_n_2;
  wire buff0_reg_i_26__2_n_2;
  wire buff0_reg_i_27__2_n_2;
  wire buff0_reg_i_28__2_n_2;
  wire buff0_reg_i_29__2_n_2;
  wire buff0_reg_i_2__0_n_2;
  wire buff0_reg_i_30__2_n_2;
  wire buff0_reg_i_3__0_n_2;
  wire buff0_reg_i_4__0_n_2;
  wire buff0_reg_i_5__0_n_2;
  wire buff0_reg_i_6__0_n_2;
  wire buff0_reg_i_7__0_n_2;
  wire buff0_reg_i_8__0_n_2;
  wire buff0_reg_i_9__0_n_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire grp_fu_383_ce;
  wire [31:0]grp_fu_391_p0;
  wire grp_fu_391_p01;
  wire grp_fu_391_p02;
  wire grp_fu_391_p022_out;
  wire grp_fu_391_p023_out;
  wire \reg_419[19]_i_2_n_2 ;
  wire \reg_419[19]_i_3_n_2 ;
  wire \reg_419[19]_i_4_n_2 ;
  wire \reg_419[23]_i_2_n_2 ;
  wire \reg_419[23]_i_3_n_2 ;
  wire \reg_419[23]_i_4_n_2 ;
  wire \reg_419[23]_i_5_n_2 ;
  wire \reg_419[27]_i_2_n_2 ;
  wire \reg_419[27]_i_3_n_2 ;
  wire \reg_419[27]_i_4_n_2 ;
  wire \reg_419[27]_i_5_n_2 ;
  wire \reg_419[31]_i_3_n_2 ;
  wire \reg_419[31]_i_4_n_2 ;
  wire \reg_419[31]_i_5_n_2 ;
  wire \reg_419[31]_i_6_n_2 ;
  wire \reg_419_reg[19]_i_1_n_2 ;
  wire \reg_419_reg[19]_i_1_n_3 ;
  wire \reg_419_reg[19]_i_1_n_4 ;
  wire \reg_419_reg[19]_i_1_n_5 ;
  wire \reg_419_reg[23]_i_1_n_2 ;
  wire \reg_419_reg[23]_i_1_n_3 ;
  wire \reg_419_reg[23]_i_1_n_4 ;
  wire \reg_419_reg[23]_i_1_n_5 ;
  wire \reg_419_reg[27]_i_1_n_2 ;
  wire \reg_419_reg[27]_i_1_n_3 ;
  wire \reg_419_reg[27]_i_1_n_4 ;
  wire \reg_419_reg[27]_i_1_n_5 ;
  wire \reg_419_reg[31]_i_2_n_3 ;
  wire \reg_419_reg[31]_i_2_n_4 ;
  wire \reg_419_reg[31]_i_2_n_5 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_16__0_n_2;
  wire tmp_product_i_17__0_n_2;
  wire tmp_product_i_18__1_n_2;
  wire tmp_product_i_19__1_n_2;
  wire tmp_product_i_20__1_n_2;
  wire tmp_product_i_21__1_n_2;
  wire tmp_product_i_22__1_n_2;
  wire tmp_product_i_23__1_n_2;
  wire tmp_product_i_24__1_n_2;
  wire tmp_product_i_25__1_n_2;
  wire tmp_product_i_26__1_n_2;
  wire tmp_product_i_27__1_n_2;
  wire tmp_product_i_28__1_n_2;
  wire tmp_product_i_29__1_n_2;
  wire tmp_product_i_30__1_n_2;
  wire tmp_product_i_31__1_n_2;
  wire tmp_product_i_32__1_n_2;
  wire tmp_product_i_33__1_n_2;
  wire tmp_product_i_37_n_2;
  wire tmp_product_i_38_n_2;
  wire tmp_product_i_39_n_2;
  wire tmp_product_i_40_n_2;
  wire tmp_product_i_41_n_2;
  wire tmp_product_i_42_n_2;
  wire tmp_product_i_43_n_2;
  wire tmp_product_i_44_n_2;
  wire tmp_product_i_45_n_2;
  wire tmp_product_i_46_n_2;
  wire tmp_product_i_47_n_2;
  wire tmp_product_i_48_n_2;
  wire tmp_product_i_49_n_2;
  wire tmp_product_i_50__1_n_2;
  wire tmp_product_i_51__1_n_2;
  wire tmp_product_i_52__1_n_2;
  wire tmp_product_i_53__1_n_2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_419_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_1__0_n_2,buff0_reg_i_1__0_n_2,buff0_reg_i_1__0_n_2,buff0_reg_i_1__0_n_2,buff0_reg_i_2__0_n_2,buff0_reg_i_3__0_n_2,buff0_reg_i_4__0_n_2,buff0_reg_i_5__0_n_2,buff0_reg_i_6__0_n_2,buff0_reg_i_7__0_n_2,buff0_reg_i_8__0_n_2,buff0_reg_i_9__0_n_2,buff0_reg_i_10__0_n_2,buff0_reg_i_11__0_n_2,buff0_reg_i_12__0_n_2,buff0_reg_i_13__0_n_2,buff0_reg_i_14__0_n_2,buff0_reg_i_15__0_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_107),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_97),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_96),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_95),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_94),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_93),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_92),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff0_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_106),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_105),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_104),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_103),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_102),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_101),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_100),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_99),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_98),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_10__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_25__2_n_2),
        .I3(buff0_reg_0[22]),
        .I4(buff0_reg_1[22]),
        .O(buff0_reg_i_10__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_11__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_26__2_n_2),
        .I3(buff0_reg_0[21]),
        .I4(buff0_reg_1[21]),
        .O(buff0_reg_i_11__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_12__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_27__2_n_2),
        .I3(buff0_reg_0[20]),
        .I4(buff0_reg_1[20]),
        .O(buff0_reg_i_12__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_13__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_28__2_n_2),
        .I3(buff0_reg_0[19]),
        .I4(buff0_reg_1[19]),
        .O(buff0_reg_i_13__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_14__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_29__2_n_2),
        .I3(buff0_reg_0[18]),
        .I4(buff0_reg_1[18]),
        .O(buff0_reg_i_14__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_15__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_30__2_n_2),
        .I3(buff0_reg_0[17]),
        .I4(buff0_reg_1[17]),
        .O(buff0_reg_i_15__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_16__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[31]),
        .I2(buff0_reg_3[31]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[31]),
        .O(buff0_reg_i_16__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_17__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[30]),
        .I2(buff0_reg_3[30]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[30]),
        .O(buff0_reg_i_17__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_18__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[29]),
        .I2(buff0_reg_3[29]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[29]),
        .O(buff0_reg_i_18__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_19__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[28]),
        .I2(buff0_reg_3[28]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[28]),
        .O(buff0_reg_i_19__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_1__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_16__2_n_2),
        .I3(buff0_reg_0[31]),
        .I4(buff0_reg_1[31]),
        .O(buff0_reg_i_1__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_20__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[27]),
        .I2(buff0_reg_3[27]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[27]),
        .O(buff0_reg_i_20__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_21__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[26]),
        .I2(buff0_reg_3[26]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[26]),
        .O(buff0_reg_i_21__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_22__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[25]),
        .I2(buff0_reg_3[25]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[25]),
        .O(buff0_reg_i_22__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_23__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[24]),
        .I2(buff0_reg_3[24]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[24]),
        .O(buff0_reg_i_23__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_24__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[23]),
        .I2(buff0_reg_3[23]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[23]),
        .O(buff0_reg_i_24__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_25__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[22]),
        .I2(buff0_reg_3[22]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[22]),
        .O(buff0_reg_i_25__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_26__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[21]),
        .I2(buff0_reg_3[21]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[21]),
        .O(buff0_reg_i_26__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_27__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[20]),
        .I2(buff0_reg_3[20]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[20]),
        .O(buff0_reg_i_27__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_28__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[19]),
        .I2(buff0_reg_3[19]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[19]),
        .O(buff0_reg_i_28__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_29__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[18]),
        .I2(buff0_reg_3[18]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[18]),
        .O(buff0_reg_i_29__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_2__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_17__2_n_2),
        .I3(buff0_reg_0[30]),
        .I4(buff0_reg_1[30]),
        .O(buff0_reg_i_2__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_30__2
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[17]),
        .I2(buff0_reg_3[17]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[17]),
        .O(buff0_reg_i_30__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_3__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_18__2_n_2),
        .I3(buff0_reg_0[29]),
        .I4(buff0_reg_1[29]),
        .O(buff0_reg_i_3__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_4__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_19__2_n_2),
        .I3(buff0_reg_0[28]),
        .I4(buff0_reg_1[28]),
        .O(buff0_reg_i_4__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_5__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_20__2_n_2),
        .I3(buff0_reg_0[27]),
        .I4(buff0_reg_1[27]),
        .O(buff0_reg_i_5__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_6__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_21__2_n_2),
        .I3(buff0_reg_0[26]),
        .I4(buff0_reg_1[26]),
        .O(buff0_reg_i_6__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_7__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_22__2_n_2),
        .I3(buff0_reg_0[25]),
        .I4(buff0_reg_1[25]),
        .O(buff0_reg_i_7__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_8__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_23__2_n_2),
        .I3(buff0_reg_0[24]),
        .I4(buff0_reg_1[24]),
        .O(buff0_reg_i_8__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_9__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(buff0_reg_i_24__2_n_2),
        .I3(buff0_reg_0[23]),
        .I4(buff0_reg_1[23]),
        .O(buff0_reg_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[19]_i_2 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_419[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[19]_i_3 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\reg_419[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[19]_i_4 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\reg_419[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[23]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_419[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[23]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_419[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[23]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_419[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[23]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_419[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[27]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_419[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[27]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_419[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[27]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_419[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[27]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_419[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[31]_i_3 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_419[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[31]_i_4 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_419[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[31]_i_5 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_419[31]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_419[31]_i_6 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_419[31]_i_6_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_419_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_419_reg[19]_i_1_n_2 ,\reg_419_reg[19]_i_1_n_3 ,\reg_419_reg[19]_i_1_n_4 ,\reg_419_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,1'b0}),
        .O(D[19:16]),
        .S({\reg_419[19]_i_2_n_2 ,\reg_419[19]_i_3_n_2 ,\reg_419[19]_i_4_n_2 ,\buff0_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_419_reg[23]_i_1 
       (.CI(\reg_419_reg[19]_i_1_n_2 ),
        .CO({\reg_419_reg[23]_i_1_n_2 ,\reg_419_reg[23]_i_1_n_3 ,\reg_419_reg[23]_i_1_n_4 ,\reg_419_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104}),
        .O(D[23:20]),
        .S({\reg_419[23]_i_2_n_2 ,\reg_419[23]_i_3_n_2 ,\reg_419[23]_i_4_n_2 ,\reg_419[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_419_reg[27]_i_1 
       (.CI(\reg_419_reg[23]_i_1_n_2 ),
        .CO({\reg_419_reg[27]_i_1_n_2 ,\reg_419_reg[27]_i_1_n_3 ,\reg_419_reg[27]_i_1_n_4 ,\reg_419_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100}),
        .O(D[27:24]),
        .S({\reg_419[27]_i_2_n_2 ,\reg_419[27]_i_3_n_2 ,\reg_419[27]_i_4_n_2 ,\reg_419[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_419_reg[31]_i_2 
       (.CI(\reg_419_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_419_reg[31]_i_2_CO_UNCONNECTED [3],\reg_419_reg[31]_i_2_n_3 ,\reg_419_reg[31]_i_2_n_4 ,\reg_419_reg[31]_i_2_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96}),
        .O(D[31:28]),
        .S({\reg_419[31]_i_3_n_2 ,\reg_419[31]_i_4_n_2 ,\reg_419[31]_i_5_n_2 ,\reg_419[31]_i_6_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_16__0_n_2,tmp_product_i_17__0_n_2,tmp_product_i_18__1_n_2,tmp_product_i_19__1_n_2,tmp_product_i_20__1_n_2,tmp_product_i_21__1_n_2,tmp_product_i_22__1_n_2,tmp_product_i_23__1_n_2,tmp_product_i_24__1_n_2,tmp_product_i_25__1_n_2,tmp_product_i_26__1_n_2,tmp_product_i_27__1_n_2,tmp_product_i_28__1_n_2,tmp_product_i_29__1_n_2,tmp_product_i_30__1_n_2,tmp_product_i_31__1_n_2,tmp_product_i_32__1_n_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_391_p0[31],grp_fu_391_p0[31],grp_fu_391_p0[31],grp_fu_391_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_391_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_16__0_n_2,tmp_product_i_17__0_n_2,tmp_product_i_18__1_n_2,tmp_product_i_19__1_n_2,tmp_product_i_20__1_n_2,tmp_product_i_21__1_n_2,tmp_product_i_22__1_n_2,tmp_product_i_23__1_n_2,tmp_product_i_24__1_n_2,tmp_product_i_25__1_n_2,tmp_product_i_26__1_n_2,tmp_product_i_27__1_n_2,tmp_product_i_28__1_n_2,tmp_product_i_29__1_n_2,tmp_product_i_30__1_n_2,tmp_product_i_31__1_n_2,tmp_product_i_32__1_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_10__1
       (.I0(tmp_product_0[7]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[7]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[7]),
        .O(grp_fu_391_p0[7]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_11__1
       (.I0(tmp_product_0[6]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[6]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[6]),
        .O(grp_fu_391_p0[6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_12__1
       (.I0(tmp_product_0[5]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[5]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[5]),
        .O(grp_fu_391_p0[5]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_13__1
       (.I0(tmp_product_0[4]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[4]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[4]),
        .O(grp_fu_391_p0[4]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_14__1
       (.I0(tmp_product_0[3]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[3]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[3]),
        .O(grp_fu_391_p0[3]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_15__1
       (.I0(tmp_product_0[2]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[2]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[2]),
        .O(grp_fu_391_p0[2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_16__1
       (.I0(tmp_product_0[1]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[1]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[1]),
        .O(grp_fu_391_p0[1]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_17__1
       (.I0(tmp_product_0[0]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[0]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[0]),
        .O(grp_fu_391_p0[0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_1__1
       (.I0(tmp_product_0[16]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[16]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[16]),
        .O(grp_fu_391_p0[16]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_2__1
       (.I0(tmp_product_0[15]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[15]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[15]),
        .O(grp_fu_391_p0[15]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_3__1
       (.I0(tmp_product_0[14]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[14]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[14]),
        .O(grp_fu_391_p0[14]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_4__1
       (.I0(tmp_product_0[13]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[13]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[13]),
        .O(grp_fu_391_p0[13]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_5__1
       (.I0(tmp_product_0[12]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[12]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[12]),
        .O(grp_fu_391_p0[12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_6__1
       (.I0(tmp_product_0[11]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[11]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[11]),
        .O(grp_fu_391_p0[11]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_7__1
       (.I0(tmp_product_0[10]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[10]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[10]),
        .O(grp_fu_391_p0[10]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_8__1
       (.I0(tmp_product_0[9]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[9]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[9]),
        .O(grp_fu_391_p0[9]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product__0_i_9__1
       (.I0(tmp_product_0[8]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[8]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[8]),
        .O(grp_fu_391_p0[8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_10__1
       (.I0(tmp_product_0[22]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[22]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[22]),
        .O(grp_fu_391_p0[22]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_11__1
       (.I0(tmp_product_0[21]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[21]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[21]),
        .O(grp_fu_391_p0[21]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_12__1
       (.I0(tmp_product_0[20]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[20]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[20]),
        .O(grp_fu_391_p0[20]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_13__1
       (.I0(tmp_product_0[19]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[19]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[19]),
        .O(grp_fu_391_p0[19]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_14__1
       (.I0(tmp_product_0[18]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[18]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[18]),
        .O(grp_fu_391_p0[18]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_15__1
       (.I0(tmp_product_0[17]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[17]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[17]),
        .O(grp_fu_391_p0[17]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_16__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_37_n_2),
        .I3(buff0_reg_0[16]),
        .I4(buff0_reg_1[16]),
        .O(tmp_product_i_16__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_17__0
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_38_n_2),
        .I3(buff0_reg_0[15]),
        .I4(buff0_reg_1[15]),
        .O(tmp_product_i_17__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_18__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_39_n_2),
        .I3(buff0_reg_0[14]),
        .I4(buff0_reg_1[14]),
        .O(tmp_product_i_18__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_19__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_40_n_2),
        .I3(buff0_reg_0[13]),
        .I4(buff0_reg_1[13]),
        .O(tmp_product_i_19__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_1__1
       (.I0(tmp_product_0[31]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[31]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[31]),
        .O(grp_fu_391_p0[31]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_20__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_41_n_2),
        .I3(buff0_reg_0[12]),
        .I4(buff0_reg_1[12]),
        .O(tmp_product_i_20__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_21__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_42_n_2),
        .I3(buff0_reg_0[11]),
        .I4(buff0_reg_1[11]),
        .O(tmp_product_i_21__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_22__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_43_n_2),
        .I3(buff0_reg_0[10]),
        .I4(buff0_reg_1[10]),
        .O(tmp_product_i_22__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_23__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_44_n_2),
        .I3(buff0_reg_0[9]),
        .I4(buff0_reg_1[9]),
        .O(tmp_product_i_23__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_24__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_45_n_2),
        .I3(buff0_reg_0[8]),
        .I4(buff0_reg_1[8]),
        .O(tmp_product_i_24__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_25__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_46_n_2),
        .I3(buff0_reg_0[7]),
        .I4(buff0_reg_1[7]),
        .O(tmp_product_i_25__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_26__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_47_n_2),
        .I3(buff0_reg_0[6]),
        .I4(buff0_reg_1[6]),
        .O(tmp_product_i_26__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_27__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_48_n_2),
        .I3(buff0_reg_0[5]),
        .I4(buff0_reg_1[5]),
        .O(tmp_product_i_27__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_28__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_49_n_2),
        .I3(buff0_reg_0[4]),
        .I4(buff0_reg_1[4]),
        .O(tmp_product_i_28__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_29__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_50__1_n_2),
        .I3(buff0_reg_0[3]),
        .I4(buff0_reg_1[3]),
        .O(tmp_product_i_29__1_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_2__1
       (.I0(tmp_product_0[30]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[30]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[30]),
        .O(grp_fu_391_p0[30]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_30__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_51__1_n_2),
        .I3(buff0_reg_0[2]),
        .I4(buff0_reg_1[2]),
        .O(tmp_product_i_30__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_31__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_52__1_n_2),
        .I3(buff0_reg_0[1]),
        .I4(buff0_reg_1[1]),
        .O(tmp_product_i_31__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_32__1
       (.I0(grp_fu_391_p022_out),
        .I1(tmp_product_i_33__1_n_2),
        .I2(tmp_product_i_53__1_n_2),
        .I3(buff0_reg_0[0]),
        .I4(buff0_reg_1[0]),
        .O(tmp_product_i_32__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_33__1
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(tmp_product_i_33__1_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_34__2
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(grp_fu_391_p023_out));
  LUT5 #(
    .INIT(32'hF8A8D888)) 
    tmp_product_i_35__2
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(grp_fu_391_p01));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_36__2
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(grp_fu_391_p022_out));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_37
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[16]),
        .I2(buff0_reg_3[16]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[16]),
        .O(tmp_product_i_37_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_38
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[15]),
        .I2(buff0_reg_3[15]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[15]),
        .O(tmp_product_i_38_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_39
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[14]),
        .I2(buff0_reg_3[14]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[14]),
        .O(tmp_product_i_39_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_3__1
       (.I0(tmp_product_0[29]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[29]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[29]),
        .O(grp_fu_391_p0[29]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_40
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[13]),
        .I2(buff0_reg_3[13]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[13]),
        .O(tmp_product_i_40_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_41
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[12]),
        .I2(buff0_reg_3[12]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[12]),
        .O(tmp_product_i_41_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_42
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[11]),
        .I2(buff0_reg_3[11]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[11]),
        .O(tmp_product_i_42_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_43
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[10]),
        .I2(buff0_reg_3[10]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[10]),
        .O(tmp_product_i_43_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_44
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[9]),
        .I2(buff0_reg_3[9]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[9]),
        .O(tmp_product_i_44_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_45
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[8]),
        .I2(buff0_reg_3[8]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[8]),
        .O(tmp_product_i_45_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_46
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[7]),
        .I2(buff0_reg_3[7]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[7]),
        .O(tmp_product_i_46_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_47
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[6]),
        .I2(buff0_reg_3[6]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[6]),
        .O(tmp_product_i_47_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_48
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[5]),
        .I2(buff0_reg_3[5]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[5]),
        .O(tmp_product_i_48_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_49
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[4]),
        .I2(buff0_reg_3[4]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[4]),
        .O(tmp_product_i_49_n_2));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_4__1
       (.I0(tmp_product_0[28]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[28]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[28]),
        .O(grp_fu_391_p0[28]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_50__1
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[3]),
        .I2(buff0_reg_3[3]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[3]),
        .O(tmp_product_i_50__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_51__1
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[2]),
        .I2(buff0_reg_3[2]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[2]),
        .O(tmp_product_i_51__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_52__1
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[1]),
        .I2(buff0_reg_3[1]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[1]),
        .O(tmp_product_i_52__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_53__1
       (.I0(grp_fu_391_p02),
        .I1(buff0_reg_2[0]),
        .I2(buff0_reg_3[0]),
        .I3(grp_fu_391_p023_out),
        .I4(buff0_reg_4[0]),
        .O(tmp_product_i_53__1_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_54__2
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(grp_fu_391_p02));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_5__1
       (.I0(tmp_product_0[27]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[27]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[27]),
        .O(grp_fu_391_p0[27]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_6__1
       (.I0(tmp_product_0[26]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[26]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[26]),
        .O(grp_fu_391_p0[26]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_7__1
       (.I0(tmp_product_0[25]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[25]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[25]),
        .O(grp_fu_391_p0[25]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_8__1
       (.I0(tmp_product_0[24]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[24]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[24]),
        .O(grp_fu_391_p0[24]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    tmp_product_i_9__1
       (.I0(tmp_product_0[23]),
        .I1(tmp_product_i_33__1_n_2),
        .I2(grp_fu_391_p023_out),
        .I3(tmp_product_1[23]),
        .I4(grp_fu_391_p01),
        .I5(tmp_product_2[23]),
        .O(grp_fu_391_p0[23]));
endmodule

(* ORIG_REF_NAME = "array_mult_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_8
   (D,
    grp_fu_383_ce,
    ap_clk,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    Q,
    tmp_product_0,
    tmp_product_1,
    tmp_product_2,
    tmp_product_i_50__0_0,
    ap_enable_reg_pp0_iter0_reg,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg,
    ap_enable_reg_pp0_iter1);
  output [31:0]D;
  input grp_fu_383_ce;
  input ap_clk;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input [31:0]buff0_reg_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input [31:0]Q;
  input [31:0]tmp_product_0;
  input [31:0]tmp_product_1;
  input [31:0]tmp_product_2;
  input [3:0]tmp_product_i_50__0_0;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  input ap_enable_reg_pp0_iter1;

  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire \buff0_reg[16]__0_n_2 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire [31:0]buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire buff0_reg_i_10__1_n_2;
  wire buff0_reg_i_11__1_n_2;
  wire buff0_reg_i_12__1_n_2;
  wire buff0_reg_i_13__1_n_2;
  wire buff0_reg_i_14__1_n_2;
  wire buff0_reg_i_15__1_n_2;
  wire buff0_reg_i_16__1_n_2;
  wire buff0_reg_i_17__1_n_2;
  wire buff0_reg_i_18__1_n_2;
  wire buff0_reg_i_19__1_n_2;
  wire buff0_reg_i_1__1_n_2;
  wire buff0_reg_i_20__1_n_2;
  wire buff0_reg_i_21__1_n_2;
  wire buff0_reg_i_22__1_n_2;
  wire buff0_reg_i_23__1_n_2;
  wire buff0_reg_i_24__1_n_2;
  wire buff0_reg_i_25__1_n_2;
  wire buff0_reg_i_26__1_n_2;
  wire buff0_reg_i_27__1_n_2;
  wire buff0_reg_i_28__1_n_2;
  wire buff0_reg_i_29__1_n_2;
  wire buff0_reg_i_2__1_n_2;
  wire buff0_reg_i_30__1_n_2;
  wire buff0_reg_i_3__1_n_2;
  wire buff0_reg_i_4__1_n_2;
  wire buff0_reg_i_5__1_n_2;
  wire buff0_reg_i_6__1_n_2;
  wire buff0_reg_i_7__1_n_2;
  wire buff0_reg_i_8__1_n_2;
  wire buff0_reg_i_9__1_n_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg;
  wire grp_fu_383_ce;
  wire [31:0]grp_fu_395_p0;
  wire \reg_423[19]_i_2_n_2 ;
  wire \reg_423[19]_i_3_n_2 ;
  wire \reg_423[19]_i_4_n_2 ;
  wire \reg_423[23]_i_2_n_2 ;
  wire \reg_423[23]_i_3_n_2 ;
  wire \reg_423[23]_i_4_n_2 ;
  wire \reg_423[23]_i_5_n_2 ;
  wire \reg_423[27]_i_2_n_2 ;
  wire \reg_423[27]_i_3_n_2 ;
  wire \reg_423[27]_i_4_n_2 ;
  wire \reg_423[27]_i_5_n_2 ;
  wire \reg_423[31]_i_2_n_2 ;
  wire \reg_423[31]_i_3_n_2 ;
  wire \reg_423[31]_i_4_n_2 ;
  wire \reg_423[31]_i_5_n_2 ;
  wire \reg_423_reg[19]_i_1_n_2 ;
  wire \reg_423_reg[19]_i_1_n_3 ;
  wire \reg_423_reg[19]_i_1_n_4 ;
  wire \reg_423_reg[19]_i_1_n_5 ;
  wire \reg_423_reg[23]_i_1_n_2 ;
  wire \reg_423_reg[23]_i_1_n_3 ;
  wire \reg_423_reg[23]_i_1_n_4 ;
  wire \reg_423_reg[23]_i_1_n_5 ;
  wire \reg_423_reg[27]_i_1_n_2 ;
  wire \reg_423_reg[27]_i_1_n_3 ;
  wire \reg_423_reg[27]_i_1_n_4 ;
  wire \reg_423_reg[27]_i_1_n_5 ;
  wire \reg_423_reg[31]_i_1_n_3 ;
  wire \reg_423_reg[31]_i_1_n_4 ;
  wire \reg_423_reg[31]_i_1_n_5 ;
  wire [31:0]tmp_product_0;
  wire [31:0]tmp_product_1;
  wire [31:0]tmp_product_2;
  wire tmp_product__0_i_18__0_n_2;
  wire tmp_product__0_i_19__0_n_2;
  wire tmp_product__0_i_20__0_n_2;
  wire tmp_product__0_i_21__0_n_2;
  wire tmp_product__0_i_22__0_n_2;
  wire tmp_product__0_i_23__0_n_2;
  wire tmp_product__0_i_24__0_n_2;
  wire tmp_product__0_i_25__0_n_2;
  wire tmp_product__0_i_26__0_n_2;
  wire tmp_product__0_i_27__0_n_2;
  wire tmp_product__0_i_28__0_n_2;
  wire tmp_product__0_i_29__0_n_2;
  wire tmp_product__0_i_30__0_n_2;
  wire tmp_product__0_i_31__0_n_2;
  wire tmp_product__0_i_32__0_n_2;
  wire tmp_product__0_i_33__0_n_2;
  wire tmp_product__0_i_34__0_n_2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_54;
  wire tmp_product__0_n_55;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_16__1_n_2;
  wire tmp_product_i_17__1_n_2;
  wire tmp_product_i_18__2_n_2;
  wire tmp_product_i_19__2_n_2;
  wire tmp_product_i_20__2_n_2;
  wire tmp_product_i_21__2_n_2;
  wire tmp_product_i_22__2_n_2;
  wire tmp_product_i_23__2_n_2;
  wire tmp_product_i_24__2_n_2;
  wire tmp_product_i_25__2_n_2;
  wire tmp_product_i_26__2_n_2;
  wire tmp_product_i_27__2_n_2;
  wire tmp_product_i_28__2_n_2;
  wire tmp_product_i_29__2_n_2;
  wire tmp_product_i_30__2_n_2;
  wire tmp_product_i_31__2_n_2;
  wire tmp_product_i_32__2_n_2;
  wire tmp_product_i_33__0_n_2;
  wire tmp_product_i_34__0_n_2;
  wire tmp_product_i_35_n_2;
  wire tmp_product_i_36__0_n_2;
  wire tmp_product_i_37__1_n_2;
  wire tmp_product_i_38__1_n_2;
  wire tmp_product_i_39__1_n_2;
  wire tmp_product_i_40__1_n_2;
  wire tmp_product_i_41__1_n_2;
  wire tmp_product_i_42__1_n_2;
  wire tmp_product_i_43__1_n_2;
  wire tmp_product_i_44__1_n_2;
  wire tmp_product_i_45__1_n_2;
  wire tmp_product_i_46__1_n_2;
  wire tmp_product_i_47__1_n_2;
  wire tmp_product_i_48__1_n_2;
  wire tmp_product_i_49__2_n_2;
  wire [3:0]tmp_product_i_50__0_0;
  wire tmp_product_i_50__0_n_2;
  wire tmp_product_i_51__0_n_2;
  wire tmp_product_i_52__0_n_2;
  wire tmp_product_i_53__0_n_2;
  wire tmp_product_i_54__0_n_2;
  wire tmp_product_i_55__0_n_2;
  wire tmp_product_i_56__0_n_2;
  wire tmp_product_i_57__0_n_2;
  wire tmp_product_i_58__0_n_2;
  wire tmp_product_i_59__0_n_2;
  wire tmp_product_i_60__0_n_2;
  wire tmp_product_i_61__0_n_2;
  wire tmp_product_i_62__0_n_2;
  wire tmp_product_i_63__0_n_2;
  wire tmp_product_i_64__0_n_2;
  wire tmp_product_i_65__0_n_2;
  wire tmp_product_i_66__0_n_2;
  wire tmp_product_i_67__0_n_2;
  wire tmp_product_i_68_n_2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_reg_423_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_1__1_n_2,buff0_reg_i_1__1_n_2,buff0_reg_i_1__1_n_2,buff0_reg_i_1__1_n_2,buff0_reg_i_2__1_n_2,buff0_reg_i_3__1_n_2,buff0_reg_i_4__1_n_2,buff0_reg_i_5__1_n_2,buff0_reg_i_6__1_n_2,buff0_reg_i_7__1_n_2,buff0_reg_i_8__1_n_2,buff0_reg_i_9__1_n_2,buff0_reg_i_10__1_n_2,buff0_reg_i_11__1_n_2,buff0_reg_i_12__1_n_2,buff0_reg_i_13__1_n_2,buff0_reg_i_14__1_n_2,buff0_reg_i_15__1_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_107),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_97),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_96),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_95),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_94),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_93),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_92),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff0_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_106),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_105),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_104),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_103),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_102),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_101),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_100),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_99),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_98),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_10__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_25__1_n_2),
        .I3(buff0_reg_0[22]),
        .I4(buff0_reg_1[22]),
        .O(buff0_reg_i_10__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_11__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_26__1_n_2),
        .I3(buff0_reg_0[21]),
        .I4(buff0_reg_1[21]),
        .O(buff0_reg_i_11__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_12__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_27__1_n_2),
        .I3(buff0_reg_0[20]),
        .I4(buff0_reg_1[20]),
        .O(buff0_reg_i_12__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_13__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_28__1_n_2),
        .I3(buff0_reg_0[19]),
        .I4(buff0_reg_1[19]),
        .O(buff0_reg_i_13__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_14__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_29__1_n_2),
        .I3(buff0_reg_0[18]),
        .I4(buff0_reg_1[18]),
        .O(buff0_reg_i_14__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_15__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_30__1_n_2),
        .I3(buff0_reg_0[17]),
        .I4(buff0_reg_1[17]),
        .O(buff0_reg_i_15__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_16__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[31]),
        .I2(buff0_reg_3[31]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[31]),
        .O(buff0_reg_i_16__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_17__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[30]),
        .I2(buff0_reg_3[30]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[30]),
        .O(buff0_reg_i_17__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_18__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[29]),
        .I2(buff0_reg_3[29]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[29]),
        .O(buff0_reg_i_18__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_19__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[28]),
        .I2(buff0_reg_3[28]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[28]),
        .O(buff0_reg_i_19__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_1__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_16__1_n_2),
        .I3(buff0_reg_0[31]),
        .I4(buff0_reg_1[31]),
        .O(buff0_reg_i_1__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_20__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[27]),
        .I2(buff0_reg_3[27]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[27]),
        .O(buff0_reg_i_20__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_21__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[26]),
        .I2(buff0_reg_3[26]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[26]),
        .O(buff0_reg_i_21__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_22__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[25]),
        .I2(buff0_reg_3[25]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[25]),
        .O(buff0_reg_i_22__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_23__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[24]),
        .I2(buff0_reg_3[24]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[24]),
        .O(buff0_reg_i_23__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_24__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[23]),
        .I2(buff0_reg_3[23]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[23]),
        .O(buff0_reg_i_24__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_25__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[22]),
        .I2(buff0_reg_3[22]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[22]),
        .O(buff0_reg_i_25__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_26__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[21]),
        .I2(buff0_reg_3[21]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[21]),
        .O(buff0_reg_i_26__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_27__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[20]),
        .I2(buff0_reg_3[20]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[20]),
        .O(buff0_reg_i_27__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_28__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[19]),
        .I2(buff0_reg_3[19]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[19]),
        .O(buff0_reg_i_28__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_29__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[18]),
        .I2(buff0_reg_3[18]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[18]),
        .O(buff0_reg_i_29__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_2__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_17__1_n_2),
        .I3(buff0_reg_0[30]),
        .I4(buff0_reg_1[30]),
        .O(buff0_reg_i_2__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_30__1
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[17]),
        .I2(buff0_reg_3[17]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[17]),
        .O(buff0_reg_i_30__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_3__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_18__1_n_2),
        .I3(buff0_reg_0[29]),
        .I4(buff0_reg_1[29]),
        .O(buff0_reg_i_3__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_4__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_19__1_n_2),
        .I3(buff0_reg_0[28]),
        .I4(buff0_reg_1[28]),
        .O(buff0_reg_i_4__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_5__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_20__1_n_2),
        .I3(buff0_reg_0[27]),
        .I4(buff0_reg_1[27]),
        .O(buff0_reg_i_5__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_6__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_21__1_n_2),
        .I3(buff0_reg_0[26]),
        .I4(buff0_reg_1[26]),
        .O(buff0_reg_i_6__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_7__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_22__1_n_2),
        .I3(buff0_reg_0[25]),
        .I4(buff0_reg_1[25]),
        .O(buff0_reg_i_7__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_8__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_23__1_n_2),
        .I3(buff0_reg_0[24]),
        .I4(buff0_reg_1[24]),
        .O(buff0_reg_i_8__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_9__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(buff0_reg_i_24__1_n_2),
        .I3(buff0_reg_0[23]),
        .I4(buff0_reg_1[23]),
        .O(buff0_reg_i_9__1_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[19]_i_2 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\reg_423[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[19]_i_3 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\reg_423[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[19]_i_4 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\reg_423[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[23]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\reg_423[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[23]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\reg_423[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[23]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\reg_423[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[23]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\reg_423[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[27]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\reg_423[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[27]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\reg_423[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[27]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\reg_423[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[27]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\reg_423[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[31]_i_2 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\reg_423[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[31]_i_3 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\reg_423[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[31]_i_4 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\reg_423[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_423[31]_i_5 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\reg_423[31]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_423_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\reg_423_reg[19]_i_1_n_2 ,\reg_423_reg[19]_i_1_n_3 ,\reg_423_reg[19]_i_1_n_4 ,\reg_423_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,1'b0}),
        .O(D[19:16]),
        .S({\reg_423[19]_i_2_n_2 ,\reg_423[19]_i_3_n_2 ,\reg_423[19]_i_4_n_2 ,\buff0_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_423_reg[23]_i_1 
       (.CI(\reg_423_reg[19]_i_1_n_2 ),
        .CO({\reg_423_reg[23]_i_1_n_2 ,\reg_423_reg[23]_i_1_n_3 ,\reg_423_reg[23]_i_1_n_4 ,\reg_423_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104}),
        .O(D[23:20]),
        .S({\reg_423[23]_i_2_n_2 ,\reg_423[23]_i_3_n_2 ,\reg_423[23]_i_4_n_2 ,\reg_423[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_423_reg[27]_i_1 
       (.CI(\reg_423_reg[23]_i_1_n_2 ),
        .CO({\reg_423_reg[27]_i_1_n_2 ,\reg_423_reg[27]_i_1_n_3 ,\reg_423_reg[27]_i_1_n_4 ,\reg_423_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100}),
        .O(D[27:24]),
        .S({\reg_423[27]_i_2_n_2 ,\reg_423[27]_i_3_n_2 ,\reg_423[27]_i_4_n_2 ,\reg_423[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \reg_423_reg[31]_i_1 
       (.CI(\reg_423_reg[27]_i_1_n_2 ),
        .CO({\NLW_reg_423_reg[31]_i_1_CO_UNCONNECTED [3],\reg_423_reg[31]_i_1_n_3 ,\reg_423_reg[31]_i_1_n_4 ,\reg_423_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96}),
        .O(D[31:28]),
        .S({\reg_423[31]_i_2_n_2 ,\reg_423[31]_i_3_n_2 ,\reg_423[31]_i_4_n_2 ,\reg_423[31]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_16__1_n_2,tmp_product_i_17__1_n_2,tmp_product_i_18__2_n_2,tmp_product_i_19__2_n_2,tmp_product_i_20__2_n_2,tmp_product_i_21__2_n_2,tmp_product_i_22__2_n_2,tmp_product_i_23__2_n_2,tmp_product_i_24__2_n_2,tmp_product_i_25__2_n_2,tmp_product_i_26__2_n_2,tmp_product_i_27__2_n_2,tmp_product_i_28__2_n_2,tmp_product_i_29__2_n_2,tmp_product_i_30__2_n_2,tmp_product_i_31__2_n_2,tmp_product_i_32__2_n_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({grp_fu_395_p0[31],grp_fu_395_p0[31],grp_fu_395_p0[31],grp_fu_395_p0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_395_p0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53,tmp_product__0_n_54,tmp_product__0_n_55}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_16__1_n_2,tmp_product_i_17__1_n_2,tmp_product_i_18__2_n_2,tmp_product_i_19__2_n_2,tmp_product_i_20__2_n_2,tmp_product_i_21__2_n_2,tmp_product_i_22__2_n_2,tmp_product_i_23__2_n_2,tmp_product_i_24__2_n_2,tmp_product_i_25__2_n_2,tmp_product_i_26__2_n_2,tmp_product_i_27__2_n_2,tmp_product_i_28__2_n_2,tmp_product_i_29__2_n_2,tmp_product_i_30__2_n_2,tmp_product_i_31__2_n_2,tmp_product_i_32__2_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_1
       (.I0(Q[16]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_18__0_n_2),
        .O(grp_fu_395_p0[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_10
       (.I0(Q[7]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_27__0_n_2),
        .O(grp_fu_395_p0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_11
       (.I0(Q[6]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_28__0_n_2),
        .O(grp_fu_395_p0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_12
       (.I0(Q[5]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_29__0_n_2),
        .O(grp_fu_395_p0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_13
       (.I0(Q[4]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_30__0_n_2),
        .O(grp_fu_395_p0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_14
       (.I0(Q[3]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_31__0_n_2),
        .O(grp_fu_395_p0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_15
       (.I0(Q[2]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_32__0_n_2),
        .O(grp_fu_395_p0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_16
       (.I0(Q[1]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_33__0_n_2),
        .O(grp_fu_395_p0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_17
       (.I0(Q[0]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_34__0_n_2),
        .O(grp_fu_395_p0[0]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_18__0
       (.I0(tmp_product_0[16]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[16]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[16]),
        .O(tmp_product__0_i_18__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_19__0
       (.I0(tmp_product_0[15]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[15]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[15]),
        .O(tmp_product__0_i_19__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_2
       (.I0(Q[15]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_19__0_n_2),
        .O(grp_fu_395_p0[15]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_20__0
       (.I0(tmp_product_0[14]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[14]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[14]),
        .O(tmp_product__0_i_20__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_21__0
       (.I0(tmp_product_0[13]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[13]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[13]),
        .O(tmp_product__0_i_21__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_22__0
       (.I0(tmp_product_0[12]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[12]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[12]),
        .O(tmp_product__0_i_22__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_23__0
       (.I0(tmp_product_0[11]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[11]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[11]),
        .O(tmp_product__0_i_23__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_24__0
       (.I0(tmp_product_0[10]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[10]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[10]),
        .O(tmp_product__0_i_24__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_25__0
       (.I0(tmp_product_0[9]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[9]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[9]),
        .O(tmp_product__0_i_25__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_26__0
       (.I0(tmp_product_0[8]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[8]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[8]),
        .O(tmp_product__0_i_26__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_27__0
       (.I0(tmp_product_0[7]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[7]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[7]),
        .O(tmp_product__0_i_27__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_28__0
       (.I0(tmp_product_0[6]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[6]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[6]),
        .O(tmp_product__0_i_28__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_29__0
       (.I0(tmp_product_0[5]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[5]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[5]),
        .O(tmp_product__0_i_29__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_3
       (.I0(Q[14]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_20__0_n_2),
        .O(grp_fu_395_p0[14]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_30__0
       (.I0(tmp_product_0[4]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[4]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[4]),
        .O(tmp_product__0_i_30__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_31__0
       (.I0(tmp_product_0[3]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[3]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[3]),
        .O(tmp_product__0_i_31__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_32__0
       (.I0(tmp_product_0[2]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[2]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[2]),
        .O(tmp_product__0_i_32__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_33__0
       (.I0(tmp_product_0[1]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[1]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[1]),
        .O(tmp_product__0_i_33__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product__0_i_34__0
       (.I0(tmp_product_0[0]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[0]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[0]),
        .O(tmp_product__0_i_34__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_4
       (.I0(Q[13]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_21__0_n_2),
        .O(grp_fu_395_p0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_5
       (.I0(Q[12]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_22__0_n_2),
        .O(grp_fu_395_p0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_6
       (.I0(Q[11]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_23__0_n_2),
        .O(grp_fu_395_p0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_7
       (.I0(Q[10]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_24__0_n_2),
        .O(grp_fu_395_p0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_8
       (.I0(Q[9]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_25__0_n_2),
        .O(grp_fu_395_p0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product__0_i_9
       (.I0(Q[8]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product__0_i_26__0_n_2),
        .O(grp_fu_395_p0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_1
       (.I0(Q[31]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_34__0_n_2),
        .O(grp_fu_395_p0[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_10
       (.I0(Q[22]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_43__1_n_2),
        .O(grp_fu_395_p0[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_11
       (.I0(Q[21]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_44__1_n_2),
        .O(grp_fu_395_p0[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_12
       (.I0(Q[20]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_45__1_n_2),
        .O(grp_fu_395_p0[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_13
       (.I0(Q[19]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_46__1_n_2),
        .O(grp_fu_395_p0[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_14
       (.I0(Q[18]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_47__1_n_2),
        .O(grp_fu_395_p0[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_15
       (.I0(Q[17]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_48__1_n_2),
        .O(grp_fu_395_p0[17]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_16__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_50__0_n_2),
        .I3(buff0_reg_0[16]),
        .I4(buff0_reg_1[16]),
        .O(tmp_product_i_16__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_17__1
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_51__0_n_2),
        .I3(buff0_reg_0[15]),
        .I4(buff0_reg_1[15]),
        .O(tmp_product_i_17__1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_18__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_52__0_n_2),
        .I3(buff0_reg_0[14]),
        .I4(buff0_reg_1[14]),
        .O(tmp_product_i_18__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_19__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_53__0_n_2),
        .I3(buff0_reg_0[13]),
        .I4(buff0_reg_1[13]),
        .O(tmp_product_i_19__2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_2
       (.I0(Q[30]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_35_n_2),
        .O(grp_fu_395_p0[30]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_20__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_54__0_n_2),
        .I3(buff0_reg_0[12]),
        .I4(buff0_reg_1[12]),
        .O(tmp_product_i_20__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_21__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_55__0_n_2),
        .I3(buff0_reg_0[11]),
        .I4(buff0_reg_1[11]),
        .O(tmp_product_i_21__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_22__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_56__0_n_2),
        .I3(buff0_reg_0[10]),
        .I4(buff0_reg_1[10]),
        .O(tmp_product_i_22__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_23__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_57__0_n_2),
        .I3(buff0_reg_0[9]),
        .I4(buff0_reg_1[9]),
        .O(tmp_product_i_23__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_24__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_58__0_n_2),
        .I3(buff0_reg_0[8]),
        .I4(buff0_reg_1[8]),
        .O(tmp_product_i_24__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_25__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_59__0_n_2),
        .I3(buff0_reg_0[7]),
        .I4(buff0_reg_1[7]),
        .O(tmp_product_i_25__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_26__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_60__0_n_2),
        .I3(buff0_reg_0[6]),
        .I4(buff0_reg_1[6]),
        .O(tmp_product_i_26__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_27__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_61__0_n_2),
        .I3(buff0_reg_0[5]),
        .I4(buff0_reg_1[5]),
        .O(tmp_product_i_27__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_28__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_62__0_n_2),
        .I3(buff0_reg_0[4]),
        .I4(buff0_reg_1[4]),
        .O(tmp_product_i_28__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_29__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_63__0_n_2),
        .I3(buff0_reg_0[3]),
        .I4(buff0_reg_1[3]),
        .O(tmp_product_i_29__2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_3
       (.I0(Q[29]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_36__0_n_2),
        .O(grp_fu_395_p0[29]));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_30__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_64__0_n_2),
        .I3(buff0_reg_0[2]),
        .I4(buff0_reg_1[2]),
        .O(tmp_product_i_30__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_31__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_65__0_n_2),
        .I3(buff0_reg_0[1]),
        .I4(buff0_reg_1[1]),
        .O(tmp_product_i_31__2_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_32__2
       (.I0(tmp_product_i_33__0_n_2),
        .I1(tmp_product_i_49__2_n_2),
        .I2(tmp_product_i_66__0_n_2),
        .I3(buff0_reg_0[0]),
        .I4(buff0_reg_1[0]),
        .O(tmp_product_i_32__2_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_33__0
       (.I0(tmp_product_i_50__0_0[0]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(tmp_product_i_33__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_34__0
       (.I0(tmp_product_0[31]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[31]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[31]),
        .O(tmp_product_i_34__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_35
       (.I0(tmp_product_0[30]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[30]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[30]),
        .O(tmp_product_i_35_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_36__0
       (.I0(tmp_product_0[29]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[29]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[29]),
        .O(tmp_product_i_36__0_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_37__1
       (.I0(tmp_product_0[28]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[28]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[28]),
        .O(tmp_product_i_37__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_38__1
       (.I0(tmp_product_0[27]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[27]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[27]),
        .O(tmp_product_i_38__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_39__1
       (.I0(tmp_product_0[26]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[26]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[26]),
        .O(tmp_product_i_39__1_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_4
       (.I0(Q[28]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_37__1_n_2),
        .O(grp_fu_395_p0[28]));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_40__1
       (.I0(tmp_product_0[25]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[25]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[25]),
        .O(tmp_product_i_40__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_41__1
       (.I0(tmp_product_0[24]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[24]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[24]),
        .O(tmp_product_i_41__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_42__1
       (.I0(tmp_product_0[23]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[23]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[23]),
        .O(tmp_product_i_42__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_43__1
       (.I0(tmp_product_0[22]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[22]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[22]),
        .O(tmp_product_i_43__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_44__1
       (.I0(tmp_product_0[21]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[21]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[21]),
        .O(tmp_product_i_44__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_45__1
       (.I0(tmp_product_0[20]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[20]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[20]),
        .O(tmp_product_i_45__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_46__1
       (.I0(tmp_product_0[19]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[19]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[19]),
        .O(tmp_product_i_46__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_47__1
       (.I0(tmp_product_0[18]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[18]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[18]),
        .O(tmp_product_i_47__1_n_2));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    tmp_product_i_48__1
       (.I0(tmp_product_0[17]),
        .I1(tmp_product_i_67__0_n_2),
        .I2(tmp_product_1[17]),
        .I3(tmp_product_i_49__2_n_2),
        .I4(tmp_product_i_68_n_2),
        .I5(tmp_product_2[17]),
        .O(tmp_product_i_48__1_n_2));
  LUT2 #(
    .INIT(4'h8)) 
    tmp_product_i_49__2
       (.I0(tmp_product_i_50__0_0[1]),
        .I1(ap_enable_reg_pp0_iter1),
        .O(tmp_product_i_49__2_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_5
       (.I0(Q[27]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_38__1_n_2),
        .O(grp_fu_395_p0[27]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_50__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[16]),
        .I2(buff0_reg_3[16]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[16]),
        .O(tmp_product_i_50__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_51__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[15]),
        .I2(buff0_reg_3[15]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[15]),
        .O(tmp_product_i_51__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_52__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[14]),
        .I2(buff0_reg_3[14]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[14]),
        .O(tmp_product_i_52__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_53__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[13]),
        .I2(buff0_reg_3[13]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[13]),
        .O(tmp_product_i_53__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_54__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[12]),
        .I2(buff0_reg_3[12]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[12]),
        .O(tmp_product_i_54__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_55__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[11]),
        .I2(buff0_reg_3[11]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[11]),
        .O(tmp_product_i_55__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_56__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[10]),
        .I2(buff0_reg_3[10]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[10]),
        .O(tmp_product_i_56__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_57__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[9]),
        .I2(buff0_reg_3[9]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[9]),
        .O(tmp_product_i_57__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_58__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[8]),
        .I2(buff0_reg_3[8]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[8]),
        .O(tmp_product_i_58__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_59__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[7]),
        .I2(buff0_reg_3[7]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[7]),
        .O(tmp_product_i_59__0_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_6
       (.I0(Q[26]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_39__1_n_2),
        .O(grp_fu_395_p0[26]));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_60__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[6]),
        .I2(buff0_reg_3[6]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[6]),
        .O(tmp_product_i_60__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_61__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[5]),
        .I2(buff0_reg_3[5]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[5]),
        .O(tmp_product_i_61__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_62__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[4]),
        .I2(buff0_reg_3[4]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[4]),
        .O(tmp_product_i_62__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_63__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[3]),
        .I2(buff0_reg_3[3]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[3]),
        .O(tmp_product_i_63__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_64__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[2]),
        .I2(buff0_reg_3[2]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[2]),
        .O(tmp_product_i_64__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_65__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[1]),
        .I2(buff0_reg_3[1]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[1]),
        .O(tmp_product_i_65__0_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_66__0
       (.I0(tmp_product_i_68_n_2),
        .I1(buff0_reg_2[0]),
        .I2(buff0_reg_3[0]),
        .I3(tmp_product_i_67__0_n_2),
        .I4(buff0_reg_4[0]),
        .O(tmp_product_i_66__0_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_67__0
       (.I0(tmp_product_i_50__0_0[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(tmp_product_i_50__0_0[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(tmp_product_i_67__0_n_2));
  LUT4 #(
    .INIT(16'hA808)) 
    tmp_product_i_68
       (.I0(tmp_product_i_50__0_0[2]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(tmp_product_i_50__0_0[0]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_ap_start_reg),
        .O(tmp_product_i_68_n_2));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_7
       (.I0(Q[25]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_40__1_n_2),
        .O(grp_fu_395_p0[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_8
       (.I0(Q[24]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_41__1_n_2),
        .O(grp_fu_395_p0[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    tmp_product_i_9
       (.I0(Q[23]),
        .I1(tmp_product_i_33__0_n_2),
        .I2(tmp_product_i_42__1_n_2),
        .O(grp_fu_395_p0[23]));
endmodule

(* ORIG_REF_NAME = "array_mult_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_mul_32s_32s_32_2_1_9
   (D,
    grp_fu_383_ce,
    ap_clk,
    B,
    A,
    tmp_product__0_0,
    grp_fu_391_p024_out,
    buff0_reg_0,
    buff0_reg_1,
    buff0_reg_2,
    buff0_reg_3,
    buff0_reg_4,
    buff0_reg_5,
    buff0_reg_6);
  output [31:0]D;
  input grp_fu_383_ce;
  input ap_clk;
  input [14:0]B;
  input [16:0]A;
  input tmp_product__0_0;
  input grp_fu_391_p024_out;
  input [31:0]buff0_reg_0;
  input [31:0]buff0_reg_1;
  input buff0_reg_2;
  input [31:0]buff0_reg_3;
  input [31:0]buff0_reg_4;
  input buff0_reg_5;
  input [31:0]buff0_reg_6;

  wire [16:0]A;
  wire [14:0]B;
  wire [31:0]D;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_2 ;
  wire [31:0]buff0_reg_0;
  wire [31:0]buff0_reg_1;
  wire buff0_reg_2;
  wire [31:0]buff0_reg_3;
  wire [31:0]buff0_reg_4;
  wire buff0_reg_5;
  wire [31:0]buff0_reg_6;
  wire buff0_reg_i_10_n_2;
  wire buff0_reg_i_11_n_2;
  wire buff0_reg_i_12_n_2;
  wire buff0_reg_i_13_n_2;
  wire buff0_reg_i_14_n_2;
  wire buff0_reg_i_15_n_2;
  wire buff0_reg_i_16__3_n_2;
  wire buff0_reg_i_17__3_n_2;
  wire buff0_reg_i_18__3_n_2;
  wire buff0_reg_i_19__3_n_2;
  wire buff0_reg_i_1_n_2;
  wire buff0_reg_i_20__3_n_2;
  wire buff0_reg_i_21__3_n_2;
  wire buff0_reg_i_22__3_n_2;
  wire buff0_reg_i_23__3_n_2;
  wire buff0_reg_i_24__3_n_2;
  wire buff0_reg_i_25__3_n_2;
  wire buff0_reg_i_26__3_n_2;
  wire buff0_reg_i_27__3_n_2;
  wire buff0_reg_i_28__3_n_2;
  wire buff0_reg_i_29__3_n_2;
  wire buff0_reg_i_2_n_2;
  wire buff0_reg_i_30__3_n_2;
  wire buff0_reg_i_3_n_2;
  wire buff0_reg_i_4_n_2;
  wire buff0_reg_i_5_n_2;
  wire buff0_reg_i_6_n_2;
  wire buff0_reg_i_7_n_2;
  wire buff0_reg_i_8_n_2;
  wire buff0_reg_i_9_n_2;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire grp_fu_383_ce;
  wire grp_fu_391_p024_out;
  wire \mul_ln39_22_reg_861[19]_i_2_n_2 ;
  wire \mul_ln39_22_reg_861[19]_i_3_n_2 ;
  wire \mul_ln39_22_reg_861[19]_i_4_n_2 ;
  wire \mul_ln39_22_reg_861[23]_i_2_n_2 ;
  wire \mul_ln39_22_reg_861[23]_i_3_n_2 ;
  wire \mul_ln39_22_reg_861[23]_i_4_n_2 ;
  wire \mul_ln39_22_reg_861[23]_i_5_n_2 ;
  wire \mul_ln39_22_reg_861[27]_i_2_n_2 ;
  wire \mul_ln39_22_reg_861[27]_i_3_n_2 ;
  wire \mul_ln39_22_reg_861[27]_i_4_n_2 ;
  wire \mul_ln39_22_reg_861[27]_i_5_n_2 ;
  wire \mul_ln39_22_reg_861[31]_i_2_n_2 ;
  wire \mul_ln39_22_reg_861[31]_i_3_n_2 ;
  wire \mul_ln39_22_reg_861[31]_i_4_n_2 ;
  wire \mul_ln39_22_reg_861[31]_i_5_n_2 ;
  wire \mul_ln39_22_reg_861_reg[19]_i_1_n_2 ;
  wire \mul_ln39_22_reg_861_reg[19]_i_1_n_3 ;
  wire \mul_ln39_22_reg_861_reg[19]_i_1_n_4 ;
  wire \mul_ln39_22_reg_861_reg[19]_i_1_n_5 ;
  wire \mul_ln39_22_reg_861_reg[23]_i_1_n_2 ;
  wire \mul_ln39_22_reg_861_reg[23]_i_1_n_3 ;
  wire \mul_ln39_22_reg_861_reg[23]_i_1_n_4 ;
  wire \mul_ln39_22_reg_861_reg[23]_i_1_n_5 ;
  wire \mul_ln39_22_reg_861_reg[27]_i_1_n_2 ;
  wire \mul_ln39_22_reg_861_reg[27]_i_1_n_3 ;
  wire \mul_ln39_22_reg_861_reg[27]_i_1_n_4 ;
  wire \mul_ln39_22_reg_861_reg[27]_i_1_n_5 ;
  wire \mul_ln39_22_reg_861_reg[31]_i_1_n_3 ;
  wire \mul_ln39_22_reg_861_reg[31]_i_1_n_4 ;
  wire \mul_ln39_22_reg_861_reg[31]_i_1_n_5 ;
  wire tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_154;
  wire tmp_product__0_n_155;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_i_17_n_2;
  wire tmp_product_i_18__0_n_2;
  wire tmp_product_i_19__0_n_2;
  wire tmp_product_i_20__0_n_2;
  wire tmp_product_i_21__0_n_2;
  wire tmp_product_i_22__0_n_2;
  wire tmp_product_i_23__0_n_2;
  wire tmp_product_i_24__0_n_2;
  wire tmp_product_i_25__0_n_2;
  wire tmp_product_i_26__0_n_2;
  wire tmp_product_i_27__0_n_2;
  wire tmp_product_i_28__0_n_2;
  wire tmp_product_i_29__0_n_2;
  wire tmp_product_i_30__0_n_2;
  wire tmp_product_i_31__0_n_2;
  wire tmp_product_i_32__0_n_2;
  wire tmp_product_i_33__3_n_2;
  wire tmp_product_i_51__2_n_2;
  wire tmp_product_i_52__2_n_2;
  wire tmp_product_i_53__2_n_2;
  wire tmp_product_i_54__1_n_2;
  wire tmp_product_i_55__1_n_2;
  wire tmp_product_i_56__1_n_2;
  wire tmp_product_i_57__1_n_2;
  wire tmp_product_i_58__1_n_2;
  wire tmp_product_i_59__1_n_2;
  wire tmp_product_i_60__1_n_2;
  wire tmp_product_i_61__1_n_2;
  wire tmp_product_i_62__1_n_2;
  wire tmp_product_i_63__1_n_2;
  wire tmp_product_i_64__1_n_2;
  wire tmp_product_i_65__1_n_2;
  wire tmp_product_i_66__1_n_2;
  wire tmp_product_i_67_n_2;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_154;
  wire tmp_product_n_155;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_mul_ln39_22_reg_861_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({buff0_reg_i_1_n_2,buff0_reg_i_1_n_2,buff0_reg_i_1_n_2,buff0_reg_i_1_n_2,buff0_reg_i_2_n_2,buff0_reg_i_3_n_2,buff0_reg_i_4_n_2,buff0_reg_i_5_n_2,buff0_reg_i_6_n_2,buff0_reg_i_7_n_2,buff0_reg_i_8_n_2,buff0_reg_i_9_n_2,buff0_reg_i_10_n_2,buff0_reg_i_11_n_2,buff0_reg_i_12_n_2,buff0_reg_i_13_n_2,buff0_reg_i_14_n_2,buff0_reg_i_15_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_107),
        .Q(D[0]),
        .R(1'b0));
  FDRE \buff0_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_97),
        .Q(D[10]),
        .R(1'b0));
  FDRE \buff0_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_96),
        .Q(D[11]),
        .R(1'b0));
  FDRE \buff0_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_95),
        .Q(D[12]),
        .R(1'b0));
  FDRE \buff0_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_94),
        .Q(D[13]),
        .R(1'b0));
  FDRE \buff0_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_93),
        .Q(D[14]),
        .R(1'b0));
  FDRE \buff0_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_92),
        .Q(D[15]),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff0_reg[16]__0_n_2 ),
        .R(1'b0));
  FDRE \buff0_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_106),
        .Q(D[1]),
        .R(1'b0));
  FDRE \buff0_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_105),
        .Q(D[2]),
        .R(1'b0));
  FDRE \buff0_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_104),
        .Q(D[3]),
        .R(1'b0));
  FDRE \buff0_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_103),
        .Q(D[4]),
        .R(1'b0));
  FDRE \buff0_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_102),
        .Q(D[5]),
        .R(1'b0));
  FDRE \buff0_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_101),
        .Q(D[6]),
        .R(1'b0));
  FDRE \buff0_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_100),
        .Q(D[7]),
        .R(1'b0));
  FDRE \buff0_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_99),
        .Q(D[8]),
        .R(1'b0));
  FDRE \buff0_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_383_ce),
        .D(tmp_product__0_n_98),
        .Q(D[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_1
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_16__3_n_2),
        .I3(buff0_reg_0[31]),
        .I4(buff0_reg_1[31]),
        .O(buff0_reg_i_1_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_10
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_25__3_n_2),
        .I3(buff0_reg_0[22]),
        .I4(buff0_reg_1[22]),
        .O(buff0_reg_i_10_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_11
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_26__3_n_2),
        .I3(buff0_reg_0[21]),
        .I4(buff0_reg_1[21]),
        .O(buff0_reg_i_11_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_12
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_27__3_n_2),
        .I3(buff0_reg_0[20]),
        .I4(buff0_reg_1[20]),
        .O(buff0_reg_i_12_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_13
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_28__3_n_2),
        .I3(buff0_reg_0[19]),
        .I4(buff0_reg_1[19]),
        .O(buff0_reg_i_13_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_14
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_29__3_n_2),
        .I3(buff0_reg_0[18]),
        .I4(buff0_reg_1[18]),
        .O(buff0_reg_i_14_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_15
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_30__3_n_2),
        .I3(buff0_reg_0[17]),
        .I4(buff0_reg_1[17]),
        .O(buff0_reg_i_15_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_16__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[31]),
        .I2(buff0_reg_4[31]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[31]),
        .O(buff0_reg_i_16__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_17__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[30]),
        .I2(buff0_reg_4[30]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[30]),
        .O(buff0_reg_i_17__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_18__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[29]),
        .I2(buff0_reg_4[29]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[29]),
        .O(buff0_reg_i_18__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_19__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[28]),
        .I2(buff0_reg_4[28]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[28]),
        .O(buff0_reg_i_19__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_2
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_17__3_n_2),
        .I3(buff0_reg_0[30]),
        .I4(buff0_reg_1[30]),
        .O(buff0_reg_i_2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_20__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[27]),
        .I2(buff0_reg_4[27]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[27]),
        .O(buff0_reg_i_20__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_21__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[26]),
        .I2(buff0_reg_4[26]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[26]),
        .O(buff0_reg_i_21__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_22__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[25]),
        .I2(buff0_reg_4[25]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[25]),
        .O(buff0_reg_i_22__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_23__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[24]),
        .I2(buff0_reg_4[24]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[24]),
        .O(buff0_reg_i_23__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_24__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[23]),
        .I2(buff0_reg_4[23]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[23]),
        .O(buff0_reg_i_24__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_25__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[22]),
        .I2(buff0_reg_4[22]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[22]),
        .O(buff0_reg_i_25__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_26__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[21]),
        .I2(buff0_reg_4[21]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[21]),
        .O(buff0_reg_i_26__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_27__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[20]),
        .I2(buff0_reg_4[20]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[20]),
        .O(buff0_reg_i_27__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_28__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[19]),
        .I2(buff0_reg_4[19]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[19]),
        .O(buff0_reg_i_28__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_29__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[18]),
        .I2(buff0_reg_4[18]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[18]),
        .O(buff0_reg_i_29__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_3
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_18__3_n_2),
        .I3(buff0_reg_0[29]),
        .I4(buff0_reg_1[29]),
        .O(buff0_reg_i_3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    buff0_reg_i_30__3
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[17]),
        .I2(buff0_reg_4[17]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[17]),
        .O(buff0_reg_i_30__3_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_4
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_19__3_n_2),
        .I3(buff0_reg_0[28]),
        .I4(buff0_reg_1[28]),
        .O(buff0_reg_i_4_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_5
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_20__3_n_2),
        .I3(buff0_reg_0[27]),
        .I4(buff0_reg_1[27]),
        .O(buff0_reg_i_5_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_6
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_21__3_n_2),
        .I3(buff0_reg_0[26]),
        .I4(buff0_reg_1[26]),
        .O(buff0_reg_i_6_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_7
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_22__3_n_2),
        .I3(buff0_reg_0[25]),
        .I4(buff0_reg_1[25]),
        .O(buff0_reg_i_7_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_8
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_23__3_n_2),
        .I3(buff0_reg_0[24]),
        .I4(buff0_reg_1[24]),
        .O(buff0_reg_i_8_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    buff0_reg_i_9
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(buff0_reg_i_24__3_n_2),
        .I3(buff0_reg_0[23]),
        .I4(buff0_reg_1[23]),
        .O(buff0_reg_i_9_n_2));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[19]_i_2 
       (.I0(buff0_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln39_22_reg_861[19]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[19]_i_3 
       (.I0(buff0_reg_n_106),
        .I1(tmp_product_n_106),
        .O(\mul_ln39_22_reg_861[19]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[19]_i_4 
       (.I0(buff0_reg_n_107),
        .I1(tmp_product_n_107),
        .O(\mul_ln39_22_reg_861[19]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[23]_i_2 
       (.I0(buff0_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln39_22_reg_861[23]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[23]_i_3 
       (.I0(buff0_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln39_22_reg_861[23]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[23]_i_4 
       (.I0(buff0_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln39_22_reg_861[23]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[23]_i_5 
       (.I0(buff0_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln39_22_reg_861[23]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[27]_i_2 
       (.I0(buff0_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln39_22_reg_861[27]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[27]_i_3 
       (.I0(buff0_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln39_22_reg_861[27]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[27]_i_4 
       (.I0(buff0_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln39_22_reg_861[27]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[27]_i_5 
       (.I0(buff0_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln39_22_reg_861[27]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[31]_i_2 
       (.I0(buff0_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln39_22_reg_861[31]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[31]_i_3 
       (.I0(buff0_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln39_22_reg_861[31]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[31]_i_4 
       (.I0(buff0_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln39_22_reg_861[31]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln39_22_reg_861[31]_i_5 
       (.I0(buff0_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln39_22_reg_861[31]_i_5_n_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln39_22_reg_861_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln39_22_reg_861_reg[19]_i_1_n_2 ,\mul_ln39_22_reg_861_reg[19]_i_1_n_3 ,\mul_ln39_22_reg_861_reg[19]_i_1_n_4 ,\mul_ln39_22_reg_861_reg[19]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_105,buff0_reg_n_106,buff0_reg_n_107,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln39_22_reg_861[19]_i_2_n_2 ,\mul_ln39_22_reg_861[19]_i_3_n_2 ,\mul_ln39_22_reg_861[19]_i_4_n_2 ,\buff0_reg[16]__0_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln39_22_reg_861_reg[23]_i_1 
       (.CI(\mul_ln39_22_reg_861_reg[19]_i_1_n_2 ),
        .CO({\mul_ln39_22_reg_861_reg[23]_i_1_n_2 ,\mul_ln39_22_reg_861_reg[23]_i_1_n_3 ,\mul_ln39_22_reg_861_reg[23]_i_1_n_4 ,\mul_ln39_22_reg_861_reg[23]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104}),
        .O(D[23:20]),
        .S({\mul_ln39_22_reg_861[23]_i_2_n_2 ,\mul_ln39_22_reg_861[23]_i_3_n_2 ,\mul_ln39_22_reg_861[23]_i_4_n_2 ,\mul_ln39_22_reg_861[23]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln39_22_reg_861_reg[27]_i_1 
       (.CI(\mul_ln39_22_reg_861_reg[23]_i_1_n_2 ),
        .CO({\mul_ln39_22_reg_861_reg[27]_i_1_n_2 ,\mul_ln39_22_reg_861_reg[27]_i_1_n_3 ,\mul_ln39_22_reg_861_reg[27]_i_1_n_4 ,\mul_ln39_22_reg_861_reg[27]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100}),
        .O(D[27:24]),
        .S({\mul_ln39_22_reg_861[27]_i_2_n_2 ,\mul_ln39_22_reg_861[27]_i_3_n_2 ,\mul_ln39_22_reg_861[27]_i_4_n_2 ,\mul_ln39_22_reg_861[27]_i_5_n_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln39_22_reg_861_reg[31]_i_1 
       (.CI(\mul_ln39_22_reg_861_reg[27]_i_1_n_2 ),
        .CO({\NLW_mul_ln39_22_reg_861_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln39_22_reg_861_reg[31]_i_1_n_3 ,\mul_ln39_22_reg_861_reg[31]_i_1_n_4 ,\mul_ln39_22_reg_861_reg[31]_i_1_n_5 }),
        .CYINIT(1'b0),
        .DI({1'b0,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96}),
        .O(D[31:28]),
        .S({\mul_ln39_22_reg_861[31]_i_2_n_2 ,\mul_ln39_22_reg_861[31]_i_3_n_2 ,\mul_ln39_22_reg_861[31]_i_4_n_2 ,\mul_ln39_22_reg_861[31]_i_5_n_2 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product_i_17_n_2,tmp_product_i_18__0_n_2,tmp_product_i_19__0_n_2,tmp_product_i_20__0_n_2,tmp_product_i_21__0_n_2,tmp_product_i_22__0_n_2,tmp_product_i_23__0_n_2,tmp_product_i_24__0_n_2,tmp_product_i_25__0_n_2,tmp_product_i_26__0_n_2,tmp_product_i_27__0_n_2,tmp_product_i_28__0_n_2,tmp_product_i_29__0_n_2,tmp_product_i_30__0_n_2,tmp_product_i_31__0_n_2,tmp_product_i_32__0_n_2,tmp_product_i_33__3_n_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_383_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153,tmp_product_n_154,tmp_product_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,tmp_product_i_17_n_2,tmp_product_i_18__0_n_2,tmp_product_i_19__0_n_2,tmp_product_i_20__0_n_2,tmp_product_i_21__0_n_2,tmp_product_i_22__0_n_2,tmp_product_i_23__0_n_2,tmp_product_i_24__0_n_2,tmp_product_i_25__0_n_2,tmp_product_i_26__0_n_2,tmp_product_i_27__0_n_2,tmp_product_i_28__0_n_2,tmp_product_i_29__0_n_2,tmp_product_i_30__0_n_2,tmp_product_i_31__0_n_2,tmp_product_i_32__0_n_2,tmp_product_i_33__3_n_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105,tmp_product__0_n_106,tmp_product__0_n_107}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153,tmp_product__0_n_154,tmp_product__0_n_155}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_17
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_51__2_n_2),
        .I3(buff0_reg_0[16]),
        .I4(buff0_reg_1[16]),
        .O(tmp_product_i_17_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_18__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_52__2_n_2),
        .I3(buff0_reg_0[15]),
        .I4(buff0_reg_1[15]),
        .O(tmp_product_i_18__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_19__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_53__2_n_2),
        .I3(buff0_reg_0[14]),
        .I4(buff0_reg_1[14]),
        .O(tmp_product_i_19__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_20__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_54__1_n_2),
        .I3(buff0_reg_0[13]),
        .I4(buff0_reg_1[13]),
        .O(tmp_product_i_20__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_21__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_55__1_n_2),
        .I3(buff0_reg_0[12]),
        .I4(buff0_reg_1[12]),
        .O(tmp_product_i_21__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_22__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_56__1_n_2),
        .I3(buff0_reg_0[11]),
        .I4(buff0_reg_1[11]),
        .O(tmp_product_i_22__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_23__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_57__1_n_2),
        .I3(buff0_reg_0[10]),
        .I4(buff0_reg_1[10]),
        .O(tmp_product_i_23__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_24__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_58__1_n_2),
        .I3(buff0_reg_0[9]),
        .I4(buff0_reg_1[9]),
        .O(tmp_product_i_24__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_25__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_59__1_n_2),
        .I3(buff0_reg_0[8]),
        .I4(buff0_reg_1[8]),
        .O(tmp_product_i_25__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_26__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_60__1_n_2),
        .I3(buff0_reg_0[7]),
        .I4(buff0_reg_1[7]),
        .O(tmp_product_i_26__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_27__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_61__1_n_2),
        .I3(buff0_reg_0[6]),
        .I4(buff0_reg_1[6]),
        .O(tmp_product_i_27__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_28__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_62__1_n_2),
        .I3(buff0_reg_0[5]),
        .I4(buff0_reg_1[5]),
        .O(tmp_product_i_28__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_29__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_63__1_n_2),
        .I3(buff0_reg_0[4]),
        .I4(buff0_reg_1[4]),
        .O(tmp_product_i_29__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_30__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_64__1_n_2),
        .I3(buff0_reg_0[3]),
        .I4(buff0_reg_1[3]),
        .O(tmp_product_i_30__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_31__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_65__1_n_2),
        .I3(buff0_reg_0[2]),
        .I4(buff0_reg_1[2]),
        .O(tmp_product_i_31__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_32__0
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_66__1_n_2),
        .I3(buff0_reg_0[1]),
        .I4(buff0_reg_1[1]),
        .O(tmp_product_i_32__0_n_2));
  LUT5 #(
    .INIT(32'hFEDC3210)) 
    tmp_product_i_33__3
       (.I0(tmp_product__0_0),
        .I1(grp_fu_391_p024_out),
        .I2(tmp_product_i_67_n_2),
        .I3(buff0_reg_0[0]),
        .I4(buff0_reg_1[0]),
        .O(tmp_product_i_33__3_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_51__2
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[16]),
        .I2(buff0_reg_4[16]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[16]),
        .O(tmp_product_i_51__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_52__2
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[15]),
        .I2(buff0_reg_4[15]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[15]),
        .O(tmp_product_i_52__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_53__2
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[14]),
        .I2(buff0_reg_4[14]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[14]),
        .O(tmp_product_i_53__2_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_54__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[13]),
        .I2(buff0_reg_4[13]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[13]),
        .O(tmp_product_i_54__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_55__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[12]),
        .I2(buff0_reg_4[12]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[12]),
        .O(tmp_product_i_55__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_56__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[11]),
        .I2(buff0_reg_4[11]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[11]),
        .O(tmp_product_i_56__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_57__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[10]),
        .I2(buff0_reg_4[10]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[10]),
        .O(tmp_product_i_57__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_58__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[9]),
        .I2(buff0_reg_4[9]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[9]),
        .O(tmp_product_i_58__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_59__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[8]),
        .I2(buff0_reg_4[8]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[8]),
        .O(tmp_product_i_59__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_60__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[7]),
        .I2(buff0_reg_4[7]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[7]),
        .O(tmp_product_i_60__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_61__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[6]),
        .I2(buff0_reg_4[6]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[6]),
        .O(tmp_product_i_61__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_62__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[5]),
        .I2(buff0_reg_4[5]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[5]),
        .O(tmp_product_i_62__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_63__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[4]),
        .I2(buff0_reg_4[4]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[4]),
        .O(tmp_product_i_63__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_64__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[3]),
        .I2(buff0_reg_4[3]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[3]),
        .O(tmp_product_i_64__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_65__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[2]),
        .I2(buff0_reg_4[2]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[2]),
        .O(tmp_product_i_65__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_66__1
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[1]),
        .I2(buff0_reg_4[1]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[1]),
        .O(tmp_product_i_66__1_n_2));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    tmp_product_i_67
       (.I0(buff0_reg_2),
        .I1(buff0_reg_3[0]),
        .I2(buff0_reg_4[0]),
        .I3(buff0_reg_5),
        .I4(buff0_reg_6[0]),
        .O(tmp_product_i_67_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both
   (ack_in_t_reg_0,
    E,
    Q,
    \data_p1_reg[31]_0 ,
    SS,
    ap_clk,
    grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg,
    icmp_ln26_fu_132_p20_in,
    \q0_reg[3] ,
    \q0_reg[3]_0 ,
    in_a_store_data_we0,
    in_a_TVALID,
    in_a_TDATA);
  output ack_in_t_reg_0;
  output [0:0]E;
  output [0:0]Q;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SS;
  input ap_clk;
  input grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  input icmp_ln26_fu_132_p20_in;
  input [1:0]\q0_reg[3] ;
  input [0:0]\q0_reg[3]_0 ;
  input in_a_store_data_we0;
  input in_a_TVALID;
  input [31:0]in_a_TDATA;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ack_in_t_i_2_n_2;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg;
  wire icmp_ln26_fu_132_p20_in;
  wire [31:0]in_a_TDATA;
  wire in_a_TVALID;
  wire in_a_store_data_we0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [31:0]p_0_in;
  wire [1:0]\q0_reg[3] ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(in_a_TVALID),
        .I1(in_a_store_data_we0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(ack_in_t_reg_0),
        .I1(in_a_TVALID),
        .I2(in_a_store_data_we0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hF5D1F5F1)) 
    ack_in_t_i_2
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(ack_in_t_reg_0),
        .I3(in_a_store_data_we0),
        .I4(in_a_TVALID),
        .O(ack_in_t_i_2_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_2_n_2),
        .Q(ack_in_t_reg_0),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[0]),
        .O(p_0_in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[10]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[11]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[12]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[13]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[14]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[15]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[16]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[17]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[18]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[19]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[1]),
        .O(p_0_in[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[20]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[21]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[22]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[23]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[24]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[25]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[26]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[27]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[28]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[29]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[2]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[30]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'h7140)) 
    \data_p1[31]_i_1__0 
       (.I0(state__0[1]),
        .I1(state__0[0]),
        .I2(in_a_store_data_we0),
        .I3(in_a_TVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2__0 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[31]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__4 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[5]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[7]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[8]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(in_a_TDATA[9]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[0]),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[1]),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__0 
       (.I0(in_a_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TDATA[9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFC8000000C800)) 
    \q0[3]_i_1__0 
       (.I0(Q),
        .I1(grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364_ap_start_reg),
        .I2(icmp_ln26_fu_132_p20_in),
        .I3(\q0_reg[3] [0]),
        .I4(\q0_reg[3] [1]),
        .I5(\q0_reg[3]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1__0 
       (.I0(in_a_store_data_we0),
        .I1(in_a_TVALID),
        .I2(ack_in_t_reg_0),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFF2F)) 
    \state[1]_i_1__0 
       (.I0(state),
        .I1(in_a_TVALID),
        .I2(Q),
        .I3(in_a_store_data_we0),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(Q),
        .R(SS));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both_2
   (result_TREADY_int_regslice,
    result_TVALID,
    D,
    ap_done,
    result_TDATA,
    SS,
    ap_clk,
    \data_p1_reg[31]_0 ,
    \data_p1_reg[31]_1 ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[30]_1 ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[29]_1 ,
    \data_p1_reg[28]_0 ,
    \data_p1_reg[28]_1 ,
    \data_p1_reg[27]_0 ,
    \data_p1_reg[27]_1 ,
    \data_p1_reg[26]_0 ,
    \data_p1_reg[26]_1 ,
    \data_p1_reg[25]_0 ,
    \data_p1_reg[25]_1 ,
    \data_p1_reg[24]_0 ,
    \data_p1_reg[24]_1 ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[23]_1 ,
    \data_p1_reg[22]_0 ,
    \data_p1_reg[22]_1 ,
    \data_p1_reg[21]_0 ,
    \data_p1_reg[21]_1 ,
    \data_p1_reg[20]_0 ,
    \data_p1_reg[20]_1 ,
    \data_p1_reg[19]_0 ,
    \data_p1_reg[19]_1 ,
    \data_p1_reg[18]_0 ,
    \data_p1_reg[18]_1 ,
    \data_p1_reg[17]_0 ,
    \data_p1_reg[17]_1 ,
    \data_p1_reg[16]_0 ,
    \data_p1_reg[16]_1 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[15]_1 ,
    \data_p1_reg[14]_0 ,
    \data_p1_reg[14]_1 ,
    \data_p1_reg[13]_0 ,
    \data_p1_reg[13]_1 ,
    \data_p1_reg[12]_0 ,
    \data_p1_reg[12]_1 ,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[11]_1 ,
    \data_p1_reg[10]_0 ,
    \data_p1_reg[10]_1 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[9]_1 ,
    \data_p1_reg[8]_0 ,
    \data_p1_reg[8]_1 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[7]_1 ,
    \data_p1_reg[6]_0 ,
    \data_p1_reg[6]_1 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[5]_1 ,
    \data_p1_reg[4]_0 ,
    \data_p1_reg[4]_1 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[3]_1 ,
    \data_p1_reg[2]_0 ,
    \data_p1_reg[2]_1 ,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[1]_1 ,
    \data_p1_reg[0]_0 ,
    \data_p1_reg[0]_1 ,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID,
    result_TREADY,
    Q,
    ap_start,
    E,
    \data_p2_reg[31]_0 );
  output result_TREADY_int_regslice;
  output result_TVALID;
  output [0:0]D;
  output ap_done;
  output [31:0]result_TDATA;
  input [0:0]SS;
  input ap_clk;
  input \data_p1_reg[31]_0 ;
  input \data_p1_reg[31]_1 ;
  input \data_p1_reg[30]_0 ;
  input \data_p1_reg[30]_1 ;
  input \data_p1_reg[29]_0 ;
  input \data_p1_reg[29]_1 ;
  input \data_p1_reg[28]_0 ;
  input \data_p1_reg[28]_1 ;
  input \data_p1_reg[27]_0 ;
  input \data_p1_reg[27]_1 ;
  input \data_p1_reg[26]_0 ;
  input \data_p1_reg[26]_1 ;
  input \data_p1_reg[25]_0 ;
  input \data_p1_reg[25]_1 ;
  input \data_p1_reg[24]_0 ;
  input \data_p1_reg[24]_1 ;
  input \data_p1_reg[23]_0 ;
  input \data_p1_reg[23]_1 ;
  input \data_p1_reg[22]_0 ;
  input \data_p1_reg[22]_1 ;
  input \data_p1_reg[21]_0 ;
  input \data_p1_reg[21]_1 ;
  input \data_p1_reg[20]_0 ;
  input \data_p1_reg[20]_1 ;
  input \data_p1_reg[19]_0 ;
  input \data_p1_reg[19]_1 ;
  input \data_p1_reg[18]_0 ;
  input \data_p1_reg[18]_1 ;
  input \data_p1_reg[17]_0 ;
  input \data_p1_reg[17]_1 ;
  input \data_p1_reg[16]_0 ;
  input \data_p1_reg[16]_1 ;
  input \data_p1_reg[15]_0 ;
  input \data_p1_reg[15]_1 ;
  input \data_p1_reg[14]_0 ;
  input \data_p1_reg[14]_1 ;
  input \data_p1_reg[13]_0 ;
  input \data_p1_reg[13]_1 ;
  input \data_p1_reg[12]_0 ;
  input \data_p1_reg[12]_1 ;
  input \data_p1_reg[11]_0 ;
  input \data_p1_reg[11]_1 ;
  input \data_p1_reg[10]_0 ;
  input \data_p1_reg[10]_1 ;
  input \data_p1_reg[9]_0 ;
  input \data_p1_reg[9]_1 ;
  input \data_p1_reg[8]_0 ;
  input \data_p1_reg[8]_1 ;
  input \data_p1_reg[7]_0 ;
  input \data_p1_reg[7]_1 ;
  input \data_p1_reg[6]_0 ;
  input \data_p1_reg[6]_1 ;
  input \data_p1_reg[5]_0 ;
  input \data_p1_reg[5]_1 ;
  input \data_p1_reg[4]_0 ;
  input \data_p1_reg[4]_1 ;
  input \data_p1_reg[3]_0 ;
  input \data_p1_reg[3]_1 ;
  input \data_p1_reg[2]_0 ;
  input \data_p1_reg[2]_1 ;
  input \data_p1_reg[1]_0 ;
  input \data_p1_reg[1]_1 ;
  input \data_p1_reg[0]_0 ;
  input \data_p1_reg[0]_1 ;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  input result_TREADY;
  input [1:0]Q;
  input ap_start;
  input [0:0]E;
  input [31:0]\data_p2_reg[31]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ack_in_t_i_1__0_n_2;
  wire ap_clk;
  wire ap_done;
  wire ap_start;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_2_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire \data_p1_reg[10]_0 ;
  wire \data_p1_reg[10]_1 ;
  wire \data_p1_reg[11]_0 ;
  wire \data_p1_reg[11]_1 ;
  wire \data_p1_reg[12]_0 ;
  wire \data_p1_reg[12]_1 ;
  wire \data_p1_reg[13]_0 ;
  wire \data_p1_reg[13]_1 ;
  wire \data_p1_reg[14]_0 ;
  wire \data_p1_reg[14]_1 ;
  wire \data_p1_reg[15]_0 ;
  wire \data_p1_reg[15]_1 ;
  wire \data_p1_reg[16]_0 ;
  wire \data_p1_reg[16]_1 ;
  wire \data_p1_reg[17]_0 ;
  wire \data_p1_reg[17]_1 ;
  wire \data_p1_reg[18]_0 ;
  wire \data_p1_reg[18]_1 ;
  wire \data_p1_reg[19]_0 ;
  wire \data_p1_reg[19]_1 ;
  wire \data_p1_reg[1]_0 ;
  wire \data_p1_reg[1]_1 ;
  wire \data_p1_reg[20]_0 ;
  wire \data_p1_reg[20]_1 ;
  wire \data_p1_reg[21]_0 ;
  wire \data_p1_reg[21]_1 ;
  wire \data_p1_reg[22]_0 ;
  wire \data_p1_reg[22]_1 ;
  wire \data_p1_reg[23]_0 ;
  wire \data_p1_reg[23]_1 ;
  wire \data_p1_reg[24]_0 ;
  wire \data_p1_reg[24]_1 ;
  wire \data_p1_reg[25]_0 ;
  wire \data_p1_reg[25]_1 ;
  wire \data_p1_reg[26]_0 ;
  wire \data_p1_reg[26]_1 ;
  wire \data_p1_reg[27]_0 ;
  wire \data_p1_reg[27]_1 ;
  wire \data_p1_reg[28]_0 ;
  wire \data_p1_reg[28]_1 ;
  wire \data_p1_reg[29]_0 ;
  wire \data_p1_reg[29]_1 ;
  wire \data_p1_reg[2]_0 ;
  wire \data_p1_reg[2]_1 ;
  wire \data_p1_reg[30]_0 ;
  wire \data_p1_reg[30]_1 ;
  wire \data_p1_reg[31]_0 ;
  wire \data_p1_reg[31]_1 ;
  wire \data_p1_reg[3]_0 ;
  wire \data_p1_reg[3]_1 ;
  wire \data_p1_reg[4]_0 ;
  wire \data_p1_reg[4]_1 ;
  wire \data_p1_reg[5]_0 ;
  wire \data_p1_reg[5]_1 ;
  wire \data_p1_reg[6]_0 ;
  wire \data_p1_reg[6]_1 ;
  wire \data_p1_reg[7]_0 ;
  wire \data_p1_reg[7]_1 ;
  wire \data_p1_reg[8]_0 ;
  wire \data_p1_reg[8]_1 ;
  wire \data_p1_reg[9]_0 ;
  wire \data_p1_reg[9]_1 ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [31:0]result_TDATA;
  wire result_TREADY;
  wire result_TREADY_int_regslice;
  wire result_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(result_TREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h3E0C0230)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(result_TREADY_int_regslice),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I4(result_TREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hF3B1F3F1)) 
    ack_in_t_i_1__0
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(result_TREADY_int_regslice),
        .I3(result_TREADY),
        .I4(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .O(ack_in_t_i_1__0_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_2),
        .Q(result_TREADY_int_regslice),
        .R(SS));
  LUT6 #(
    .INIT(64'hA80AFFFFA80AA80A)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(result_TREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ap_start),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hA80A)) 
    \ap_CS_fsm[30]_i_2 
       (.I0(Q[1]),
        .I1(result_TREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(ap_done));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[0]_0 ),
        .I4(\data_p1_reg[0]_1 ),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[10]_0 ),
        .I4(\data_p1_reg[10]_1 ),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[11]_0 ),
        .I4(\data_p1_reg[11]_1 ),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[12]_0 ),
        .I4(\data_p1_reg[12]_1 ),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[13]_0 ),
        .I4(\data_p1_reg[13]_1 ),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[14]_0 ),
        .I4(\data_p1_reg[14]_1 ),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[15]_0 ),
        .I4(\data_p1_reg[15]_1 ),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[16]_0 ),
        .I4(\data_p1_reg[16]_1 ),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[17]_0 ),
        .I4(\data_p1_reg[17]_1 ),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[18]_0 ),
        .I4(\data_p1_reg[18]_1 ),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[19]_0 ),
        .I4(\data_p1_reg[19]_1 ),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[1]_0 ),
        .I4(\data_p1_reg[1]_1 ),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[20]_0 ),
        .I4(\data_p1_reg[20]_1 ),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[21]_0 ),
        .I4(\data_p1_reg[21]_1 ),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[22]_0 ),
        .I4(\data_p1_reg[22]_1 ),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[23]_0 ),
        .I4(\data_p1_reg[23]_1 ),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[24]_0 ),
        .I4(\data_p1_reg[24]_1 ),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[25]_0 ),
        .I4(\data_p1_reg[25]_1 ),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[26]_0 ),
        .I4(\data_p1_reg[26]_1 ),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[27]_0 ),
        .I4(\data_p1_reg[27]_1 ),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[28]_0 ),
        .I4(\data_p1_reg[28]_1 ),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_0 ),
        .I4(\data_p1_reg[29]_1 ),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[2]_0 ),
        .I4(\data_p1_reg[2]_1 ),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_0 ),
        .I4(\data_p1_reg[30]_1 ),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[31]_i_1 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(result_TREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[31]_0 ),
        .I4(\data_p1_reg[31]_1 ),
        .O(\data_p1[31]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[3]_0 ),
        .I4(\data_p1_reg[3]_1 ),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[4]_0 ),
        .I4(\data_p1_reg[4]_1 ),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[5]_0 ),
        .I4(\data_p1_reg[5]_1 ),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[6]_0 ),
        .I4(\data_p1_reg[6]_1 ),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[7]_0 ),
        .I4(\data_p1_reg[7]_1 ),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[8]_0 ),
        .I4(\data_p1_reg[8]_1 ),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hFBFBFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[9]_0 ),
        .I4(\data_p1_reg[9]_1 ),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(result_TDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(result_TDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(result_TDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(result_TDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(result_TDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(result_TDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(result_TDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(result_TDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(result_TDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(result_TDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(result_TDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(result_TDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(result_TDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(result_TDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(result_TDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(result_TDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(result_TDATA[24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(result_TDATA[25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(result_TDATA[26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(result_TDATA[27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(result_TDATA[28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(result_TDATA[29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(result_TDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(result_TDATA[30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_2 ),
        .Q(result_TDATA[31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(result_TDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(result_TDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(result_TDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(result_TDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(result_TDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(result_TDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(result_TDATA[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFC000)) 
    \state[0]_i_1 
       (.I0(result_TREADY),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I2(result_TREADY_int_regslice),
        .I3(state),
        .I4(result_TVALID),
        .O(\state[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hFF2F)) 
    \state[1]_i_1 
       (.I0(state),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I2(result_TVALID),
        .I3(result_TREADY),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(result_TVALID),
        .R(SS));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0
   (Q,
    SS,
    ap_clk,
    in_a_TVALID,
    in_a_store_data_we0,
    in_a_TKEEP);
  output [3:0]Q;
  input [0:0]SS;
  input ap_clk;
  input in_a_TVALID;
  input in_a_store_data_we0;
  input [3:0]in_a_TKEEP;

  wire [3:0]Q;
  wire [0:0]SS;
  wire ack_in_t_i_1__4_n_2;
  wire ack_in_t_reg_n_2;
  wire ap_clk;
  wire \data_p1[0]_i_1__3_n_2 ;
  wire \data_p1[1]_i_1__3_n_2 ;
  wire \data_p1[2]_i_1__3_n_2 ;
  wire \data_p1[3]_i_2__1_n_2 ;
  wire [3:0]data_p2;
  wire [3:0]in_a_TKEEP;
  wire in_a_TVALID;
  wire in_a_store_data_we0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(in_a_TVALID),
        .I1(in_a_store_data_we0),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(ack_in_t_reg_n_2),
        .I1(in_a_TVALID),
        .I2(in_a_store_data_we0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hDCDCD5DD)) 
    ack_in_t_i_1__4
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_n_2),
        .I2(in_a_store_data_we0),
        .I3(in_a_TVALID),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__4_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_2),
        .Q(ack_in_t_reg_n_2),
        .R(SS));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__3 
       (.I0(in_a_TKEEP[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__3 
       (.I0(in_a_TKEEP[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__3 
       (.I0(in_a_TKEEP[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'h3A02)) 
    \data_p1[3]_i_1__3 
       (.I0(in_a_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(in_a_store_data_we0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_2__1 
       (.I0(in_a_TKEEP[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_2__1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_2 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_2 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_2 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__1_n_2 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__2 
       (.I0(in_a_TVALID),
        .I1(ack_in_t_reg_n_2),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TKEEP[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TKEEP[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TKEEP[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TKEEP[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0_1
   (Q,
    SS,
    ap_clk,
    in_a_TVALID,
    in_a_store_data_we0,
    in_a_TSTRB);
  output [3:0]Q;
  input [0:0]SS;
  input ap_clk;
  input in_a_TVALID;
  input in_a_store_data_we0;
  input [3:0]in_a_TSTRB;

  wire [3:0]Q;
  wire [0:0]SS;
  wire ack_in_t_i_1__5_n_2;
  wire ack_in_t_reg_n_2;
  wire ap_clk;
  wire \data_p1[0]_i_1__4_n_2 ;
  wire \data_p1[1]_i_1__4_n_2 ;
  wire \data_p1[2]_i_1__4_n_2 ;
  wire \data_p1[3]_i_2__2_n_2 ;
  wire [3:0]data_p2;
  wire [3:0]in_a_TSTRB;
  wire in_a_TVALID;
  wire in_a_store_data_we0;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(in_a_TVALID),
        .I1(in_a_store_data_we0),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(ack_in_t_reg_n_2),
        .I1(in_a_TVALID),
        .I2(in_a_store_data_we0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hDCDCD5DD)) 
    ack_in_t_i_1__5
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_n_2),
        .I2(in_a_store_data_we0),
        .I3(in_a_TVALID),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__5_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__5_n_2),
        .Q(ack_in_t_reg_n_2),
        .R(SS));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__4 
       (.I0(in_a_TSTRB[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__4 
       (.I0(in_a_TSTRB[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__4 
       (.I0(in_a_TSTRB[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'h3A02)) 
    \data_p1[3]_i_1__2 
       (.I0(in_a_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(in_a_store_data_we0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_2__2 
       (.I0(in_a_TSTRB[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_2__2_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__4_n_2 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__4_n_2 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_2 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__2_n_2 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[3]_i_1__3 
       (.I0(in_a_TVALID),
        .I1(ack_in_t_reg_n_2),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TSTRB[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TSTRB[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TSTRB[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in_a_TSTRB[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0_3
   (ack_in_t_reg_0,
    result_TKEEP,
    SS,
    ap_clk,
    \data_p1_reg[3]_0 ,
    result_TKEEP1,
    q0,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID,
    result_TREADY,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]result_TKEEP;
  input [0:0]SS;
  input ap_clk;
  input [3:0]\data_p1_reg[3]_0 ;
  input result_TKEEP1;
  input [3:0]q0;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  input result_TREADY;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ack_in_t_i_1__3_n_2;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_2 ;
  wire \data_p1[1]_i_1__1_n_2 ;
  wire \data_p1[2]_i_1__1_n_2 ;
  wire \data_p1[3]_i_2__0_n_2 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]data_p2;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [3:0]q0;
  wire [3:0]result_TKEEP;
  wire result_TKEEP1;
  wire result_TREADY;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(result_TREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(ack_in_t_reg_0),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I2(result_TREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hDCDCD5DD)) 
    ack_in_t_i_1__3
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_0),
        .I2(result_TREADY),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__3_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_2),
        .Q(ack_in_t_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1_reg[3]_0 [0]),
        .I1(result_TKEEP1),
        .I2(q0[0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p1_reg[3]_0 [1]),
        .I1(result_TKEEP1),
        .I2(q0[1]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p1_reg[3]_0 [2]),
        .I1(result_TKEEP1),
        .I2(q0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h3A02)) 
    \data_p1[3]_i_1__1 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(result_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[3]_i_2__0 
       (.I0(\data_p1_reg[3]_0 [3]),
        .I1(result_TKEEP1),
        .I2(q0[3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_2__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_2 ),
        .Q(result_TKEEP[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_2 ),
        .Q(result_TKEEP[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_2 ),
        .Q(result_TKEEP[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2__0_n_2 ),
        .Q(result_TKEEP[3]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized0_5
   (ack_in_t_reg_0,
    result_TSTRB,
    SS,
    ap_clk,
    \data_p1_reg[3]_0 ,
    result_TKEEP1,
    q0,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID,
    result_TREADY,
    E,
    D);
  output ack_in_t_reg_0;
  output [3:0]result_TSTRB;
  input [0:0]SS;
  input ap_clk;
  input [3:0]\data_p1_reg[3]_0 ;
  input result_TKEEP1;
  input [3:0]q0;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  input result_TREADY;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ack_in_t_i_1__2_n_2;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[3]_i_2_n_2 ;
  wire [3:0]\data_p1_reg[3]_0 ;
  wire [3:0]data_p2;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire [3:0]q0;
  wire result_TKEEP1;
  wire result_TREADY;
  wire [3:0]result_TSTRB;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(result_TREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(ack_in_t_reg_0),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I2(result_TREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hDCDCD5DD)) 
    ack_in_t_i_1__2
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_0),
        .I2(result_TREADY),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__2_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_2),
        .Q(ack_in_t_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p1_reg[3]_0 [0]),
        .I1(result_TKEEP1),
        .I2(q0[0]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p1_reg[3]_0 [1]),
        .I1(result_TKEEP1),
        .I2(q0[1]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p1_reg[3]_0 [2]),
        .I1(result_TKEEP1),
        .I2(q0[2]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h3A02)) 
    \data_p1[3]_i_1__0 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(result_TREADY),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hB8FFB8B8B800B8B8)) 
    \data_p1[3]_i_2 
       (.I0(\data_p1_reg[3]_0 [3]),
        .I1(result_TKEEP1),
        .I2(q0[3]),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_2_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(result_TSTRB[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(result_TSTRB[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(result_TSTRB[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_2_n_2 ),
        .Q(result_TSTRB[3]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized1
   (data_p1,
    ap_clk,
    SS,
    in_a_TVALID,
    in_a_store_data_we0,
    in_a_TLAST);
  output [0:0]data_p1;
  input ap_clk;
  input [0:0]SS;
  input in_a_TVALID;
  input in_a_store_data_we0;
  input [0:0]in_a_TLAST;

  wire [0:0]SS;
  wire ack_in_t_i_1__6_n_2;
  wire ack_in_t_reg_n_2;
  wire ap_clk;
  wire [0:0]data_p1;
  wire \data_p1[0]_i_1__6_n_2 ;
  wire \data_p1[0]_i_2__0_n_2 ;
  wire data_p2;
  wire \data_p2[0]_i_1__3_n_2 ;
  wire [0:0]in_a_TLAST;
  wire in_a_TVALID;
  wire in_a_store_data_we0;
  wire [1:0]next__0;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(in_a_TVALID),
        .I1(in_a_store_data_we0),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ack_in_t_reg_n_2),
        .I1(in_a_TVALID),
        .I2(in_a_store_data_we0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hDCDCD5DD)) 
    ack_in_t_i_1__6
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_n_2),
        .I2(in_a_store_data_we0),
        .I3(in_a_TVALID),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__6_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__6_n_2),
        .Q(ack_in_t_reg_n_2),
        .R(SS));
  LUT6 #(
    .INIT(64'hFABBFFFB0A880008)) 
    \data_p1[0]_i_1__6 
       (.I0(\data_p1[0]_i_2__0_n_2 ),
        .I1(in_a_TVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(in_a_store_data_we0),
        .I5(data_p1),
        .O(\data_p1[0]_i_1__6_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_2__0 
       (.I0(in_a_TLAST),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2),
        .O(\data_p1[0]_i_2__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__6_n_2 ),
        .Q(data_p1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__3 
       (.I0(in_a_TLAST),
        .I1(in_a_TVALID),
        .I2(ack_in_t_reg_n_2),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__3_n_2 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__3_n_2 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "array_mult_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult_regslice_both__parameterized1_4
   (ack_in_t_reg_0,
    data_p2,
    result_TLAST,
    SS,
    ap_clk,
    \data_p2_reg[0]_0 ,
    ap_enable_reg_pp0_iter20,
    mult_acc_last_reg_921,
    grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID,
    result_TREADY);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]result_TLAST;
  input [0:0]SS;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input ap_enable_reg_pp0_iter20;
  input mult_acc_last_reg_921;
  input grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  input result_TREADY;

  wire [0:0]SS;
  wire ack_in_t_i_1__1_n_2;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter20;
  wire \data_p1[0]_i_1__5_n_2 ;
  wire \data_p1[0]_i_2_n_2 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID;
  wire mult_acc_last_reg_921;
  wire [1:0]next__0;
  wire [0:0]result_TLAST;
  wire result_TREADY;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0320)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I1(result_TREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00F0C388)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(ack_in_t_reg_0),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I2(result_TREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hDCDCD5DD)) 
    ack_in_t_i_1__1
       (.I0(state__0[1]),
        .I1(ack_in_t_reg_0),
        .I2(result_TREADY),
        .I3(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_2));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_2),
        .Q(ack_in_t_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'hFABBFFFB0A880008)) 
    \data_p1[0]_i_1__5 
       (.I0(\data_p1[0]_i_2_n_2 ),
        .I1(grp_array_mult_Pipeline_ROWS_LOOP_fu_380_result_TVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(result_TREADY),
        .I5(result_TLAST),
        .O(\data_p1[0]_i_1__5_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(mult_acc_last_reg_921),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2),
        .O(\data_p1[0]_i_2_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__5_n_2 ),
        .Q(result_TLAST),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,array_mult,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "array_mult,Vivado 2024.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_DATA_IN_B_ARADDR,
    s_axi_DATA_IN_B_ARREADY,
    s_axi_DATA_IN_B_ARVALID,
    s_axi_DATA_IN_B_AWADDR,
    s_axi_DATA_IN_B_AWREADY,
    s_axi_DATA_IN_B_AWVALID,
    s_axi_DATA_IN_B_BREADY,
    s_axi_DATA_IN_B_BRESP,
    s_axi_DATA_IN_B_BVALID,
    s_axi_DATA_IN_B_RDATA,
    s_axi_DATA_IN_B_RREADY,
    s_axi_DATA_IN_B_RRESP,
    s_axi_DATA_IN_B_RVALID,
    s_axi_DATA_IN_B_WDATA,
    s_axi_DATA_IN_B_WREADY,
    s_axi_DATA_IN_B_WSTRB,
    s_axi_DATA_IN_B_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_a_TDATA,
    in_a_TKEEP,
    in_a_TLAST,
    in_a_TREADY,
    in_a_TSTRB,
    in_a_TVALID,
    result_TDATA,
    result_TKEEP,
    result_TLAST,
    result_TREADY,
    result_TSTRB,
    result_TVALID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [3:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [3:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARADDR" *) input [7:0]s_axi_DATA_IN_B_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARREADY" *) output s_axi_DATA_IN_B_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B ARVALID" *) input s_axi_DATA_IN_B_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWADDR" *) input [7:0]s_axi_DATA_IN_B_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWREADY" *) output s_axi_DATA_IN_B_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B AWVALID" *) input s_axi_DATA_IN_B_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BREADY" *) input s_axi_DATA_IN_B_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BRESP" *) output [1:0]s_axi_DATA_IN_B_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B BVALID" *) output s_axi_DATA_IN_B_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RDATA" *) output [31:0]s_axi_DATA_IN_B_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RREADY" *) input s_axi_DATA_IN_B_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RRESP" *) output [1:0]s_axi_DATA_IN_B_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B RVALID" *) output s_axi_DATA_IN_B_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WDATA" *) input [31:0]s_axi_DATA_IN_B_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WREADY" *) output s_axi_DATA_IN_B_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WSTRB" *) input [3:0]s_axi_DATA_IN_B_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_DATA_IN_B WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_DATA_IN_B, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_DATA_IN_B_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axi_DATA_IN_B:in_a:result, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TDATA" *) input [31:0]in_a_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TKEEP" *) input [3:0]in_a_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TLAST" *) input [0:0]in_a_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TREADY" *) output in_a_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TSTRB" *) input [3:0]in_a_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_a TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_a, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) input in_a_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TDATA" *) output [31:0]result_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TKEEP" *) output [3:0]result_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TLAST" *) output [0:0]result_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TREADY" *) input result_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TSTRB" *) output [3:0]result_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 result TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME result, TUSER_WIDTH 0, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000.0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0" *) output result_TVALID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]in_a_TDATA;
  wire [3:0]in_a_TKEEP;
  wire [0:0]in_a_TLAST;
  wire in_a_TREADY;
  wire [3:0]in_a_TSTRB;
  wire in_a_TVALID;
  wire interrupt;
  wire [31:0]result_TDATA;
  wire [3:0]result_TKEEP;
  wire [0:0]result_TLAST;
  wire result_TREADY;
  wire [3:0]result_TSTRB;
  wire result_TVALID;
  wire [3:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [3:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [9:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [7:0]s_axi_DATA_IN_B_ARADDR;
  wire s_axi_DATA_IN_B_ARREADY;
  wire s_axi_DATA_IN_B_ARVALID;
  wire [7:0]s_axi_DATA_IN_B_AWADDR;
  wire s_axi_DATA_IN_B_AWREADY;
  wire s_axi_DATA_IN_B_AWVALID;
  wire s_axi_DATA_IN_B_BREADY;
  wire s_axi_DATA_IN_B_BVALID;
  wire [31:0]s_axi_DATA_IN_B_RDATA;
  wire s_axi_DATA_IN_B_RREADY;
  wire s_axi_DATA_IN_B_RVALID;
  wire [31:0]s_axi_DATA_IN_B_WDATA;
  wire s_axi_DATA_IN_B_WREADY;
  wire [3:0]s_axi_DATA_IN_B_WSTRB;
  wire s_axi_DATA_IN_B_WVALID;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_DATA_IN_B_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_DATA_IN_B_RRESP_UNCONNECTED;

  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15] = \<const0> ;
  assign s_axi_CTRL_RDATA[14] = \<const0> ;
  assign s_axi_CTRL_RDATA[13] = \<const0> ;
  assign s_axi_CTRL_RDATA[12] = \<const0> ;
  assign s_axi_CTRL_RDATA[11] = \<const0> ;
  assign s_axi_CTRL_RDATA[10] = \<const0> ;
  assign s_axi_CTRL_RDATA[9] = \^s_axi_CTRL_RDATA [9];
  assign s_axi_CTRL_RDATA[8] = \<const0> ;
  assign s_axi_CTRL_RDATA[7] = \^s_axi_CTRL_RDATA [7];
  assign s_axi_CTRL_RDATA[6] = \<const0> ;
  assign s_axi_CTRL_RDATA[5] = \<const0> ;
  assign s_axi_CTRL_RDATA[4] = \<const0> ;
  assign s_axi_CTRL_RDATA[3:0] = \^s_axi_CTRL_RDATA [3:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  assign s_axi_DATA_IN_B_BRESP[1] = \<const0> ;
  assign s_axi_DATA_IN_B_BRESP[0] = \<const0> ;
  assign s_axi_DATA_IN_B_RRESP[1] = \<const0> ;
  assign s_axi_DATA_IN_B_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_IN_B_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_DATA_IN_B_DATA_WIDTH = "32" *) 
  (* C_S_AXI_DATA_IN_B_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "31'b0000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "31'b0000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "31'b0000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "31'b0000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "31'b0000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "31'b0000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "31'b0000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "31'b0000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "31'b0000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "31'b0000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "31'b0000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "31'b0000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "31'b0000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "31'b0000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "31'b0000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "31'b0000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "31'b0000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "31'b0000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "31'b0000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "31'b0000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "31'b0001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "31'b0010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "31'b0000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "31'b0100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "31'b1000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "31'b0000000000000000000000000001000" *) 
  (* ap_ST_fsm_state5 = "31'b0000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "31'b0000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "31'b0000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "31'b0000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "31'b0000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_array_mult inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_a_TDATA(in_a_TDATA),
        .in_a_TKEEP(in_a_TKEEP),
        .in_a_TLAST(in_a_TLAST),
        .in_a_TREADY(in_a_TREADY),
        .in_a_TSTRB(in_a_TSTRB),
        .in_a_TVALID(in_a_TVALID),
        .interrupt(interrupt),
        .result_TDATA(result_TDATA),
        .result_TKEEP(result_TKEEP),
        .result_TLAST(result_TLAST),
        .result_TREADY(result_TREADY),
        .result_TSTRB(result_TSTRB),
        .result_TVALID(result_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[3:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:10],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[1:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,1'b0,s_axi_CTRL_WSTRB[0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axi_DATA_IN_B_ARADDR({s_axi_DATA_IN_B_ARADDR[7:2],1'b0,1'b0}),
        .s_axi_DATA_IN_B_ARREADY(s_axi_DATA_IN_B_ARREADY),
        .s_axi_DATA_IN_B_ARVALID(s_axi_DATA_IN_B_ARVALID),
        .s_axi_DATA_IN_B_AWADDR({s_axi_DATA_IN_B_AWADDR[7:2],1'b0,1'b0}),
        .s_axi_DATA_IN_B_AWREADY(s_axi_DATA_IN_B_AWREADY),
        .s_axi_DATA_IN_B_AWVALID(s_axi_DATA_IN_B_AWVALID),
        .s_axi_DATA_IN_B_BREADY(s_axi_DATA_IN_B_BREADY),
        .s_axi_DATA_IN_B_BRESP(NLW_inst_s_axi_DATA_IN_B_BRESP_UNCONNECTED[1:0]),
        .s_axi_DATA_IN_B_BVALID(s_axi_DATA_IN_B_BVALID),
        .s_axi_DATA_IN_B_RDATA(s_axi_DATA_IN_B_RDATA),
        .s_axi_DATA_IN_B_RREADY(s_axi_DATA_IN_B_RREADY),
        .s_axi_DATA_IN_B_RRESP(NLW_inst_s_axi_DATA_IN_B_RRESP_UNCONNECTED[1:0]),
        .s_axi_DATA_IN_B_RVALID(s_axi_DATA_IN_B_RVALID),
        .s_axi_DATA_IN_B_WDATA(s_axi_DATA_IN_B_WDATA),
        .s_axi_DATA_IN_B_WREADY(s_axi_DATA_IN_B_WREADY),
        .s_axi_DATA_IN_B_WSTRB(s_axi_DATA_IN_B_WSTRB),
        .s_axi_DATA_IN_B_WVALID(s_axi_DATA_IN_B_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
