// Generated by CIRCT firtool-1.76.0
// VCS coverage exclude_file
module mem_65536x2(
  input  [15:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [1:0]  R0_data,
  input  [15:0] R1_addr,
  input         R1_en,
                R1_clk,
  output [1:0]  R1_data,
  input  [15:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [1:0]  W0_data
);

  reg [1:0]  Memory[0:65535];
  reg        _R0_en_d0;
  reg [15:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [15:0] _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 2'bx;
endmodule

module PHT_memory(
  input         clock,
  input  [15:0] io_addrA,
  output [15:0] io_readDataA,
  input  [15:0] io_addrB,
  output [15:0] io_readDataB,
  input  [15:0] io_addrC,
  input  [1:0]  io_writeDataC,
  input         io_writeEnableC
);

  wire [1:0] _mem_ext_R0_data;
  wire [1:0] _mem_ext_R1_data;
  mem_65536x2 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrA),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrC),
    .W0_en   (io_writeEnableC),
    .W0_clk  (clock),
    .W0_data (io_writeDataC)
  );
  assign io_readDataA = {14'h0, _mem_ext_R1_data};
  assign io_readDataB = {14'h0, _mem_ext_R0_data};
endmodule

module gshare(
  input         clock,
  input  [15:0] io_predict_GHR,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_T_NT,
                io_valid,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [15:0] io_commit_bits_GHR
);

  wire [15:0] _PHT_io_readDataA;
  wire [15:0] _PHT_io_readDataB;
  wire [15:0] hashed_predict_addr = io_predict_PC[15:0] ^ io_predict_GHR;
  wire [15:0] hashed_commit_addr = io_commit_bits_fetch_PC[15:0] ^ io_commit_bits_GHR;
  reg         io_valid_REG;
  reg  [15:0] PHT_io_addrC_REG;
  reg         PHT_io_writeEnableC_REG;
  reg         REG;
  always @(posedge clock) begin
    io_valid_REG <= io_predict_valid;
    PHT_io_addrC_REG <= hashed_commit_addr;
    PHT_io_writeEnableC_REG <= io_commit_valid;
    REG <= io_commit_bits_T_NT;
  end // always @(posedge)
  PHT_memory PHT (
    .clock           (clock),
    .io_addrA        (hashed_predict_addr),
    .io_readDataA    (_PHT_io_readDataA),
    .io_addrB        (hashed_commit_addr),
    .io_readDataB    (_PHT_io_readDataB),
    .io_addrC        (PHT_io_addrC_REG),
    .io_writeDataC
      (REG
         ? (_PHT_io_readDataB[1:0] != 2'h3
              ? _PHT_io_readDataB[1:0] + 2'h1
              : _PHT_io_readDataB[1:0])
         : (|(_PHT_io_readDataB[1:0]))
             ? _PHT_io_readDataB[1:0] - 2'h1
             : _PHT_io_readDataB[1:0]),
    .io_writeEnableC (PHT_io_writeEnableC_REG)
  );
  assign io_T_NT = _PHT_io_readDataA[1];
  assign io_valid = io_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_4096x56(
  input  [11:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [55:0] R0_data,
  input  [11:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [55:0] W0_data
);

  reg [55:0] Memory[0:4095];
  reg        _R0_en_d0;
  reg [11:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 56'bx;
endmodule

module hash_BTB_mem(
  input         clock,
                reset,
  input  [11:0] io_rd_addr,
  output        io_data_out_BTB_valid,
  output [17:0] io_data_out_BTB_tag,
  output [31:0] io_data_out_BTB_target,
  output [2:0]  io_data_out_BTB_br_type,
  output [1:0]  io_data_out_BTB_fetch_packet_index,
  input  [11:0] io_wr_addr,
  input         io_wr_en,
  input  [17:0] io_data_in_BTB_tag,
  input  [31:0] io_data_in_BTB_target,
  input  [2:0]  io_data_in_BTB_br_type,
  input  [1:0]  io_data_in_BTB_fetch_packet_index
);

  wire [55:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg         din_buff_BTB_valid;
  reg  [17:0] din_buff_BTB_tag;
  reg  [31:0] din_buff_BTB_target;
  reg  [2:0]  din_buff_BTB_br_type;
  reg  [1:0]  din_buff_BTB_fetch_packet_index;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff_BTB_valid <= 1'h0;
      din_buff_BTB_tag <= 18'h0;
      din_buff_BTB_target <= 32'h0;
      din_buff_BTB_br_type <= 3'h0;
      din_buff_BTB_fetch_packet_index <= 2'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff_BTB_valid <= 1'h1;
      din_buff_BTB_tag <= io_data_in_BTB_tag;
      din_buff_BTB_target <= io_data_in_BTB_target;
      din_buff_BTB_br_type <= io_data_in_BTB_br_type;
      din_buff_BTB_fetch_packet_index <= io_data_in_BTB_fetch_packet_index;
    end
  end // always @(posedge)
  mem_4096x56 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data
      ({io_data_in_BTB_fetch_packet_index,
        io_data_in_BTB_br_type,
        io_data_in_BTB_target,
        io_data_in_BTB_tag,
        1'h1})
  );
  assign io_data_out_BTB_valid = hazard_reg ? din_buff_BTB_valid : _mem_ext_R0_data[0];
  assign io_data_out_BTB_tag = hazard_reg ? din_buff_BTB_tag : _mem_ext_R0_data[18:1];
  assign io_data_out_BTB_target =
    hazard_reg ? din_buff_BTB_target : _mem_ext_R0_data[50:19];
  assign io_data_out_BTB_br_type =
    hazard_reg ? din_buff_BTB_br_type : _mem_ext_R0_data[53:51];
  assign io_data_out_BTB_fetch_packet_index =
    hazard_reg ? din_buff_BTB_fetch_packet_index : _mem_ext_R0_data[55:54];
endmodule

module hash_BTB(
  input         clock,
                reset,
  input  [31:0] io_predict_PC,
  input         io_predict_valid,
  output        io_BTB_hit,
                io_BTB_output_BTB_valid,
  output [31:0] io_BTB_output_BTB_target,
  output [2:0]  io_BTB_output_BTB_br_type,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input  [31:0] io_commit_bits_expected_PC
);

  wire        _BTB_memory_io_data_out_BTB_valid;
  wire [17:0] _BTB_memory_io_data_out_BTB_tag;
  wire [1:0]  _BTB_memory_io_data_out_BTB_fetch_packet_index;
  reg  [2:0]  access_fetch_packet_index;
  reg  [15:0] io_BTB_hit_REG;
  reg         io_BTB_output_BTB_valid_REG;
  always @(posedge clock) begin
    access_fetch_packet_index <= io_predict_PC[4:2];
    io_BTB_hit_REG <= io_predict_PC[31:16];
    io_BTB_output_BTB_valid_REG <= io_predict_valid;
  end // always @(posedge)
  hash_BTB_mem BTB_memory (
    .clock                              (clock),
    .reset                              (reset),
    .io_rd_addr                         (io_predict_PC[15:4]),
    .io_data_out_BTB_valid              (_BTB_memory_io_data_out_BTB_valid),
    .io_data_out_BTB_tag                (_BTB_memory_io_data_out_BTB_tag),
    .io_data_out_BTB_target             (io_BTB_output_BTB_target),
    .io_data_out_BTB_br_type            (io_BTB_output_BTB_br_type),
    .io_data_out_BTB_fetch_packet_index (_BTB_memory_io_data_out_BTB_fetch_packet_index),
    .io_wr_addr                         (io_commit_bits_fetch_PC[15:4]),
    .io_wr_en                           (io_commit_valid),
    .io_data_in_BTB_tag                 ({2'h0, io_commit_bits_fetch_PC[31:16]}),
    .io_data_in_BTB_target              (io_commit_bits_expected_PC),
    .io_data_in_BTB_br_type             (io_commit_bits_br_type),
    .io_data_in_BTB_fetch_packet_index  (io_commit_bits_fetch_packet_index)
  );
  assign io_BTB_hit =
    {2'h0, io_BTB_hit_REG} == _BTB_memory_io_data_out_BTB_tag
    & _BTB_memory_io_data_out_BTB_valid
    & {1'h0, _BTB_memory_io_data_out_BTB_fetch_packet_index} >= access_fetch_packet_index;
  assign io_BTB_output_BTB_valid = io_BTB_output_BTB_valid_REG;
endmodule

// VCS coverage exclude_file
module mem_128x39(
  input  [6:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [38:0] R0_data,
  input  [6:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [38:0] W0_data
);

  reg [38:0] Memory[0:127];
  reg        _R0_en_d0;
  reg [6:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 39'bx;
endmodule

module SDPReadWriteSmem(
  input         clock,
                reset,
  input  [6:0]  io_rd_addr,
  output [38:0] io_data_out,
  input  [6:0]  io_wr_addr,
  input         io_wr_en,
  input  [38:0] io_data_in
);

  wire [38:0] _mem_ext_R0_data;
  reg         hazard_reg;
  reg  [38:0] din_buff;
  always @(posedge clock) begin
    if (reset) begin
      hazard_reg <= 1'h0;
      din_buff <= 39'h0;
    end
    else begin
      hazard_reg <= io_rd_addr == io_wr_addr & io_wr_en;
      din_buff <= io_data_in;
    end
  end // always @(posedge)
  mem_128x39 mem_ext (
    .R0_addr (io_rd_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_wr_addr),
    .W0_en   (io_wr_en),
    .W0_clk  (clock),
    .W0_data (io_data_in)
  );
  assign io_data_out = hazard_reg ? din_buff : _mem_ext_R0_data;
endmodule

module RAS(
  input         clock,
                reset,
  input  [31:0] io_wr_addr,
  input         io_wr_valid,
                io_rd_valid,
  input  [6:0]  io_revert_NEXT,
                io_revert_TOS,
  input         io_revert_valid,
  output [31:0] io_ret_addr,
  output [6:0]  io_NEXT,
                io_TOS
);

  wire [6:0]  NOS;
  wire [38:0] _RAS_memory_io_data_out;
  reg  [6:0]  NEXT;
  reg  [6:0]  TOS;
  assign NOS = _RAS_memory_io_data_out[38:32];
  always @(posedge clock) begin
    if (reset) begin
      NEXT <= 7'h0;
      TOS <= 7'h0;
    end
    else if (io_revert_valid) begin
      NEXT <= io_revert_NEXT;
      TOS <= io_revert_TOS;
    end
    else if (io_wr_valid) begin
      NEXT <= NEXT + 7'h1;
      TOS <= NEXT;
    end
    else if (io_rd_valid)
      TOS <= NOS;
  end // always @(posedge)
  SDPReadWriteSmem RAS_memory (
    .clock       (clock),
    .reset       (reset),
    .io_rd_addr
      (io_wr_valid ? NEXT : io_rd_valid ? NOS : io_revert_valid ? io_revert_TOS : TOS),
    .io_data_out (_RAS_memory_io_data_out),
    .io_wr_addr  (NEXT),
    .io_wr_en    (io_wr_valid),
    .io_data_in  ({TOS, io_wr_addr})
  );
  assign io_ret_addr = _RAS_memory_io_data_out[31:0];
  assign io_NEXT = NEXT;
  assign io_TOS = TOS;
endmodule

module Queue1_prediction(
  input         clock,
                reset,
                io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input         io_enq_bits_T_NT,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output        io_deq_bits_T_NT,
  input         io_flush
);

  reg  [52:0] ram;
  reg         full;
  wire        io_deq_valid_0 = io_enq_valid | full;
  wire        do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_T_NT,
         io_enq_bits_GHR,
         io_enq_bits_br_type,
         io_enq_bits_target,
         io_enq_bits_hit};
    if (reset)
      full <= 1'h0;
    else
      full <=
        ~io_flush & (do_enq == (full & io_deq_ready & io_deq_valid_0) ? full : do_enq);
  end // always @(posedge)
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_hit = full ? ram[0] : io_enq_bits_hit;
  assign io_deq_bits_target = full ? ram[32:1] : io_enq_bits_target;
  assign io_deq_bits_br_type = full ? ram[35:33] : io_enq_bits_br_type;
  assign io_deq_bits_GHR = full ? ram[51:36] : io_enq_bits_GHR;
  assign io_deq_bits_T_NT = full ? ram[52] : io_enq_bits_T_NT;
endmodule

module BP(
  input         clock,
                reset,
                io_flush,
  output        io_predict_ready,
  input         io_predict_valid,
  input  [31:0] io_predict_bits_addr,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [31:0] io_RAS_update_call_addr,
  input         io_RAS_update_call,
                io_RAS_update_ret,
  output [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  output [31:0] io_RAS_read_ret_addr,
  input  [15:0] io_GHR,
  input         io_prediction_ready,
  output        io_prediction_valid,
                io_prediction_bits_hit,
  output [31:0] io_prediction_bits_target,
  output [2:0]  io_prediction_bits_br_type,
  output [15:0] io_prediction_bits_GHR,
  output        io_prediction_bits_T_NT
);

  wire        _BTB_io_BTB_hit;
  wire        _BTB_io_BTB_output_BTB_valid;
  wire [31:0] _BTB_io_BTB_output_BTB_target;
  wire [2:0]  _BTB_io_BTB_output_BTB_br_type;
  wire        _gshare_io_T_NT;
  wire        _gshare_io_valid;
  gshare gshare (
    .clock                   (clock),
    .io_predict_GHR          (io_GHR),
    .io_predict_PC           (io_predict_bits_addr),
    .io_predict_valid        (io_predict_valid),
    .io_T_NT                 (_gshare_io_T_NT),
    .io_valid                (_gshare_io_valid),
    .io_commit_valid         ((|io_commit_bits_br_type) & io_commit_valid),
    .io_commit_bits_fetch_PC (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT     (io_commit_bits_T_NT),
    .io_commit_bits_GHR      (io_commit_bits_GHR)
  );
  hash_BTB BTB (
    .clock                             (clock),
    .reset                             (reset),
    .io_predict_PC                     (io_predict_bits_addr),
    .io_predict_valid                  (io_predict_valid),
    .io_BTB_hit                        (_BTB_io_BTB_hit),
    .io_BTB_output_BTB_valid           (_BTB_io_BTB_output_BTB_valid),
    .io_BTB_output_BTB_target          (_BTB_io_BTB_output_BTB_target),
    .io_BTB_output_BTB_br_type         (_BTB_io_BTB_output_BTB_br_type),
    .io_commit_valid                   (io_commit_bits_T_NT & io_commit_valid),
    .io_commit_bits_fetch_PC           (io_commit_bits_fetch_PC),
    .io_commit_bits_br_type            (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index (io_commit_bits_fetch_packet_index),
    .io_commit_bits_expected_PC        (io_commit_bits_expected_PC)
  );
  RAS RAS (
    .clock           (clock),
    .reset           (reset),
    .io_wr_addr      (io_RAS_update_call_addr),
    .io_wr_valid     (io_RAS_update_call & ~io_commit_bits_is_misprediction),
    .io_rd_valid     (io_RAS_update_ret & ~io_commit_bits_is_misprediction),
    .io_revert_NEXT  (io_commit_bits_NEXT),
    .io_revert_TOS   (io_commit_bits_TOS),
    .io_revert_valid (io_commit_bits_is_misprediction),
    .io_ret_addr     (io_RAS_read_ret_addr),
    .io_NEXT         (io_RAS_read_NEXT),
    .io_TOS          (io_RAS_read_TOS)
  );
  Queue1_prediction prediction_skid_buffer (
    .clock               (clock),
    .reset               (reset),
    .io_enq_valid        (_BTB_io_BTB_output_BTB_valid & _gshare_io_valid),
    .io_enq_bits_hit     (_BTB_io_BTB_hit),
    .io_enq_bits_target  (_BTB_io_BTB_output_BTB_target),
    .io_enq_bits_br_type (_BTB_io_BTB_output_BTB_br_type),
    .io_enq_bits_GHR     (io_GHR),
    .io_enq_bits_T_NT    (_gshare_io_T_NT),
    .io_deq_ready        (io_prediction_ready),
    .io_deq_valid        (io_prediction_valid),
    .io_deq_bits_hit     (io_prediction_bits_hit),
    .io_deq_bits_target  (io_prediction_bits_target),
    .io_deq_bits_br_type (io_prediction_bits_br_type),
    .io_deq_bits_GHR     (io_prediction_bits_GHR),
    .io_deq_bits_T_NT    (io_prediction_bits_T_NT),
    .io_flush            (io_flush)
  );
  assign io_predict_ready = io_prediction_ready & ~io_commit_bits_is_misprediction;
endmodule

module Queue1_FTQ_entry(
  input         clock,
                reset,
                io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
                io_enq_bits_predicted_PC,
  input         io_enq_bits_T_NT,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_NEXT,
                io_enq_bits_TOS,
  input  [31:0] io_enq_bits_resolved_PC,
  input         io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_is_misprediction,
  output [31:0] io_deq_bits_predicted_PC,
  output        io_deq_bits_T_NT,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  output [1:0]  io_deq_bits_dominant_index,
  output [31:0] io_deq_bits_resolved_PC
);

  reg  [133:0] ram;
  reg          full;
  wire         io_deq_valid_0 = io_enq_valid | full;
  wire         do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_resolved_PC,
         2'h3,
         io_enq_bits_TOS,
         io_enq_bits_NEXT,
         io_enq_bits_GHR,
         io_enq_bits_br_type,
         io_enq_bits_T_NT,
         io_enq_bits_predicted_PC,
         1'h0,
         io_enq_bits_fetch_PC,
         1'h0};
    if (reset)
      full <= 1'h0;
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))
      full <= do_enq;
  end // always @(posedge)
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_valid = full & ram[0];
  assign io_deq_bits_fetch_PC = full ? ram[32:1] : io_enq_bits_fetch_PC;
  assign io_deq_bits_is_misprediction = full & ram[33];
  assign io_deq_bits_predicted_PC = full ? ram[65:34] : io_enq_bits_predicted_PC;
  assign io_deq_bits_T_NT = full ? ram[66] : io_enq_bits_T_NT;
  assign io_deq_bits_br_type = full ? ram[69:67] : io_enq_bits_br_type;
  assign io_deq_bits_GHR = full ? ram[85:70] : io_enq_bits_GHR;
  assign io_deq_bits_NEXT = full ? ram[92:86] : io_enq_bits_NEXT;
  assign io_deq_bits_TOS = full ? ram[99:93] : io_enq_bits_TOS;
  assign io_deq_bits_dominant_index = full ? ram[101:100] : 2'h3;
  assign io_deq_bits_resolved_PC = full ? ram[133:102] : io_enq_bits_resolved_PC;
endmodule

module Queue1_fetch_packet(
  input         clock,
                reset,
                io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
  input  [3:0]  io_enq_bits_instructions_0_packet_index,
  input  [5:0]  io_enq_bits_instructions_0_ROB_index,
  input  [31:0] io_enq_bits_instructions_1_instruction,
  input  [3:0]  io_enq_bits_instructions_1_packet_index,
  input  [5:0]  io_enq_bits_instructions_1_ROB_index,
  input  [31:0] io_enq_bits_instructions_2_instruction,
  input  [3:0]  io_enq_bits_instructions_2_packet_index,
  input  [5:0]  io_enq_bits_instructions_2_ROB_index,
  input  [31:0] io_enq_bits_instructions_3_instruction,
  input  [3:0]  io_enq_bits_instructions_3_packet_index,
  input  [5:0]  io_enq_bits_instructions_3_ROB_index,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index
);

  reg  [203:0] ram;
  reg          full;
  wire         io_deq_valid_0 = io_enq_valid | full;
  wire         do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_instructions_3_ROB_index,
         io_enq_bits_instructions_3_packet_index,
         io_enq_bits_instructions_3_instruction,
         io_enq_bits_instructions_2_ROB_index,
         io_enq_bits_instructions_2_packet_index,
         io_enq_bits_instructions_2_instruction,
         io_enq_bits_instructions_1_ROB_index,
         io_enq_bits_instructions_1_packet_index,
         io_enq_bits_instructions_1_instruction,
         io_enq_bits_instructions_0_ROB_index,
         io_enq_bits_instructions_0_packet_index,
         io_enq_bits_instructions_0_instruction,
         io_enq_bits_valid_bits_3,
         io_enq_bits_valid_bits_2,
         io_enq_bits_valid_bits_1,
         io_enq_bits_valid_bits_0,
         io_enq_bits_fetch_PC};
    if (reset)
      full <= 1'h0;
    else if (~(do_enq == (full & io_deq_ready & io_deq_valid_0)))
      full <= do_enq;
  end // always @(posedge)
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = full ? ram[31:0] : io_enq_bits_fetch_PC;
  assign io_deq_bits_valid_bits_0 = full ? ram[32] : io_enq_bits_valid_bits_0;
  assign io_deq_bits_valid_bits_1 = full ? ram[33] : io_enq_bits_valid_bits_1;
  assign io_deq_bits_valid_bits_2 = full ? ram[34] : io_enq_bits_valid_bits_2;
  assign io_deq_bits_valid_bits_3 = full ? ram[35] : io_enq_bits_valid_bits_3;
  assign io_deq_bits_instructions_0_instruction =
    full ? ram[67:36] : io_enq_bits_instructions_0_instruction;
  assign io_deq_bits_instructions_0_packet_index =
    full ? ram[71:68] : io_enq_bits_instructions_0_packet_index;
  assign io_deq_bits_instructions_0_ROB_index =
    full ? ram[77:72] : io_enq_bits_instructions_0_ROB_index;
  assign io_deq_bits_instructions_1_instruction =
    full ? ram[109:78] : io_enq_bits_instructions_1_instruction;
  assign io_deq_bits_instructions_1_packet_index =
    full ? ram[113:110] : io_enq_bits_instructions_1_packet_index;
  assign io_deq_bits_instructions_1_ROB_index =
    full ? ram[119:114] : io_enq_bits_instructions_1_ROB_index;
  assign io_deq_bits_instructions_2_instruction =
    full ? ram[151:120] : io_enq_bits_instructions_2_instruction;
  assign io_deq_bits_instructions_2_packet_index =
    full ? ram[155:152] : io_enq_bits_instructions_2_packet_index;
  assign io_deq_bits_instructions_2_ROB_index =
    full ? ram[161:156] : io_enq_bits_instructions_2_ROB_index;
  assign io_deq_bits_instructions_3_instruction =
    full ? ram[193:162] : io_enq_bits_instructions_3_instruction;
  assign io_deq_bits_instructions_3_packet_index =
    full ? ram[197:194] : io_enq_bits_instructions_3_packet_index;
  assign io_deq_bits_instructions_3_ROB_index =
    full ? ram[203:198] : io_enq_bits_instructions_3_ROB_index;
endmodule

module predecoder(
  input         clock,
                reset,
                io_flush,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC,
  output        io_prediction_ready,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [2:0]  io_prediction_bits_br_type,
  input  [15:0] io_prediction_bits_GHR,
  input         io_prediction_bits_T_NT,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  input  [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  input  [31:0] io_RAS_read_ret_addr,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [3:0]  io_commit_bits_RAT_index,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_predictions_ready,
  output        io_predictions_valid,
                io_predictions_bits_valid,
  output [31:0] io_predictions_bits_fetch_PC,
  output        io_predictions_bits_is_misprediction,
  output [31:0] io_predictions_bits_predicted_PC,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [15:0] io_predictions_bits_GHR,
  output [6:0]  io_predictions_bits_NEXT,
                io_predictions_bits_TOS,
  output [1:0]  io_predictions_bits_dominant_index,
  output [31:0] io_predictions_bits_resolved_PC,
  input         io_final_fetch_packet_ready,
  output        io_final_fetch_packet_valid,
  output [31:0] io_final_fetch_packet_bits_fetch_PC,
  output        io_final_fetch_packet_bits_valid_bits_0,
                io_final_fetch_packet_bits_valid_bits_1,
                io_final_fetch_packet_bits_valid_bits_2,
                io_final_fetch_packet_bits_valid_bits_3,
  output [31:0] io_final_fetch_packet_bits_instructions_0_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_1_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_2_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0] io_final_fetch_packet_bits_instructions_3_instruction,
  output [3:0]  io_final_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]  io_final_fetch_packet_bits_instructions_3_ROB_index,
  output [15:0] io_GHR,
  output [31:0] io_RAS_update_call_addr,
  output        io_RAS_update_call,
                io_RAS_update_ret
);

  wire             io_prediction_ready_0;
  wire             is_JALR;
  wire             is_JAL;
  wire             _is_BTB_taken_T_9 = io_prediction_valid & io_prediction_bits_hit;
  wire             curr_is_JAL =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;
  wire             curr_is_JALR =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;
  wire             curr_is_BRANCH =
    io_fetch_packet_bits_instructions_3_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_3 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_2 =
    io_fetch_packet_bits_instructions_3_instruction[11:7] == 5'h1;
  wire             is_taken =
    curr_is_BRANCH & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR
    | curr_is_JAL;
  wire             is_control_3 = curr_is_BRANCH | curr_is_JAL | curr_is_JALR;
  wire             curr_is_JAL_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;
  wire             curr_is_JALR_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;
  wire             curr_is_BRANCH_1 =
    io_fetch_packet_bits_instructions_2_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_2 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_6 =
    io_fetch_packet_bits_instructions_2_instruction[11:7] == 5'h1;
  wire             T_NT_2 =
    curr_is_BRANCH_1 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR_1
    | curr_is_JAL_1;
  wire             is_control_2 = curr_is_BRANCH_1 | curr_is_JAL_1 | curr_is_JALR_1;
  wire             curr_is_JAL_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;
  wire             curr_is_JALR_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;
  wire             curr_is_BRANCH_2 =
    io_fetch_packet_bits_instructions_1_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_1 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_10 =
    io_fetch_packet_bits_instructions_1_instruction[11:7] == 5'h1;
  wire             T_NT_1 =
    curr_is_BRANCH_2 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR_2
    | curr_is_JAL_2;
  wire             curr_is_JAL_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h1B
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;
  wire             curr_is_JALR_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h19
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;
  wire             curr_is_BRANCH_3 =
    io_fetch_packet_bits_instructions_0_instruction[6:2] == 5'h18
    & io_fetch_packet_bits_valid_bits_0 & io_fetch_packet_valid;
  wire             _curr_is_CALL_T_14 =
    io_fetch_packet_bits_instructions_0_instruction[11:7] == 5'h1;
  wire             T_NT_0 =
    curr_is_BRANCH_3 & _is_BTB_taken_T_9 & io_prediction_bits_T_NT | curr_is_JALR_3
    | curr_is_JAL_3;
  assign is_JAL =
    T_NT_0
      ? curr_is_JAL_3
      : T_NT_1 ? curr_is_JAL_2 : T_NT_2 ? curr_is_JAL_1 : is_taken & curr_is_JAL;
  assign is_JALR =
    T_NT_0
      ? curr_is_JALR_3
      : T_NT_1 ? curr_is_JALR_2 : T_NT_2 ? curr_is_JALR_1 : is_taken & curr_is_JALR;
  wire             is_BRANCH =
    T_NT_0
      ? curr_is_BRANCH_3
      : T_NT_1 ? curr_is_BRANCH_2 : T_NT_2 ? curr_is_BRANCH_1 : is_taken & curr_is_BRANCH;
  wire             is_RET =
    T_NT_0
      ? is_JALR & io_fetch_packet_bits_instructions_0_instruction[11:7] == 5'h0
        & io_fetch_packet_bits_instructions_0_instruction[19:15] == 5'h1
      : T_NT_1
          ? is_JALR & io_fetch_packet_bits_instructions_1_instruction[11:7] == 5'h0
            & io_fetch_packet_bits_instructions_1_instruction[19:15] == 5'h1
          : T_NT_2
              ? is_JALR & io_fetch_packet_bits_instructions_2_instruction[11:7] == 5'h0
                & io_fetch_packet_bits_instructions_2_instruction[19:15] == 5'h1
              : is_taken & is_JALR
                & io_fetch_packet_bits_instructions_3_instruction[11:7] == 5'h0
                & io_fetch_packet_bits_instructions_3_instruction[19:15] == 5'h1;
  wire             is_CALL =
    T_NT_0
      ? is_JALR & _curr_is_CALL_T_14 | is_JAL & _curr_is_CALL_T_14
      : T_NT_1
          ? is_JALR & _curr_is_CALL_T_10 | is_JAL & _curr_is_CALL_T_10
          : T_NT_2
              ? is_JALR & _curr_is_CALL_T_6 | is_JAL & _curr_is_CALL_T_6
              : is_taken & (is_JALR & _curr_is_CALL_T_2 | is_JAL & _curr_is_CALL_T_2);
  wire [1:0]       dominant_branch_index =
    T_NT_0 ? 2'h0 : T_NT_1 ? 2'h1 : {1'h1, ~T_NT_2};
  wire [3:0][31:0] _GEN =
    {{io_fetch_packet_bits_instructions_3_instruction},
     {io_fetch_packet_bits_instructions_2_instruction},
     {io_fetch_packet_bits_instructions_1_instruction},
     {io_fetch_packet_bits_instructions_0_instruction}};
  wire [31:0]      masked_addr = io_fetch_packet_bits_fetch_PC & 32'hFFFFFFF0;
  wire [8:0]       _GEN_0 = {9{_GEN[dominant_branch_index][31]}};
  wire [20:0]      imm_imm =
    _GEN[dominant_branch_index][6:0] == 7'h63
      ? {{9{_GEN[dominant_branch_index][31]}},
         _GEN[dominant_branch_index][7],
         _GEN[dominant_branch_index][30:25],
         _GEN[dominant_branch_index][11:8],
         1'h0}
      : _GEN[dominant_branch_index][6:0] == 7'h6F
          ? {_GEN[dominant_branch_index][31],
             _GEN[dominant_branch_index][19:12],
             _GEN[dominant_branch_index][20],
             _GEN[dominant_branch_index][30:21],
             1'h0}
          : _GEN[dominant_branch_index][6:0] == 7'h13
            | _GEN[dominant_branch_index][6:0] == 7'h3
            | _GEN[dominant_branch_index][6:0] == 7'h67
              ? {_GEN_0, _GEN[dominant_branch_index][31:20]}
              : _GEN[dominant_branch_index][6:0] == 7'h23
                  ? {_GEN_0,
                     _GEN[dominant_branch_index][31:25],
                     _GEN[dominant_branch_index][11:7]}
                  : _GEN[dominant_branch_index][6:0] == 7'h17
                    | _GEN[dominant_branch_index][6:0] == 7'h37
                      ? {_GEN[dominant_branch_index][31],
                         _GEN[dominant_branch_index][31:12]}
                      : 21'h0;
  wire [31:0]      imm = is_RET | ~is_JAL ? 32'h0 : {{11{imm_imm[20]}}, imm_imm};
  wire [31:0]      _GEN_1 = {28'h0, dominant_branch_index, 2'h0};
  wire [31:0]      target_address =
    is_RET
      ? io_RAS_read_ret_addr
      : is_JAL
          ? imm + masked_addr + _GEN_1
          : is_JALR & io_prediction_bits_hit & io_prediction_valid | is_BRANCH
            & io_prediction_bits_hit & io_prediction_valid
              ? io_prediction_bits_target
              : io_fetch_packet_bits_fetch_PC
                + {27'h0, 3'h4 - {1'h0, io_fetch_packet_bits_fetch_PC[3:2]}, 2'h0};
  reg  [31:0]      expected_next_PC;
  wire             input_valid =
    io_prediction_ready_0 & io_fetch_packet_valid & io_prediction_valid & ~io_flush;
  wire             input_fetch_packet_valid =
    input_valid & expected_next_PC == io_fetch_packet_bits_fetch_PC;
  reg              final_fetch_packet_valid_REG;
  reg  [15:0]      GHR;
  wire             _push_FTQ_T =
    curr_is_BRANCH_3 | curr_is_JAL_3 | curr_is_JALR_3 | curr_is_BRANCH_2 | curr_is_JAL_2
    | curr_is_JALR_2;
  wire             _GEN_2 = _push_FTQ_T | is_control_2 | is_control_3;
  wire [15:0]      _GEN_3 = {GHR[14:0], T_NT_0 | T_NT_1 | T_NT_2 | is_taken};
  reg  [31:0]      final_fetch_packet_bits_REG_instructions_0_instruction;
  reg  [3:0]       final_fetch_packet_bits_REG_instructions_0_packet_index;
  reg  [5:0]       final_fetch_packet_bits_REG_instructions_0_ROB_index;
  reg  [31:0]      final_fetch_packet_bits_REG_instructions_1_instruction;
  reg  [3:0]       final_fetch_packet_bits_REG_instructions_1_packet_index;
  reg  [5:0]       final_fetch_packet_bits_REG_instructions_1_ROB_index;
  reg  [31:0]      final_fetch_packet_bits_REG_instructions_2_instruction;
  reg  [3:0]       final_fetch_packet_bits_REG_instructions_2_packet_index;
  reg  [5:0]       final_fetch_packet_bits_REG_instructions_2_ROB_index;
  reg  [31:0]      final_fetch_packet_bits_REG_instructions_3_instruction;
  reg  [3:0]       final_fetch_packet_bits_REG_instructions_3_packet_index;
  reg  [5:0]       final_fetch_packet_bits_REG_instructions_3_ROB_index;
  reg  [31:0]      final_fetch_packet_bits_fetch_PC_REG;
  reg              final_fetch_packet_bits_valid_bits_0_REG;
  reg              final_fetch_packet_bits_valid_bits_0_REG_1;
  reg              final_fetch_packet_bits_valid_bits_1_REG;
  reg              final_fetch_packet_bits_valid_bits_1_REG_1;
  reg              final_fetch_packet_bits_valid_bits_2_REG;
  reg              final_fetch_packet_bits_valid_bits_2_REG_1;
  reg              final_fetch_packet_bits_valid_bits_3_REG;
  reg              final_fetch_packet_bits_valid_bits_3_REG_1;
  wire             predictions_bits_T_NT = T_NT_0 | T_NT_1 | T_NT_2 | is_taken;
  assign io_prediction_ready_0 = io_final_fetch_packet_ready & io_predictions_ready;
  always @(posedge clock) begin
    automatic logic [1:0] _GEN_4 = {1'h0, T_NT_0};
    automatic logic [1:0] _GEN_5 = {1'h0, T_NT_1};
    if (reset) begin
      expected_next_PC <= 32'h0;
      GHR <= 16'h0;
    end
    else begin
      if (io_commit_valid & io_commit_bits_is_misprediction)
        expected_next_PC <= io_commit_bits_fetch_PC;
      else if (input_fetch_packet_valid)
        expected_next_PC <= target_address;
      if (io_commit_bits_is_misprediction)
        GHR <= io_commit_bits_GHR;
      else if (_GEN_2)
        GHR <= _GEN_3;
    end
    final_fetch_packet_valid_REG <= input_fetch_packet_valid;
    final_fetch_packet_bits_REG_instructions_0_instruction <=
      io_fetch_packet_bits_instructions_0_instruction;
    final_fetch_packet_bits_REG_instructions_0_packet_index <=
      io_fetch_packet_bits_instructions_0_packet_index;
    final_fetch_packet_bits_REG_instructions_0_ROB_index <=
      io_fetch_packet_bits_instructions_0_ROB_index;
    final_fetch_packet_bits_REG_instructions_1_instruction <=
      io_fetch_packet_bits_instructions_1_instruction;
    final_fetch_packet_bits_REG_instructions_1_packet_index <=
      io_fetch_packet_bits_instructions_1_packet_index;
    final_fetch_packet_bits_REG_instructions_1_ROB_index <=
      io_fetch_packet_bits_instructions_1_ROB_index;
    final_fetch_packet_bits_REG_instructions_2_instruction <=
      io_fetch_packet_bits_instructions_2_instruction;
    final_fetch_packet_bits_REG_instructions_2_packet_index <=
      io_fetch_packet_bits_instructions_2_packet_index;
    final_fetch_packet_bits_REG_instructions_2_ROB_index <=
      io_fetch_packet_bits_instructions_2_ROB_index;
    final_fetch_packet_bits_REG_instructions_3_instruction <=
      io_fetch_packet_bits_instructions_3_instruction;
    final_fetch_packet_bits_REG_instructions_3_packet_index <=
      io_fetch_packet_bits_instructions_3_packet_index;
    final_fetch_packet_bits_REG_instructions_3_ROB_index <=
      io_fetch_packet_bits_instructions_3_ROB_index;
    final_fetch_packet_bits_fetch_PC_REG <= masked_addr;
    final_fetch_packet_bits_valid_bits_0_REG <= io_fetch_packet_bits_valid_bits_0;
    final_fetch_packet_bits_valid_bits_0_REG_1 <=
      io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_0;
    final_fetch_packet_bits_valid_bits_1_REG <= io_fetch_packet_bits_valid_bits_1;
    final_fetch_packet_bits_valid_bits_1_REG_1 <=
      io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_1 & ~T_NT_0;
    final_fetch_packet_bits_valid_bits_2_REG <= io_fetch_packet_bits_valid_bits_2;
    final_fetch_packet_bits_valid_bits_2_REG_1 <=
      io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_2 & _GEN_4 + _GEN_5 == 2'h0;
    final_fetch_packet_bits_valid_bits_3_REG <= io_fetch_packet_bits_valid_bits_3;
    final_fetch_packet_bits_valid_bits_3_REG_1 <=
      io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_3 & _GEN_4 + _GEN_5
      + {1'h0, T_NT_2} == 2'h0;
  end // always @(posedge)
  Queue1_FTQ_entry predictions_skid_buffer (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid
      ((_push_FTQ_T | is_control_2 | is_control_3) & input_fetch_packet_valid),
    .io_enq_bits_fetch_PC         (io_fetch_packet_bits_fetch_PC),
    .io_enq_bits_predicted_PC
      (predictions_bits_T_NT ? target_address : io_fetch_packet_bits_fetch_PC + 32'h10),
    .io_enq_bits_T_NT             (predictions_bits_T_NT),
    .io_enq_bits_br_type
      (is_BRANCH
         ? 3'h1
         : is_RET ? 3'h4 : is_CALL ? 3'h5 : is_JALR ? 3'h3 : {1'h0, is_JAL, 1'h0}),
    .io_enq_bits_GHR              (GHR),
    .io_enq_bits_NEXT             (io_RAS_read_NEXT),
    .io_enq_bits_TOS              (io_RAS_read_TOS),
    .io_enq_bits_resolved_PC      (io_fetch_packet_bits_fetch_PC + 32'h10),
    .io_deq_ready                 (io_predictions_ready),
    .io_deq_valid                 (io_predictions_valid),
    .io_deq_bits_valid            (io_predictions_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_bits_predicted_PC),
    .io_deq_bits_T_NT             (io_predictions_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_bits_br_type),
    .io_deq_bits_GHR              (io_predictions_bits_GHR),
    .io_deq_bits_NEXT             (io_predictions_bits_NEXT),
    .io_deq_bits_TOS              (io_predictions_bits_TOS),
    .io_deq_bits_dominant_index   (io_predictions_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_bits_resolved_PC)
  );
  Queue1_fetch_packet final_fetch_packet_skid_buffer (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_valid                            (final_fetch_packet_valid_REG),
    .io_enq_bits_fetch_PC                    (final_fetch_packet_bits_fetch_PC_REG),
    .io_enq_bits_valid_bits_0
      (final_fetch_packet_bits_valid_bits_0_REG
       & final_fetch_packet_bits_valid_bits_0_REG_1),
    .io_enq_bits_valid_bits_1
      (final_fetch_packet_bits_valid_bits_1_REG
       & final_fetch_packet_bits_valid_bits_1_REG_1),
    .io_enq_bits_valid_bits_2
      (final_fetch_packet_bits_valid_bits_2_REG
       & final_fetch_packet_bits_valid_bits_2_REG_1),
    .io_enq_bits_valid_bits_3
      (final_fetch_packet_bits_valid_bits_3_REG
       & final_fetch_packet_bits_valid_bits_3_REG_1),
    .io_enq_bits_instructions_0_instruction
      (final_fetch_packet_bits_REG_instructions_0_instruction),
    .io_enq_bits_instructions_0_packet_index
      (final_fetch_packet_bits_REG_instructions_0_packet_index),
    .io_enq_bits_instructions_0_ROB_index
      (final_fetch_packet_bits_REG_instructions_0_ROB_index),
    .io_enq_bits_instructions_1_instruction
      (final_fetch_packet_bits_REG_instructions_1_instruction),
    .io_enq_bits_instructions_1_packet_index
      (final_fetch_packet_bits_REG_instructions_1_packet_index),
    .io_enq_bits_instructions_1_ROB_index
      (final_fetch_packet_bits_REG_instructions_1_ROB_index),
    .io_enq_bits_instructions_2_instruction
      (final_fetch_packet_bits_REG_instructions_2_instruction),
    .io_enq_bits_instructions_2_packet_index
      (final_fetch_packet_bits_REG_instructions_2_packet_index),
    .io_enq_bits_instructions_2_ROB_index
      (final_fetch_packet_bits_REG_instructions_2_ROB_index),
    .io_enq_bits_instructions_3_instruction
      (final_fetch_packet_bits_REG_instructions_3_instruction),
    .io_enq_bits_instructions_3_packet_index
      (final_fetch_packet_bits_REG_instructions_3_packet_index),
    .io_enq_bits_instructions_3_ROB_index
      (final_fetch_packet_bits_REG_instructions_3_ROB_index),
    .io_deq_ready                            (io_final_fetch_packet_ready),
    .io_deq_valid                            (io_final_fetch_packet_valid),
    .io_deq_bits_fetch_PC                    (io_final_fetch_packet_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_final_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_final_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_final_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_final_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction
      (io_final_fetch_packet_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index
      (io_final_fetch_packet_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index
      (io_final_fetch_packet_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction
      (io_final_fetch_packet_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index
      (io_final_fetch_packet_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index
      (io_final_fetch_packet_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction
      (io_final_fetch_packet_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index
      (io_final_fetch_packet_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index
      (io_final_fetch_packet_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction
      (io_final_fetch_packet_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index
      (io_final_fetch_packet_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index
      (io_final_fetch_packet_bits_instructions_3_ROB_index)
  );
  assign io_revert_valid =
    input_valid & expected_next_PC != io_fetch_packet_bits_fetch_PC;
  assign io_revert_bits_PC = expected_next_PC;
  assign io_prediction_ready = io_prediction_ready_0;
  assign io_fetch_packet_ready = io_prediction_ready_0;
  assign io_GHR = _GEN_2 ? _GEN_3 : GHR;
  assign io_RAS_update_call_addr = masked_addr + _GEN_1 + 32'h4;
  assign io_RAS_update_call = is_CALL & input_fetch_packet_valid;
  assign io_RAS_update_ret = is_RET & input_fetch_packet_valid;
endmodule

module PC_gen(
  input         clock,
                reset,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [3:0]  io_commit_bits_RAT_index,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_revert_valid,
  input  [31:0] io_revert_bits_PC,
  output        io_prediction_ready,
  input         io_prediction_valid,
                io_prediction_bits_hit,
  input  [31:0] io_prediction_bits_target,
  input  [2:0]  io_prediction_bits_br_type,
  input  [15:0] io_prediction_bits_GHR,
  input         io_prediction_bits_T_NT,
  input  [6:0]  io_RAS_read_NEXT,
                io_RAS_read_TOS,
  input  [31:0] io_RAS_read_ret_addr,
  input         io_PC_next_ready,
  output        io_PC_next_valid,
  output [31:0] io_PC_next_bits_addr,
                io_PC_next_bits_wr_data,
  output        io_PC_next_bits_wr_en
);

  wire [31:0] io_PC_next_bits_addr_0;
  reg         PC_gen_state;
  reg  [31:0] PC;
  wire        use_RAS = io_prediction_bits_br_type == 3'h4 & io_prediction_valid;
  wire        use_BTB = io_prediction_bits_hit & io_prediction_valid & ~use_RAS;
  wire        misprediction = io_commit_bits_is_misprediction & io_commit_valid;
  wire [31:0] PC_increment = {27'h0, 3'h4 - {1'h0, io_PC_next_bits_addr_0[3:2]}, 2'h0};
  reg  [31:0] misprediction_PC_buf;
  wire        _GEN = misprediction | io_revert_valid;
  wire        _GEN_0 = ~misprediction & ~io_revert_valid;
  assign io_PC_next_bits_addr_0 =
    PC_gen_state
      ? (~PC_gen_state | _GEN ? 32'h0 : misprediction_PC_buf)
      : _GEN
          ? 32'h0
          : use_BTB ? io_prediction_bits_target : use_RAS ? io_RAS_read_ret_addr : PC;
  always @(posedge clock) begin
    if (reset) begin
      PC_gen_state <= 1'h0;
      PC <= 32'h0;
      misprediction_PC_buf <= 32'h0;
    end
    else begin
      if (PC_gen_state)
        PC_gen_state <= misprediction | io_revert_valid;
      else
        PC_gen_state <= _GEN | PC_gen_state;
      if (io_PC_next_ready & _GEN_0)
        PC <= io_PC_next_bits_addr_0 + PC_increment;
      if (misprediction)
        misprediction_PC_buf <= io_commit_bits_fetch_PC;
      else if (io_revert_valid)
        misprediction_PC_buf <= io_revert_bits_PC;
    end
  end // always @(posedge)
  assign io_prediction_ready = 1'h1;
  assign io_PC_next_valid = _GEN_0;
  assign io_PC_next_bits_addr = io_PC_next_bits_addr_0;
  assign io_PC_next_bits_wr_data = 32'h0;
  assign io_PC_next_bits_wr_en = 1'h0;
endmodule

// VCS coverage exclude_file
module ram_16x204(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [203:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [203:0] W0_data
);

  reg [203:0] Memory[0:15];
  reg         _R0_en_d0;
  reg [3:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 204'bx;
endmodule

module Queue16_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [31:0] io_enq_bits_instructions_0_instruction,
  input  [3:0]  io_enq_bits_instructions_0_packet_index,
  input  [5:0]  io_enq_bits_instructions_0_ROB_index,
  input  [31:0] io_enq_bits_instructions_1_instruction,
  input  [3:0]  io_enq_bits_instructions_1_packet_index,
  input  [5:0]  io_enq_bits_instructions_1_ROB_index,
  input  [31:0] io_enq_bits_instructions_2_instruction,
  input  [3:0]  io_enq_bits_instructions_2_packet_index,
  input  [5:0]  io_enq_bits_instructions_2_ROB_index,
  input  [31:0] io_enq_bits_instructions_3_instruction,
  input  [3:0]  io_enq_bits_instructions_3_packet_index,
  input  [5:0]  io_enq_bits_instructions_3_ROB_index,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [31:0] io_deq_bits_instructions_0_instruction,
  output [3:0]  io_deq_bits_instructions_0_packet_index,
  output [5:0]  io_deq_bits_instructions_0_ROB_index,
  output [31:0] io_deq_bits_instructions_1_instruction,
  output [3:0]  io_deq_bits_instructions_1_packet_index,
  output [5:0]  io_deq_bits_instructions_1_ROB_index,
  output [31:0] io_deq_bits_instructions_2_instruction,
  output [3:0]  io_deq_bits_instructions_2_packet_index,
  output [5:0]  io_deq_bits_instructions_2_ROB_index,
  output [31:0] io_deq_bits_instructions_3_instruction,
  output [3:0]  io_deq_bits_instructions_3_packet_index,
  output [5:0]  io_deq_bits_instructions_3_ROB_index,
  input         io_flush
);

  wire         do_deq;
  wire [203:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x204 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_instructions_3_ROB_index,
        io_enq_bits_instructions_3_packet_index,
        io_enq_bits_instructions_3_instruction,
        io_enq_bits_instructions_2_ROB_index,
        io_enq_bits_instructions_2_packet_index,
        io_enq_bits_instructions_2_instruction,
        io_enq_bits_instructions_1_ROB_index,
        io_enq_bits_instructions_1_packet_index,
        io_enq_bits_instructions_1_instruction,
        io_enq_bits_instructions_0_ROB_index,
        io_enq_bits_instructions_0_packet_index,
        io_enq_bits_instructions_0_instruction,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[31:0];
  assign io_deq_bits_valid_bits_0 =
    empty ? io_enq_bits_valid_bits_0 : _ram_ext_R0_data[32];
  assign io_deq_bits_valid_bits_1 =
    empty ? io_enq_bits_valid_bits_1 : _ram_ext_R0_data[33];
  assign io_deq_bits_valid_bits_2 =
    empty ? io_enq_bits_valid_bits_2 : _ram_ext_R0_data[34];
  assign io_deq_bits_valid_bits_3 =
    empty ? io_enq_bits_valid_bits_3 : _ram_ext_R0_data[35];
  assign io_deq_bits_instructions_0_instruction =
    empty ? io_enq_bits_instructions_0_instruction : _ram_ext_R0_data[67:36];
  assign io_deq_bits_instructions_0_packet_index =
    empty ? io_enq_bits_instructions_0_packet_index : _ram_ext_R0_data[71:68];
  assign io_deq_bits_instructions_0_ROB_index =
    empty ? io_enq_bits_instructions_0_ROB_index : _ram_ext_R0_data[77:72];
  assign io_deq_bits_instructions_1_instruction =
    empty ? io_enq_bits_instructions_1_instruction : _ram_ext_R0_data[109:78];
  assign io_deq_bits_instructions_1_packet_index =
    empty ? io_enq_bits_instructions_1_packet_index : _ram_ext_R0_data[113:110];
  assign io_deq_bits_instructions_1_ROB_index =
    empty ? io_enq_bits_instructions_1_ROB_index : _ram_ext_R0_data[119:114];
  assign io_deq_bits_instructions_2_instruction =
    empty ? io_enq_bits_instructions_2_instruction : _ram_ext_R0_data[151:120];
  assign io_deq_bits_instructions_2_packet_index =
    empty ? io_enq_bits_instructions_2_packet_index : _ram_ext_R0_data[155:152];
  assign io_deq_bits_instructions_2_ROB_index =
    empty ? io_enq_bits_instructions_2_ROB_index : _ram_ext_R0_data[161:156];
  assign io_deq_bits_instructions_3_instruction =
    empty ? io_enq_bits_instructions_3_instruction : _ram_ext_R0_data[193:162];
  assign io_deq_bits_instructions_3_packet_index =
    empty ? io_enq_bits_instructions_3_packet_index : _ram_ext_R0_data[197:194];
  assign io_deq_bits_instructions_3_ROB_index =
    empty ? io_enq_bits_instructions_3_ROB_index : _ram_ext_R0_data[203:198];
endmodule

module Q(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits_fetch_PC,
  input         io_in_bits_valid_bits_0,
                io_in_bits_valid_bits_1,
                io_in_bits_valid_bits_2,
                io_in_bits_valid_bits_3,
  input  [31:0] io_in_bits_instructions_0_instruction,
  input  [3:0]  io_in_bits_instructions_0_packet_index,
  input  [5:0]  io_in_bits_instructions_0_ROB_index,
  input  [31:0] io_in_bits_instructions_1_instruction,
  input  [3:0]  io_in_bits_instructions_1_packet_index,
  input  [5:0]  io_in_bits_instructions_1_ROB_index,
  input  [31:0] io_in_bits_instructions_2_instruction,
  input  [3:0]  io_in_bits_instructions_2_packet_index,
  input  [5:0]  io_in_bits_instructions_2_ROB_index,
  input  [31:0] io_in_bits_instructions_3_instruction,
  input  [3:0]  io_in_bits_instructions_3_packet_index,
  input  [5:0]  io_in_bits_instructions_3_ROB_index,
  input         io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_fetch_PC,
  output        io_out_bits_valid_bits_0,
                io_out_bits_valid_bits_1,
                io_out_bits_valid_bits_2,
                io_out_bits_valid_bits_3,
  output [31:0] io_out_bits_instructions_0_instruction,
  output [3:0]  io_out_bits_instructions_0_packet_index,
  output [5:0]  io_out_bits_instructions_0_ROB_index,
  output [31:0] io_out_bits_instructions_1_instruction,
  output [3:0]  io_out_bits_instructions_1_packet_index,
  output [5:0]  io_out_bits_instructions_1_ROB_index,
  output [31:0] io_out_bits_instructions_2_instruction,
  output [3:0]  io_out_bits_instructions_2_packet_index,
  output [5:0]  io_out_bits_instructions_2_ROB_index,
  output [31:0] io_out_bits_instructions_3_instruction,
  output [3:0]  io_out_bits_instructions_3_packet_index,
  output [5:0]  io_out_bits_instructions_3_ROB_index,
  input         io_flush
);

  Queue16_fetch_packet queue (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (io_in_ready),
    .io_enq_valid                            (io_in_valid),
    .io_enq_bits_fetch_PC                    (io_in_bits_fetch_PC),
    .io_enq_bits_valid_bits_0                (io_in_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                (io_in_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                (io_in_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                (io_in_bits_valid_bits_3),
    .io_enq_bits_instructions_0_instruction  (io_in_bits_instructions_0_instruction),
    .io_enq_bits_instructions_0_packet_index (io_in_bits_instructions_0_packet_index),
    .io_enq_bits_instructions_0_ROB_index    (io_in_bits_instructions_0_ROB_index),
    .io_enq_bits_instructions_1_instruction  (io_in_bits_instructions_1_instruction),
    .io_enq_bits_instructions_1_packet_index (io_in_bits_instructions_1_packet_index),
    .io_enq_bits_instructions_1_ROB_index    (io_in_bits_instructions_1_ROB_index),
    .io_enq_bits_instructions_2_instruction  (io_in_bits_instructions_2_instruction),
    .io_enq_bits_instructions_2_packet_index (io_in_bits_instructions_2_packet_index),
    .io_enq_bits_instructions_2_ROB_index    (io_in_bits_instructions_2_ROB_index),
    .io_enq_bits_instructions_3_instruction  (io_in_bits_instructions_3_instruction),
    .io_enq_bits_instructions_3_packet_index (io_in_bits_instructions_3_packet_index),
    .io_enq_bits_instructions_3_ROB_index    (io_in_bits_instructions_3_ROB_index),
    .io_deq_ready                            (io_out_ready),
    .io_deq_valid                            (io_out_valid),
    .io_deq_bits_fetch_PC                    (io_out_bits_fetch_PC),
    .io_deq_bits_valid_bits_0                (io_out_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                (io_out_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                (io_out_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                (io_out_bits_valid_bits_3),
    .io_deq_bits_instructions_0_instruction  (io_out_bits_instructions_0_instruction),
    .io_deq_bits_instructions_0_packet_index (io_out_bits_instructions_0_packet_index),
    .io_deq_bits_instructions_0_ROB_index    (io_out_bits_instructions_0_ROB_index),
    .io_deq_bits_instructions_1_instruction  (io_out_bits_instructions_1_instruction),
    .io_deq_bits_instructions_1_packet_index (io_out_bits_instructions_1_packet_index),
    .io_deq_bits_instructions_1_ROB_index    (io_out_bits_instructions_1_ROB_index),
    .io_deq_bits_instructions_2_instruction  (io_out_bits_instructions_2_instruction),
    .io_deq_bits_instructions_2_packet_index (io_out_bits_instructions_2_packet_index),
    .io_deq_bits_instructions_2_ROB_index    (io_out_bits_instructions_2_ROB_index),
    .io_deq_bits_instructions_3_instruction  (io_out_bits_instructions_3_instruction),
    .io_deq_bits_instructions_3_packet_index (io_out_bits_instructions_3_packet_index),
    .io_deq_bits_instructions_3_ROB_index    (io_out_bits_instructions_3_ROB_index),
    .io_flush                                (io_flush)
  );
endmodule

// VCS coverage exclude_file
module ram_16x65(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [64:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [64:0] W0_data
);

  reg [64:0] Memory[0:15];
  reg        _R0_en_d0;
  reg [3:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 65'bx;
endmodule

module Queue16_memory_request(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_addr,
                io_enq_bits_wr_data,
  input         io_enq_bits_wr_en,
                io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_addr,
                io_deq_bits_wr_data,
  output        io_deq_bits_wr_en,
  input         io_flush
);

  wire        do_deq;
  wire [64:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x65 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_wr_en, io_enq_bits_wr_data, io_enq_bits_addr})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_addr = empty ? io_enq_bits_addr : _ram_ext_R0_data[31:0];
  assign io_deq_bits_wr_data = empty ? io_enq_bits_wr_data : _ram_ext_R0_data[63:32];
  assign io_deq_bits_wr_en = empty ? io_enq_bits_wr_en : _ram_ext_R0_data[64];
endmodule

module Q_1(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits_addr,
                io_in_bits_wr_data,
  input         io_in_bits_wr_en,
                io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_addr,
                io_out_bits_wr_data,
  output        io_out_bits_wr_en,
  input         io_flush
);

  Queue16_memory_request queue (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (io_in_ready),
    .io_enq_valid        (io_in_valid),
    .io_enq_bits_addr    (io_in_bits_addr),
    .io_enq_bits_wr_data (io_in_bits_wr_data),
    .io_enq_bits_wr_en   (io_in_bits_wr_en),
    .io_deq_ready        (io_out_ready),
    .io_deq_valid        (io_out_valid),
    .io_deq_bits_addr    (io_out_bits_addr),
    .io_deq_bits_wr_data (io_out_bits_wr_data),
    .io_deq_bits_wr_en   (io_out_bits_wr_en),
    .io_flush            (io_flush)
  );
endmodule

// VCS coverage exclude_file
module ram_16x53(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [52:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [52:0] W0_data
);

  reg [52:0] Memory[0:15];
  reg        _R0_en_d0;
  reg [3:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 53'bx;
endmodule

module Queue16_prediction(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
                io_enq_bits_hit,
  input  [31:0] io_enq_bits_target,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input         io_enq_bits_T_NT,
                io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_hit,
  output [31:0] io_deq_bits_target,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output        io_deq_bits_T_NT,
  input         io_flush
);

  wire        do_deq;
  wire [52:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire        do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x53 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_T_NT,
        io_enq_bits_GHR,
        io_enq_bits_br_type,
        io_enq_bits_target,
        io_enq_bits_hit})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_hit = empty ? io_enq_bits_hit : _ram_ext_R0_data[0];
  assign io_deq_bits_target = empty ? io_enq_bits_target : _ram_ext_R0_data[32:1];
  assign io_deq_bits_br_type = empty ? io_enq_bits_br_type : _ram_ext_R0_data[35:33];
  assign io_deq_bits_GHR = empty ? io_enq_bits_GHR : _ram_ext_R0_data[51:36];
  assign io_deq_bits_T_NT = empty ? io_enq_bits_T_NT : _ram_ext_R0_data[52];
endmodule

module Q_2(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
                io_in_bits_hit,
  input  [31:0] io_in_bits_target,
  input  [2:0]  io_in_bits_br_type,
  input  [15:0] io_in_bits_GHR,
  input         io_in_bits_T_NT,
                io_out_ready,
  output        io_out_valid,
                io_out_bits_hit,
  output [31:0] io_out_bits_target,
  output [2:0]  io_out_bits_br_type,
  output [15:0] io_out_bits_GHR,
  output        io_out_bits_T_NT,
  input         io_flush
);

  Queue16_prediction queue (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (io_in_ready),
    .io_enq_valid        (io_in_valid),
    .io_enq_bits_hit     (io_in_bits_hit),
    .io_enq_bits_target  (io_in_bits_target),
    .io_enq_bits_br_type (io_in_bits_br_type),
    .io_enq_bits_GHR     (io_in_bits_GHR),
    .io_enq_bits_T_NT    (io_in_bits_T_NT),
    .io_deq_ready        (io_out_ready),
    .io_deq_valid        (io_out_valid),
    .io_deq_bits_hit     (io_out_bits_hit),
    .io_deq_bits_target  (io_out_bits_target),
    .io_deq_bits_br_type (io_out_bits_br_type),
    .io_deq_bits_GHR     (io_out_bits_GHR),
    .io_deq_bits_T_NT    (io_out_bits_T_NT),
    .io_flush            (io_flush)
  );
endmodule

module instruction_fetch(
  input         clock,
                reset,
                io_flush,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [3:0]  io_commit_bits_RAT_index,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output        io_memory_response_ready,
  input         io_memory_response_valid,
  input  [31:0] io_memory_response_bits_fetch_PC,
  input         io_memory_response_bits_valid_bits_0,
                io_memory_response_bits_valid_bits_1,
                io_memory_response_bits_valid_bits_2,
                io_memory_response_bits_valid_bits_3,
  input  [31:0] io_memory_response_bits_instructions_0_instruction,
  input  [3:0]  io_memory_response_bits_instructions_0_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_0_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_1_instruction,
  input  [3:0]  io_memory_response_bits_instructions_1_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_1_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_2_instruction,
  input  [3:0]  io_memory_response_bits_instructions_2_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_2_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_3_instruction,
  input  [3:0]  io_memory_response_bits_instructions_3_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_3_ROB_index,
  input         io_memory_request_ready,
  output        io_memory_request_valid,
  output [31:0] io_memory_request_bits_addr,
                io_memory_request_bits_wr_data,
  output        io_memory_request_bits_wr_en,
  input         io_fetch_packet_ready,
  output        io_fetch_packet_valid,
  output [31:0] io_fetch_packet_bits_fetch_PC,
  output        io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  output [31:0] io_fetch_packet_bits_instructions_0_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  output [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  output [31:0] io_fetch_packet_bits_instructions_1_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  output [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  output [31:0] io_fetch_packet_bits_instructions_2_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  output [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  output [31:0] io_fetch_packet_bits_instructions_3_instruction,
  output [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  output [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  input         io_predictions_ready,
  output        io_predictions_valid,
                io_predictions_bits_valid,
  output [31:0] io_predictions_bits_fetch_PC,
  output        io_predictions_bits_is_misprediction,
  output [31:0] io_predictions_bits_predicted_PC,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [15:0] io_predictions_bits_GHR,
  output [6:0]  io_predictions_bits_NEXT,
                io_predictions_bits_TOS,
  output [1:0]  io_predictions_bits_dominant_index,
  output [31:0] io_predictions_bits_resolved_PC,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC
);

  wire        _BTB_Q_io_in_ready;
  wire        _BTB_Q_io_out_valid;
  wire        _BTB_Q_io_out_bits_hit;
  wire [31:0] _BTB_Q_io_out_bits_target;
  wire [2:0]  _BTB_Q_io_out_bits_br_type;
  wire [15:0] _BTB_Q_io_out_bits_GHR;
  wire        _BTB_Q_io_out_bits_T_NT;
  wire        _PC_Q_io_in_ready;
  wire [31:0] _PC_Q_io_out_bits_addr;
  wire        _instruction_Q_io_out_valid;
  wire [31:0] _instruction_Q_io_out_bits_fetch_PC;
  wire        _instruction_Q_io_out_bits_valid_bits_0;
  wire        _instruction_Q_io_out_bits_valid_bits_1;
  wire        _instruction_Q_io_out_bits_valid_bits_2;
  wire        _instruction_Q_io_out_bits_valid_bits_3;
  wire [31:0] _instruction_Q_io_out_bits_instructions_0_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_Q_io_out_bits_instructions_1_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_Q_io_out_bits_instructions_2_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_Q_io_out_bits_instructions_3_instruction;
  wire [3:0]  _instruction_Q_io_out_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_Q_io_out_bits_instructions_3_ROB_index;
  wire        _PC_gen_io_PC_next_valid;
  wire [31:0] _PC_gen_io_PC_next_bits_addr;
  wire [31:0] _PC_gen_io_PC_next_bits_wr_data;
  wire        _PC_gen_io_PC_next_bits_wr_en;
  wire        _predecoder_io_revert_valid;
  wire [31:0] _predecoder_io_revert_bits_PC;
  wire        _predecoder_io_prediction_ready;
  wire        _predecoder_io_fetch_packet_ready;
  wire [15:0] _predecoder_io_GHR;
  wire [31:0] _predecoder_io_RAS_update_call_addr;
  wire        _predecoder_io_RAS_update_call;
  wire        _predecoder_io_RAS_update_ret;
  wire        _bp_io_predict_ready;
  wire [6:0]  _bp_io_RAS_read_NEXT;
  wire [6:0]  _bp_io_RAS_read_TOS;
  wire [31:0] _bp_io_RAS_read_ret_addr;
  wire        _bp_io_prediction_valid;
  wire        _bp_io_prediction_bits_hit;
  wire [31:0] _bp_io_prediction_bits_target;
  wire [2:0]  _bp_io_prediction_bits_br_type;
  wire [15:0] _bp_io_prediction_bits_GHR;
  wire        _bp_io_prediction_bits_T_NT;
  wire        bp_io_flush = io_flush | _predecoder_io_revert_valid;
  BP bp (
    .clock                             (clock),
    .reset                             (reset),
    .io_flush                          (bp_io_flush),
    .io_predict_ready                  (_bp_io_predict_ready),
    .io_predict_valid                  (_PC_Q_io_in_ready & _PC_gen_io_PC_next_valid),
    .io_predict_bits_addr              (_PC_Q_io_out_bits_addr),
    .io_commit_valid                   (io_commit_valid),
    .io_commit_bits_fetch_PC           (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT               (io_commit_bits_T_NT),
    .io_commit_bits_br_type            (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction   (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC        (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                (io_commit_bits_GHR),
    .io_commit_bits_TOS                (io_commit_bits_TOS),
    .io_commit_bits_NEXT               (io_commit_bits_NEXT),
    .io_RAS_update_call_addr           (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call                (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret                 (_predecoder_io_RAS_update_ret),
    .io_RAS_read_NEXT                  (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                   (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr              (_bp_io_RAS_read_ret_addr),
    .io_GHR                            (_predecoder_io_GHR),
    .io_prediction_ready               (_BTB_Q_io_in_ready),
    .io_prediction_valid               (_bp_io_prediction_valid),
    .io_prediction_bits_hit            (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target         (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type        (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_GHR            (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT           (_bp_io_prediction_bits_T_NT)
  );
  predecoder predecoder (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_flush                                               (io_flush),
    .io_revert_valid                                        (_predecoder_io_revert_valid),
    .io_revert_bits_PC
      (_predecoder_io_revert_bits_PC),
    .io_prediction_ready
      (_predecoder_io_prediction_ready),
    .io_prediction_valid                                    (_BTB_Q_io_out_valid),
    .io_prediction_bits_hit                                 (_BTB_Q_io_out_bits_hit),
    .io_prediction_bits_target                              (_BTB_Q_io_out_bits_target),
    .io_prediction_bits_br_type                             (_BTB_Q_io_out_bits_br_type),
    .io_prediction_bits_GHR                                 (_BTB_Q_io_out_bits_GHR),
    .io_prediction_bits_T_NT                                (_BTB_Q_io_out_bits_T_NT),
    .io_fetch_packet_ready
      (_predecoder_io_fetch_packet_ready),
    .io_fetch_packet_valid                                  (_instruction_Q_io_out_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_Q_io_out_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_Q_io_out_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_Q_io_out_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_Q_io_out_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_Q_io_out_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_Q_io_out_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_Q_io_out_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_Q_io_out_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_Q_io_out_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_Q_io_out_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_Q_io_out_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_Q_io_out_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_Q_io_out_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_Q_io_out_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_Q_io_out_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_Q_io_out_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_Q_io_out_bits_instructions_3_ROB_index),
    .io_RAS_read_NEXT                                       (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                                        (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr                                   (_bp_io_RAS_read_ret_addr),
    .io_commit_valid                                        (io_commit_valid),
    .io_commit_bits_fetch_PC                                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC                             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                                    (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index                               (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                              (io_commit_bits_RD_valid_3),
    .io_predictions_ready                                   (io_predictions_ready),
    .io_predictions_valid                                   (io_predictions_valid),
    .io_predictions_bits_valid                              (io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (io_predictions_bits_fetch_PC),
    .io_predictions_bits_is_misprediction
      (io_predictions_bits_is_misprediction),
    .io_predictions_bits_predicted_PC
      (io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT                               (io_predictions_bits_T_NT),
    .io_predictions_bits_br_type                            (io_predictions_bits_br_type),
    .io_predictions_bits_GHR                                (io_predictions_bits_GHR),
    .io_predictions_bits_NEXT                               (io_predictions_bits_NEXT),
    .io_predictions_bits_TOS                                (io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (io_predictions_bits_resolved_PC),
    .io_final_fetch_packet_ready                            (io_fetch_packet_ready),
    .io_final_fetch_packet_valid                            (io_fetch_packet_valid),
    .io_final_fetch_packet_bits_fetch_PC
      (io_fetch_packet_bits_fetch_PC),
    .io_final_fetch_packet_bits_valid_bits_0
      (io_fetch_packet_bits_valid_bits_0),
    .io_final_fetch_packet_bits_valid_bits_1
      (io_fetch_packet_bits_valid_bits_1),
    .io_final_fetch_packet_bits_valid_bits_2
      (io_fetch_packet_bits_valid_bits_2),
    .io_final_fetch_packet_bits_valid_bits_3
      (io_fetch_packet_bits_valid_bits_3),
    .io_final_fetch_packet_bits_instructions_0_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_final_fetch_packet_bits_instructions_0_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_final_fetch_packet_bits_instructions_0_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_final_fetch_packet_bits_instructions_1_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_final_fetch_packet_bits_instructions_1_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_final_fetch_packet_bits_instructions_1_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_final_fetch_packet_bits_instructions_2_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_final_fetch_packet_bits_instructions_2_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_final_fetch_packet_bits_instructions_2_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_final_fetch_packet_bits_instructions_3_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_final_fetch_packet_bits_instructions_3_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_final_fetch_packet_bits_instructions_3_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_GHR                                                 (_predecoder_io_GHR),
    .io_RAS_update_call_addr
      (_predecoder_io_RAS_update_call_addr),
    .io_RAS_update_call
      (_predecoder_io_RAS_update_call),
    .io_RAS_update_ret
      (_predecoder_io_RAS_update_ret)
  );
  PC_gen PC_gen (
    .clock                                  (clock),
    .reset                                  (reset),
    .io_commit_valid                        (io_commit_valid),
    .io_commit_bits_fetch_PC                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index               (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (io_commit_bits_RD_valid_3),
    .io_revert_valid                        (_predecoder_io_revert_valid),
    .io_revert_bits_PC                      (_predecoder_io_revert_bits_PC),
    .io_prediction_ready                    (/* unused */),
    .io_prediction_valid                    (_bp_io_prediction_valid),
    .io_prediction_bits_hit                 (_bp_io_prediction_bits_hit),
    .io_prediction_bits_target              (_bp_io_prediction_bits_target),
    .io_prediction_bits_br_type             (_bp_io_prediction_bits_br_type),
    .io_prediction_bits_GHR                 (_bp_io_prediction_bits_GHR),
    .io_prediction_bits_T_NT                (_bp_io_prediction_bits_T_NT),
    .io_RAS_read_NEXT                       (_bp_io_RAS_read_NEXT),
    .io_RAS_read_TOS                        (_bp_io_RAS_read_TOS),
    .io_RAS_read_ret_addr                   (_bp_io_RAS_read_ret_addr),
    .io_PC_next_ready                       (_PC_Q_io_in_ready),
    .io_PC_next_valid                       (_PC_gen_io_PC_next_valid),
    .io_PC_next_bits_addr                   (_PC_gen_io_PC_next_bits_addr),
    .io_PC_next_bits_wr_data                (_PC_gen_io_PC_next_bits_wr_data),
    .io_PC_next_bits_wr_en                  (_PC_gen_io_PC_next_bits_wr_en)
  );
  Q instruction_Q (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_in_ready                             (io_memory_response_ready),
    .io_in_valid                             (io_memory_response_valid),
    .io_in_bits_fetch_PC                     (io_memory_response_bits_fetch_PC),
    .io_in_bits_valid_bits_0                 (io_memory_response_bits_valid_bits_0),
    .io_in_bits_valid_bits_1                 (io_memory_response_bits_valid_bits_1),
    .io_in_bits_valid_bits_2                 (io_memory_response_bits_valid_bits_2),
    .io_in_bits_valid_bits_3                 (io_memory_response_bits_valid_bits_3),
    .io_in_bits_instructions_0_instruction
      (io_memory_response_bits_instructions_0_instruction),
    .io_in_bits_instructions_0_packet_index
      (io_memory_response_bits_instructions_0_packet_index),
    .io_in_bits_instructions_0_ROB_index
      (io_memory_response_bits_instructions_0_ROB_index),
    .io_in_bits_instructions_1_instruction
      (io_memory_response_bits_instructions_1_instruction),
    .io_in_bits_instructions_1_packet_index
      (io_memory_response_bits_instructions_1_packet_index),
    .io_in_bits_instructions_1_ROB_index
      (io_memory_response_bits_instructions_1_ROB_index),
    .io_in_bits_instructions_2_instruction
      (io_memory_response_bits_instructions_2_instruction),
    .io_in_bits_instructions_2_packet_index
      (io_memory_response_bits_instructions_2_packet_index),
    .io_in_bits_instructions_2_ROB_index
      (io_memory_response_bits_instructions_2_ROB_index),
    .io_in_bits_instructions_3_instruction
      (io_memory_response_bits_instructions_3_instruction),
    .io_in_bits_instructions_3_packet_index
      (io_memory_response_bits_instructions_3_packet_index),
    .io_in_bits_instructions_3_ROB_index
      (io_memory_response_bits_instructions_3_ROB_index),
    .io_out_ready                            (_predecoder_io_fetch_packet_ready),
    .io_out_valid                            (_instruction_Q_io_out_valid),
    .io_out_bits_fetch_PC                    (_instruction_Q_io_out_bits_fetch_PC),
    .io_out_bits_valid_bits_0                (_instruction_Q_io_out_bits_valid_bits_0),
    .io_out_bits_valid_bits_1                (_instruction_Q_io_out_bits_valid_bits_1),
    .io_out_bits_valid_bits_2                (_instruction_Q_io_out_bits_valid_bits_2),
    .io_out_bits_valid_bits_3                (_instruction_Q_io_out_bits_valid_bits_3),
    .io_out_bits_instructions_0_instruction
      (_instruction_Q_io_out_bits_instructions_0_instruction),
    .io_out_bits_instructions_0_packet_index
      (_instruction_Q_io_out_bits_instructions_0_packet_index),
    .io_out_bits_instructions_0_ROB_index
      (_instruction_Q_io_out_bits_instructions_0_ROB_index),
    .io_out_bits_instructions_1_instruction
      (_instruction_Q_io_out_bits_instructions_1_instruction),
    .io_out_bits_instructions_1_packet_index
      (_instruction_Q_io_out_bits_instructions_1_packet_index),
    .io_out_bits_instructions_1_ROB_index
      (_instruction_Q_io_out_bits_instructions_1_ROB_index),
    .io_out_bits_instructions_2_instruction
      (_instruction_Q_io_out_bits_instructions_2_instruction),
    .io_out_bits_instructions_2_packet_index
      (_instruction_Q_io_out_bits_instructions_2_packet_index),
    .io_out_bits_instructions_2_ROB_index
      (_instruction_Q_io_out_bits_instructions_2_ROB_index),
    .io_out_bits_instructions_3_instruction
      (_instruction_Q_io_out_bits_instructions_3_instruction),
    .io_out_bits_instructions_3_packet_index
      (_instruction_Q_io_out_bits_instructions_3_packet_index),
    .io_out_bits_instructions_3_ROB_index
      (_instruction_Q_io_out_bits_instructions_3_ROB_index),
    .io_flush                                (bp_io_flush)
  );
  Q_1 PC_Q (
    .clock               (clock),
    .reset               (reset),
    .io_in_ready         (_PC_Q_io_in_ready),
    .io_in_valid         (_PC_gen_io_PC_next_valid & _bp_io_predict_ready),
    .io_in_bits_addr     (_PC_gen_io_PC_next_bits_addr),
    .io_in_bits_wr_data  (_PC_gen_io_PC_next_bits_wr_data),
    .io_in_bits_wr_en    (_PC_gen_io_PC_next_bits_wr_en),
    .io_out_ready        (io_memory_request_ready),
    .io_out_valid        (io_memory_request_valid),
    .io_out_bits_addr    (_PC_Q_io_out_bits_addr),
    .io_out_bits_wr_data (io_memory_request_bits_wr_data),
    .io_out_bits_wr_en   (io_memory_request_bits_wr_en),
    .io_flush            (bp_io_flush)
  );
  Q_2 BTB_Q (
    .clock               (clock),
    .reset               (reset),
    .io_in_ready         (_BTB_Q_io_in_ready),
    .io_in_valid         (_bp_io_prediction_valid),
    .io_in_bits_hit      (_bp_io_prediction_bits_hit),
    .io_in_bits_target   (_bp_io_prediction_bits_target),
    .io_in_bits_br_type  (_bp_io_prediction_bits_br_type),
    .io_in_bits_GHR      (_bp_io_prediction_bits_GHR),
    .io_in_bits_T_NT     (_bp_io_prediction_bits_T_NT),
    .io_out_ready        (_instruction_Q_io_out_valid & _predecoder_io_prediction_ready),
    .io_out_valid        (_BTB_Q_io_out_valid),
    .io_out_bits_hit     (_BTB_Q_io_out_bits_hit),
    .io_out_bits_target  (_BTB_Q_io_out_bits_target),
    .io_out_bits_br_type (_BTB_Q_io_out_bits_br_type),
    .io_out_bits_GHR     (_BTB_Q_io_out_bits_GHR),
    .io_out_bits_T_NT    (_BTB_Q_io_out_bits_T_NT),
    .io_flush            (bp_io_flush)
  );
  assign io_memory_request_bits_addr = _PC_Q_io_out_bits_addr;
  assign io_revert_valid = _predecoder_io_revert_valid;
  assign io_revert_bits_PC = _predecoder_io_revert_bits_PC;
endmodule


// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_
module decoder(
  input         clock,
                reset,
                io_instruction_valid,
  input  [31:0] io_instruction_bits_instruction,
  input  [3:0]  io_instruction_bits_packet_index,
  input  [5:0]  io_instruction_bits_ROB_index,
  output [6:0]  io_decoded_instruction_bits_RD,
  output        io_decoded_instruction_bits_RD_valid,
  output [6:0]  io_decoded_instruction_bits_RS1,
  output        io_decoded_instruction_bits_RS1_valid,
  output [6:0]  io_decoded_instruction_bits_RS2,
  output        io_decoded_instruction_bits_RS2_valid,
  output [20:0] io_decoded_instruction_bits_IMM,
  output [2:0]  io_decoded_instruction_bits_FUNCT3,
  output [1:0]  io_decoded_instruction_bits_packet_index,
  output [5:0]  io_decoded_instruction_bits_ROB_index,
  output [4:0]  io_decoded_instruction_bits_instructionType,
  output [1:0]  io_decoded_instruction_bits_portID,
                io_decoded_instruction_bits_RS_type,
  output        io_decoded_instruction_bits_needs_ALU,
                io_decoded_instruction_bits_needs_branch_unit,
                io_decoded_instruction_bits_SUBTRACT,
                io_decoded_instruction_bits_MULTIPLY,
                io_decoded_instruction_bits_IS_IMM,
                io_decoded_instruction_bits_is_load,
                io_decoded_instruction_bits_is_store
);

  wire [8:0] _GEN = {9{io_instruction_bits_instruction[31]}};
  wire [4:0] instructionType = io_instruction_bits_instruction[6:2];
  wire       is_load = instructionType == 5'h0;
  wire       _is_INT_T_1 = instructionType == 5'h4;
  wire       _is_INT_T_11 = instructionType == 5'h5;
  wire       is_store = instructionType == 5'h8;
  wire       _is_INT_T = instructionType == 5'hC;
  wire       _is_INT_T_9 = instructionType == 5'hD;
  wire       _is_INT_T_3 = instructionType == 5'h18;
  wire       _is_INT_T_7 = instructionType == 5'h19;
  wire       _is_INT_T_5 = instructionType == 5'h1B;
  wire       _io_decoded_instruction_bits_RD_valid_T_13 = instructionType == 5'h1C;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (~reset
          & ~(is_load | instructionType == 5'h1 | instructionType == 5'h2
              | instructionType == 5'h3 | _is_INT_T_1 | _is_INT_T_11
              | instructionType == 5'h6 | is_store | instructionType == 5'h9
              | instructionType == 5'hA | instructionType == 5'hB | _is_INT_T
              | _is_INT_T_9 | instructionType == 5'hE | instructionType == 5'h10
              | instructionType == 5'h11 | instructionType == 5'h12
              | instructionType == 5'h13 | instructionType == 5'h14
              | instructionType == 5'h16 | _is_INT_T_3 | _is_INT_T_7 | _is_INT_T_5
              | _io_decoded_instruction_bits_RD_valid_T_13
              | instructionType == 5'h1E)) begin
        if (`ASSERT_VERBOSE_COND_)
          $error("Assertion failed: Enum state must be valid, got %d!\n",
                 instructionType);
        if (`STOP_COND_)
          $fatal;
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire       _needs_ALU_T_1 = io_instruction_bits_instruction[31:25] == 7'h20;
  wire       needs_branch_unit = _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7;
  wire       needs_ALU =
    _is_INT_T & (_needs_ALU_T_1 | io_instruction_bits_instruction[31:25] == 7'h0)
    | _is_INT_T_1 | _is_INT_T_9 | _is_INT_T_11;
  reg  [1:0] next_ALU_port_0;
  reg  [1:0] next_ALU_port_1;
  reg  [1:0] next_ALU_port_2;
  always @(posedge clock) begin
    if (reset) begin
      next_ALU_port_0 <= 2'h0;
      next_ALU_port_1 <= 2'h1;
      next_ALU_port_2 <= 2'h2;
    end
    else if (needs_ALU) begin
      next_ALU_port_0 <= next_ALU_port_1;
      next_ALU_port_1 <= next_ALU_port_2;
      next_ALU_port_2 <= next_ALU_port_0;
    end
  end // always @(posedge)
  assign io_decoded_instruction_bits_RD = {2'h0, io_instruction_bits_instruction[11:7]};
  assign io_decoded_instruction_bits_RD_valid =
    (_is_INT_T | _is_INT_T_1 | is_load | _is_INT_T_5 | _is_INT_T_7 | _is_INT_T_9
     | _is_INT_T_11 | _io_decoded_instruction_bits_RD_valid_T_13) & io_instruction_valid;
  assign io_decoded_instruction_bits_RS1 = {2'h0, io_instruction_bits_instruction[19:15]};
  assign io_decoded_instruction_bits_RS1_valid =
    (_is_INT_T | _is_INT_T_1 | is_load | is_store | _is_INT_T_7 | _is_INT_T_3)
    & io_instruction_valid;
  assign io_decoded_instruction_bits_RS2 = {2'h0, io_instruction_bits_instruction[24:20]};
  assign io_decoded_instruction_bits_RS2_valid =
    (_is_INT_T | is_store | _is_INT_T_3) & io_instruction_valid;
  assign io_decoded_instruction_bits_IMM =
    io_instruction_bits_instruction[6:0] == 7'h63
      ? {{9{io_instruction_bits_instruction[31]}},
         io_instruction_bits_instruction[7],
         io_instruction_bits_instruction[30:25],
         io_instruction_bits_instruction[11:8],
         1'h0}
      : io_instruction_bits_instruction[6:0] == 7'h6F
          ? {io_instruction_bits_instruction[31],
             io_instruction_bits_instruction[19:12],
             io_instruction_bits_instruction[20],
             io_instruction_bits_instruction[30:21],
             1'h0}
          : io_instruction_bits_instruction[6:0] == 7'h13
            | io_instruction_bits_instruction[6:0] == 7'h3
            | io_instruction_bits_instruction[6:0] == 7'h67
              ? {_GEN, io_instruction_bits_instruction[31:20]}
              : io_instruction_bits_instruction[6:0] == 7'h23
                  ? {_GEN,
                     io_instruction_bits_instruction[31:25],
                     io_instruction_bits_instruction[11:7]}
                  : io_instruction_bits_instruction[6:0] == 7'h17
                    | io_instruction_bits_instruction[6:0] == 7'h37
                      ? {io_instruction_bits_instruction[31],
                         io_instruction_bits_instruction[31:12]}
                      : 21'h0;
  assign io_decoded_instruction_bits_FUNCT3 = io_instruction_bits_instruction[14:12];
  assign io_decoded_instruction_bits_packet_index = io_instruction_bits_packet_index[1:0];
  assign io_decoded_instruction_bits_ROB_index = io_instruction_bits_ROB_index;
  assign io_decoded_instruction_bits_instructionType = instructionType;
  assign io_decoded_instruction_bits_portID =
    needs_ALU
      ? next_ALU_port_0
      : needs_branch_unit
          ? 2'h0
          : _is_INT_T
            & (io_instruction_bits_instruction[14:12] == 3'h4
               | io_instruction_bits_instruction[14:12] == 3'h5
               | io_instruction_bits_instruction[14:12] == 3'h6
               | (&(io_instruction_bits_instruction[14:12])))
            & io_instruction_bits_instruction[25]
              ? 2'h1
              : {2{is_store | is_load}};
  assign io_decoded_instruction_bits_RS_type =
    _is_INT_T | _is_INT_T_1 | _is_INT_T_3 | _is_INT_T_5 | _is_INT_T_7 | _is_INT_T_9
    | _is_INT_T_11
      ? 2'h0
      : is_load | is_store ? 2'h1 : 2'h2;
  assign io_decoded_instruction_bits_needs_ALU = needs_ALU;
  assign io_decoded_instruction_bits_needs_branch_unit = needs_branch_unit;
  assign io_decoded_instruction_bits_SUBTRACT =
    (_is_INT_T | _is_INT_T_1) & _needs_ALU_T_1;
  assign io_decoded_instruction_bits_MULTIPLY =
    _is_INT_T & io_instruction_bits_instruction[31:25] == 7'h1;
  assign io_decoded_instruction_bits_IS_IMM =
    _is_INT_T_1 | _is_INT_T_9 | _is_INT_T_11 | is_store | is_load | _is_INT_T_3
    | _is_INT_T_5 | _is_INT_T_7;
  assign io_decoded_instruction_bits_is_load = is_load;
  assign io_decoded_instruction_bits_is_store = is_store;
endmodule

module Queue1_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IS_IMM,
                io_enq_bits_decoded_instruction_0_is_load,
                io_enq_bits_decoded_instruction_0_is_store,
                io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IS_IMM,
                io_enq_bits_decoded_instruction_1_is_load,
                io_enq_bits_decoded_instruction_1_is_store,
                io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IS_IMM,
                io_enq_bits_decoded_instruction_2_is_load,
                io_enq_bits_decoded_instruction_2_is_store,
                io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IS_IMM,
                io_enq_bits_decoded_instruction_3_is_load,
                io_enq_bits_decoded_instruction_3_is_store,
                io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [3:0]  io_enq_bits_RAT_index,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IS_IMM,
                io_deq_bits_decoded_instruction_0_is_load,
                io_deq_bits_decoded_instruction_0_is_store,
                io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IS_IMM,
                io_deq_bits_decoded_instruction_1_is_load,
                io_deq_bits_decoded_instruction_1_is_store,
                io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IS_IMM,
                io_deq_bits_decoded_instruction_2_is_load,
                io_deq_bits_decoded_instruction_2_is_store,
                io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IS_IMM,
                io_deq_bits_decoded_instruction_3_is_load,
                io_deq_bits_decoded_instruction_3_is_store,
                io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [3:0]  io_deq_bits_RAT_index,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  reg  [347:0] ram;
  reg          full;
  wire         io_deq_valid_0 = io_enq_valid | full;
  wire         do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_free_list_front_pointer,
         io_enq_bits_RAT_index,
         io_enq_bits_valid_bits_3,
         io_enq_bits_valid_bits_2,
         io_enq_bits_valid_bits_1,
         io_enq_bits_valid_bits_0,
         io_enq_bits_decoded_instruction_3_is_store,
         io_enq_bits_decoded_instruction_3_is_load,
         io_enq_bits_decoded_instruction_3_IS_IMM,
         io_enq_bits_decoded_instruction_3_MULTIPLY,
         io_enq_bits_decoded_instruction_3_SUBTRACT,
         io_enq_bits_decoded_instruction_3_needs_CSRs,
         io_enq_bits_decoded_instruction_3_needs_branch_unit,
         io_enq_bits_decoded_instruction_3_needs_ALU,
         io_enq_bits_decoded_instruction_3_RS_type,
         io_enq_bits_decoded_instruction_3_portID,
         io_enq_bits_decoded_instruction_3_instructionType,
         io_enq_bits_decoded_instruction_3_ROB_index,
         io_enq_bits_decoded_instruction_3_packet_index,
         io_enq_bits_decoded_instruction_3_FUNCT3,
         io_enq_bits_decoded_instruction_3_IMM,
         io_enq_bits_decoded_instruction_3_RS2_valid,
         io_enq_bits_decoded_instruction_3_RS2,
         io_enq_bits_decoded_instruction_3_RS1_valid,
         io_enq_bits_decoded_instruction_3_RS1,
         io_enq_bits_decoded_instruction_3_RD_valid,
         io_enq_bits_decoded_instruction_3_RD,
         io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
         io_enq_bits_decoded_instruction_2_is_store,
         io_enq_bits_decoded_instruction_2_is_load,
         io_enq_bits_decoded_instruction_2_IS_IMM,
         io_enq_bits_decoded_instruction_2_MULTIPLY,
         io_enq_bits_decoded_instruction_2_SUBTRACT,
         io_enq_bits_decoded_instruction_2_needs_CSRs,
         io_enq_bits_decoded_instruction_2_needs_branch_unit,
         io_enq_bits_decoded_instruction_2_needs_ALU,
         io_enq_bits_decoded_instruction_2_RS_type,
         io_enq_bits_decoded_instruction_2_portID,
         io_enq_bits_decoded_instruction_2_instructionType,
         io_enq_bits_decoded_instruction_2_ROB_index,
         io_enq_bits_decoded_instruction_2_packet_index,
         io_enq_bits_decoded_instruction_2_FUNCT3,
         io_enq_bits_decoded_instruction_2_IMM,
         io_enq_bits_decoded_instruction_2_RS2_valid,
         io_enq_bits_decoded_instruction_2_RS2,
         io_enq_bits_decoded_instruction_2_RS1_valid,
         io_enq_bits_decoded_instruction_2_RS1,
         io_enq_bits_decoded_instruction_2_RD_valid,
         io_enq_bits_decoded_instruction_2_RD,
         io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
         io_enq_bits_decoded_instruction_1_is_store,
         io_enq_bits_decoded_instruction_1_is_load,
         io_enq_bits_decoded_instruction_1_IS_IMM,
         io_enq_bits_decoded_instruction_1_MULTIPLY,
         io_enq_bits_decoded_instruction_1_SUBTRACT,
         io_enq_bits_decoded_instruction_1_needs_CSRs,
         io_enq_bits_decoded_instruction_1_needs_branch_unit,
         io_enq_bits_decoded_instruction_1_needs_ALU,
         io_enq_bits_decoded_instruction_1_RS_type,
         io_enq_bits_decoded_instruction_1_portID,
         io_enq_bits_decoded_instruction_1_instructionType,
         io_enq_bits_decoded_instruction_1_ROB_index,
         io_enq_bits_decoded_instruction_1_packet_index,
         io_enq_bits_decoded_instruction_1_FUNCT3,
         io_enq_bits_decoded_instruction_1_IMM,
         io_enq_bits_decoded_instruction_1_RS2_valid,
         io_enq_bits_decoded_instruction_1_RS2,
         io_enq_bits_decoded_instruction_1_RS1_valid,
         io_enq_bits_decoded_instruction_1_RS1,
         io_enq_bits_decoded_instruction_1_RD_valid,
         io_enq_bits_decoded_instruction_1_RD,
         io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
         io_enq_bits_decoded_instruction_0_is_store,
         io_enq_bits_decoded_instruction_0_is_load,
         io_enq_bits_decoded_instruction_0_IS_IMM,
         io_enq_bits_decoded_instruction_0_MULTIPLY,
         io_enq_bits_decoded_instruction_0_SUBTRACT,
         io_enq_bits_decoded_instruction_0_needs_CSRs,
         io_enq_bits_decoded_instruction_0_needs_branch_unit,
         io_enq_bits_decoded_instruction_0_needs_ALU,
         io_enq_bits_decoded_instruction_0_RS_type,
         io_enq_bits_decoded_instruction_0_portID,
         io_enq_bits_decoded_instruction_0_instructionType,
         io_enq_bits_decoded_instruction_0_ROB_index,
         io_enq_bits_decoded_instruction_0_packet_index,
         io_enq_bits_decoded_instruction_0_FUNCT3,
         io_enq_bits_decoded_instruction_0_IMM,
         io_enq_bits_decoded_instruction_0_RS2_valid,
         io_enq_bits_decoded_instruction_0_RS2,
         io_enq_bits_decoded_instruction_0_RS1_valid,
         io_enq_bits_decoded_instruction_0_RS1,
         io_enq_bits_decoded_instruction_0_RD_valid,
         io_enq_bits_decoded_instruction_0_RD,
         io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
         io_enq_bits_fetch_PC};
    if (reset)
      full <= 1'h0;
    else
      full <=
        ~io_flush & (do_enq == (full & io_deq_ready & io_deq_valid_0) ? full : do_enq);
  end // always @(posedge)
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = full ? ram[31:0] : io_enq_bits_fetch_PC;
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready =
    full ? ram[32] : io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready;
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready =
    full ? ram[33] : io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready;
  assign io_deq_bits_decoded_instruction_0_RD =
    full ? ram[40:34] : io_enq_bits_decoded_instruction_0_RD;
  assign io_deq_bits_decoded_instruction_0_RD_valid =
    full ? ram[41] : io_enq_bits_decoded_instruction_0_RD_valid;
  assign io_deq_bits_decoded_instruction_0_RS1 =
    full ? ram[48:42] : io_enq_bits_decoded_instruction_0_RS1;
  assign io_deq_bits_decoded_instruction_0_RS1_valid =
    full ? ram[49] : io_enq_bits_decoded_instruction_0_RS1_valid;
  assign io_deq_bits_decoded_instruction_0_RS2 =
    full ? ram[56:50] : io_enq_bits_decoded_instruction_0_RS2;
  assign io_deq_bits_decoded_instruction_0_RS2_valid =
    full ? ram[57] : io_enq_bits_decoded_instruction_0_RS2_valid;
  assign io_deq_bits_decoded_instruction_0_IMM =
    full ? ram[78:58] : io_enq_bits_decoded_instruction_0_IMM;
  assign io_deq_bits_decoded_instruction_0_FUNCT3 =
    full ? ram[81:79] : io_enq_bits_decoded_instruction_0_FUNCT3;
  assign io_deq_bits_decoded_instruction_0_packet_index =
    full ? ram[83:82] : io_enq_bits_decoded_instruction_0_packet_index;
  assign io_deq_bits_decoded_instruction_0_ROB_index =
    full ? ram[89:84] : io_enq_bits_decoded_instruction_0_ROB_index;
  assign io_deq_bits_decoded_instruction_0_instructionType =
    full ? ram[94:90] : io_enq_bits_decoded_instruction_0_instructionType;
  assign io_deq_bits_decoded_instruction_0_portID =
    full ? ram[96:95] : io_enq_bits_decoded_instruction_0_portID;
  assign io_deq_bits_decoded_instruction_0_RS_type =
    full ? ram[98:97] : io_enq_bits_decoded_instruction_0_RS_type;
  assign io_deq_bits_decoded_instruction_0_needs_ALU =
    full ? ram[99] : io_enq_bits_decoded_instruction_0_needs_ALU;
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit =
    full ? ram[100] : io_enq_bits_decoded_instruction_0_needs_branch_unit;
  assign io_deq_bits_decoded_instruction_0_needs_CSRs =
    full ? ram[101] : io_enq_bits_decoded_instruction_0_needs_CSRs;
  assign io_deq_bits_decoded_instruction_0_SUBTRACT =
    full ? ram[102] : io_enq_bits_decoded_instruction_0_SUBTRACT;
  assign io_deq_bits_decoded_instruction_0_MULTIPLY =
    full ? ram[103] : io_enq_bits_decoded_instruction_0_MULTIPLY;
  assign io_deq_bits_decoded_instruction_0_IS_IMM =
    full ? ram[104] : io_enq_bits_decoded_instruction_0_IS_IMM;
  assign io_deq_bits_decoded_instruction_0_is_load =
    full ? ram[105] : io_enq_bits_decoded_instruction_0_is_load;
  assign io_deq_bits_decoded_instruction_0_is_store =
    full ? ram[106] : io_enq_bits_decoded_instruction_0_is_store;
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready =
    full ? ram[107] : io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready;
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready =
    full ? ram[108] : io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready;
  assign io_deq_bits_decoded_instruction_1_RD =
    full ? ram[115:109] : io_enq_bits_decoded_instruction_1_RD;
  assign io_deq_bits_decoded_instruction_1_RD_valid =
    full ? ram[116] : io_enq_bits_decoded_instruction_1_RD_valid;
  assign io_deq_bits_decoded_instruction_1_RS1 =
    full ? ram[123:117] : io_enq_bits_decoded_instruction_1_RS1;
  assign io_deq_bits_decoded_instruction_1_RS1_valid =
    full ? ram[124] : io_enq_bits_decoded_instruction_1_RS1_valid;
  assign io_deq_bits_decoded_instruction_1_RS2 =
    full ? ram[131:125] : io_enq_bits_decoded_instruction_1_RS2;
  assign io_deq_bits_decoded_instruction_1_RS2_valid =
    full ? ram[132] : io_enq_bits_decoded_instruction_1_RS2_valid;
  assign io_deq_bits_decoded_instruction_1_IMM =
    full ? ram[153:133] : io_enq_bits_decoded_instruction_1_IMM;
  assign io_deq_bits_decoded_instruction_1_FUNCT3 =
    full ? ram[156:154] : io_enq_bits_decoded_instruction_1_FUNCT3;
  assign io_deq_bits_decoded_instruction_1_packet_index =
    full ? ram[158:157] : io_enq_bits_decoded_instruction_1_packet_index;
  assign io_deq_bits_decoded_instruction_1_ROB_index =
    full ? ram[164:159] : io_enq_bits_decoded_instruction_1_ROB_index;
  assign io_deq_bits_decoded_instruction_1_instructionType =
    full ? ram[169:165] : io_enq_bits_decoded_instruction_1_instructionType;
  assign io_deq_bits_decoded_instruction_1_portID =
    full ? ram[171:170] : io_enq_bits_decoded_instruction_1_portID;
  assign io_deq_bits_decoded_instruction_1_RS_type =
    full ? ram[173:172] : io_enq_bits_decoded_instruction_1_RS_type;
  assign io_deq_bits_decoded_instruction_1_needs_ALU =
    full ? ram[174] : io_enq_bits_decoded_instruction_1_needs_ALU;
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit =
    full ? ram[175] : io_enq_bits_decoded_instruction_1_needs_branch_unit;
  assign io_deq_bits_decoded_instruction_1_needs_CSRs =
    full ? ram[176] : io_enq_bits_decoded_instruction_1_needs_CSRs;
  assign io_deq_bits_decoded_instruction_1_SUBTRACT =
    full ? ram[177] : io_enq_bits_decoded_instruction_1_SUBTRACT;
  assign io_deq_bits_decoded_instruction_1_MULTIPLY =
    full ? ram[178] : io_enq_bits_decoded_instruction_1_MULTIPLY;
  assign io_deq_bits_decoded_instruction_1_IS_IMM =
    full ? ram[179] : io_enq_bits_decoded_instruction_1_IS_IMM;
  assign io_deq_bits_decoded_instruction_1_is_load =
    full ? ram[180] : io_enq_bits_decoded_instruction_1_is_load;
  assign io_deq_bits_decoded_instruction_1_is_store =
    full ? ram[181] : io_enq_bits_decoded_instruction_1_is_store;
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready =
    full ? ram[182] : io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready;
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready =
    full ? ram[183] : io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready;
  assign io_deq_bits_decoded_instruction_2_RD =
    full ? ram[190:184] : io_enq_bits_decoded_instruction_2_RD;
  assign io_deq_bits_decoded_instruction_2_RD_valid =
    full ? ram[191] : io_enq_bits_decoded_instruction_2_RD_valid;
  assign io_deq_bits_decoded_instruction_2_RS1 =
    full ? ram[198:192] : io_enq_bits_decoded_instruction_2_RS1;
  assign io_deq_bits_decoded_instruction_2_RS1_valid =
    full ? ram[199] : io_enq_bits_decoded_instruction_2_RS1_valid;
  assign io_deq_bits_decoded_instruction_2_RS2 =
    full ? ram[206:200] : io_enq_bits_decoded_instruction_2_RS2;
  assign io_deq_bits_decoded_instruction_2_RS2_valid =
    full ? ram[207] : io_enq_bits_decoded_instruction_2_RS2_valid;
  assign io_deq_bits_decoded_instruction_2_IMM =
    full ? ram[228:208] : io_enq_bits_decoded_instruction_2_IMM;
  assign io_deq_bits_decoded_instruction_2_FUNCT3 =
    full ? ram[231:229] : io_enq_bits_decoded_instruction_2_FUNCT3;
  assign io_deq_bits_decoded_instruction_2_packet_index =
    full ? ram[233:232] : io_enq_bits_decoded_instruction_2_packet_index;
  assign io_deq_bits_decoded_instruction_2_ROB_index =
    full ? ram[239:234] : io_enq_bits_decoded_instruction_2_ROB_index;
  assign io_deq_bits_decoded_instruction_2_instructionType =
    full ? ram[244:240] : io_enq_bits_decoded_instruction_2_instructionType;
  assign io_deq_bits_decoded_instruction_2_portID =
    full ? ram[246:245] : io_enq_bits_decoded_instruction_2_portID;
  assign io_deq_bits_decoded_instruction_2_RS_type =
    full ? ram[248:247] : io_enq_bits_decoded_instruction_2_RS_type;
  assign io_deq_bits_decoded_instruction_2_needs_ALU =
    full ? ram[249] : io_enq_bits_decoded_instruction_2_needs_ALU;
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit =
    full ? ram[250] : io_enq_bits_decoded_instruction_2_needs_branch_unit;
  assign io_deq_bits_decoded_instruction_2_needs_CSRs =
    full ? ram[251] : io_enq_bits_decoded_instruction_2_needs_CSRs;
  assign io_deq_bits_decoded_instruction_2_SUBTRACT =
    full ? ram[252] : io_enq_bits_decoded_instruction_2_SUBTRACT;
  assign io_deq_bits_decoded_instruction_2_MULTIPLY =
    full ? ram[253] : io_enq_bits_decoded_instruction_2_MULTIPLY;
  assign io_deq_bits_decoded_instruction_2_IS_IMM =
    full ? ram[254] : io_enq_bits_decoded_instruction_2_IS_IMM;
  assign io_deq_bits_decoded_instruction_2_is_load =
    full ? ram[255] : io_enq_bits_decoded_instruction_2_is_load;
  assign io_deq_bits_decoded_instruction_2_is_store =
    full ? ram[256] : io_enq_bits_decoded_instruction_2_is_store;
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready =
    full ? ram[257] : io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready;
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready =
    full ? ram[258] : io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready;
  assign io_deq_bits_decoded_instruction_3_RD =
    full ? ram[265:259] : io_enq_bits_decoded_instruction_3_RD;
  assign io_deq_bits_decoded_instruction_3_RD_valid =
    full ? ram[266] : io_enq_bits_decoded_instruction_3_RD_valid;
  assign io_deq_bits_decoded_instruction_3_RS1 =
    full ? ram[273:267] : io_enq_bits_decoded_instruction_3_RS1;
  assign io_deq_bits_decoded_instruction_3_RS1_valid =
    full ? ram[274] : io_enq_bits_decoded_instruction_3_RS1_valid;
  assign io_deq_bits_decoded_instruction_3_RS2 =
    full ? ram[281:275] : io_enq_bits_decoded_instruction_3_RS2;
  assign io_deq_bits_decoded_instruction_3_RS2_valid =
    full ? ram[282] : io_enq_bits_decoded_instruction_3_RS2_valid;
  assign io_deq_bits_decoded_instruction_3_IMM =
    full ? ram[303:283] : io_enq_bits_decoded_instruction_3_IMM;
  assign io_deq_bits_decoded_instruction_3_FUNCT3 =
    full ? ram[306:304] : io_enq_bits_decoded_instruction_3_FUNCT3;
  assign io_deq_bits_decoded_instruction_3_packet_index =
    full ? ram[308:307] : io_enq_bits_decoded_instruction_3_packet_index;
  assign io_deq_bits_decoded_instruction_3_ROB_index =
    full ? ram[314:309] : io_enq_bits_decoded_instruction_3_ROB_index;
  assign io_deq_bits_decoded_instruction_3_instructionType =
    full ? ram[319:315] : io_enq_bits_decoded_instruction_3_instructionType;
  assign io_deq_bits_decoded_instruction_3_portID =
    full ? ram[321:320] : io_enq_bits_decoded_instruction_3_portID;
  assign io_deq_bits_decoded_instruction_3_RS_type =
    full ? ram[323:322] : io_enq_bits_decoded_instruction_3_RS_type;
  assign io_deq_bits_decoded_instruction_3_needs_ALU =
    full ? ram[324] : io_enq_bits_decoded_instruction_3_needs_ALU;
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit =
    full ? ram[325] : io_enq_bits_decoded_instruction_3_needs_branch_unit;
  assign io_deq_bits_decoded_instruction_3_needs_CSRs =
    full ? ram[326] : io_enq_bits_decoded_instruction_3_needs_CSRs;
  assign io_deq_bits_decoded_instruction_3_SUBTRACT =
    full ? ram[327] : io_enq_bits_decoded_instruction_3_SUBTRACT;
  assign io_deq_bits_decoded_instruction_3_MULTIPLY =
    full ? ram[328] : io_enq_bits_decoded_instruction_3_MULTIPLY;
  assign io_deq_bits_decoded_instruction_3_IS_IMM =
    full ? ram[329] : io_enq_bits_decoded_instruction_3_IS_IMM;
  assign io_deq_bits_decoded_instruction_3_is_load =
    full ? ram[330] : io_enq_bits_decoded_instruction_3_is_load;
  assign io_deq_bits_decoded_instruction_3_is_store =
    full ? ram[331] : io_enq_bits_decoded_instruction_3_is_store;
  assign io_deq_bits_valid_bits_0 = full ? ram[332] : io_enq_bits_valid_bits_0;
  assign io_deq_bits_valid_bits_1 = full ? ram[333] : io_enq_bits_valid_bits_1;
  assign io_deq_bits_valid_bits_2 = full ? ram[334] : io_enq_bits_valid_bits_2;
  assign io_deq_bits_valid_bits_3 = full ? ram[335] : io_enq_bits_valid_bits_3;
  assign io_deq_bits_RAT_index = full ? ram[339:336] : io_enq_bits_RAT_index;
  assign io_deq_bits_free_list_front_pointer =
    full ? ram[347:340] : io_enq_bits_free_list_front_pointer;
endmodule

module Queue1_FTQ_entry_1(
  input         clock,
                reset,
                io_enq_valid,
                io_enq_bits_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_is_misprediction,
  input  [31:0] io_enq_bits_predicted_PC,
  input         io_enq_bits_T_NT,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_NEXT,
                io_enq_bits_TOS,
  input  [1:0]  io_enq_bits_dominant_index,
  input  [31:0] io_enq_bits_resolved_PC,
  input         io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_is_misprediction,
  output [31:0] io_deq_bits_predicted_PC,
  output        io_deq_bits_T_NT,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  output [1:0]  io_deq_bits_dominant_index,
  output [31:0] io_deq_bits_resolved_PC,
  input         io_flush
);

  reg  [133:0] ram;
  reg          full;
  wire         io_deq_valid_0 = io_enq_valid | full;
  wire         do_enq = ~(~full & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (do_enq)
      ram <=
        {io_enq_bits_resolved_PC,
         io_enq_bits_dominant_index,
         io_enq_bits_TOS,
         io_enq_bits_NEXT,
         io_enq_bits_GHR,
         io_enq_bits_br_type,
         io_enq_bits_T_NT,
         io_enq_bits_predicted_PC,
         io_enq_bits_is_misprediction,
         io_enq_bits_fetch_PC,
         io_enq_bits_valid};
    if (reset)
      full <= 1'h0;
    else
      full <=
        ~io_flush & (do_enq == (full & io_deq_ready & io_deq_valid_0) ? full : do_enq);
  end // always @(posedge)
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_valid = full ? ram[0] : io_enq_bits_valid;
  assign io_deq_bits_fetch_PC = full ? ram[32:1] : io_enq_bits_fetch_PC;
  assign io_deq_bits_is_misprediction = full ? ram[33] : io_enq_bits_is_misprediction;
  assign io_deq_bits_predicted_PC = full ? ram[65:34] : io_enq_bits_predicted_PC;
  assign io_deq_bits_T_NT = full ? ram[66] : io_enq_bits_T_NT;
  assign io_deq_bits_br_type = full ? ram[69:67] : io_enq_bits_br_type;
  assign io_deq_bits_GHR = full ? ram[85:70] : io_enq_bits_GHR;
  assign io_deq_bits_NEXT = full ? ram[92:86] : io_enq_bits_NEXT;
  assign io_deq_bits_TOS = full ? ram[99:93] : io_enq_bits_TOS;
  assign io_deq_bits_dominant_index = full ? ram[101:100] : io_enq_bits_dominant_index;
  assign io_deq_bits_resolved_PC = full ? ram[133:102] : io_enq_bits_resolved_PC;
endmodule

module fetch_packet_decoder(
  input         clock,
                reset,
                io_flush,
  output        io_fetch_packet_ready,
  input         io_fetch_packet_valid,
  input  [31:0] io_fetch_packet_bits_fetch_PC,
  input         io_fetch_packet_bits_valid_bits_0,
                io_fetch_packet_bits_valid_bits_1,
                io_fetch_packet_bits_valid_bits_2,
                io_fetch_packet_bits_valid_bits_3,
  input  [31:0] io_fetch_packet_bits_instructions_0_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_0_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_0_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_1_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_1_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_1_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_2_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_2_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_2_ROB_index,
  input  [31:0] io_fetch_packet_bits_instructions_3_instruction,
  input  [3:0]  io_fetch_packet_bits_instructions_3_packet_index,
  input  [5:0]  io_fetch_packet_bits_instructions_3_ROB_index,
  output        io_predictions_in_ready,
  input         io_predictions_in_valid,
                io_predictions_in_bits_valid,
  input  [31:0] io_predictions_in_bits_fetch_PC,
  input         io_predictions_in_bits_is_misprediction,
  input  [31:0] io_predictions_in_bits_predicted_PC,
  input         io_predictions_in_bits_T_NT,
  input  [2:0]  io_predictions_in_bits_br_type,
  input  [15:0] io_predictions_in_bits_GHR,
  input  [6:0]  io_predictions_in_bits_NEXT,
                io_predictions_in_bits_TOS,
  input  [1:0]  io_predictions_in_bits_dominant_index,
  input  [31:0] io_predictions_in_bits_resolved_PC,
  input         io_decoded_fetch_packet_ready,
  output        io_decoded_fetch_packet_valid,
  output [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_0_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_0_is_store,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_1_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_1_is_store,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_2_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_2_is_store,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_3_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_3_is_store,
                io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3,
  output [3:0]  io_decoded_fetch_packet_bits_RAT_index,
  output [7:0]  io_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_predictions_out_ready,
  output        io_predictions_out_valid,
                io_predictions_out_bits_valid,
  output [31:0] io_predictions_out_bits_fetch_PC,
  output        io_predictions_out_bits_is_misprediction,
  output [31:0] io_predictions_out_bits_predicted_PC,
  output        io_predictions_out_bits_T_NT,
  output [2:0]  io_predictions_out_bits_br_type,
  output [15:0] io_predictions_out_bits_GHR,
  output [6:0]  io_predictions_out_bits_NEXT,
                io_predictions_out_bits_TOS,
  output [1:0]  io_predictions_out_bits_dominant_index,
  output [31:0] io_predictions_out_bits_resolved_PC
);

  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RD;
  wire        _decoders_3_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RS1;
  wire        _decoders_3_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_3_io_decoded_instruction_bits_RS2;
  wire        _decoders_3_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_3_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_3_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_3_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_3_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_3_io_decoded_instruction_bits_RS_type;
  wire        _decoders_3_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_3_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_3_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_3_io_decoded_instruction_bits_IS_IMM;
  wire        _decoders_3_io_decoded_instruction_bits_is_load;
  wire        _decoders_3_io_decoded_instruction_bits_is_store;
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RD;
  wire        _decoders_2_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RS1;
  wire        _decoders_2_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_2_io_decoded_instruction_bits_RS2;
  wire        _decoders_2_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_2_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_2_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_2_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_2_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_2_io_decoded_instruction_bits_RS_type;
  wire        _decoders_2_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_2_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_2_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_2_io_decoded_instruction_bits_IS_IMM;
  wire        _decoders_2_io_decoded_instruction_bits_is_load;
  wire        _decoders_2_io_decoded_instruction_bits_is_store;
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RD;
  wire        _decoders_1_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RS1;
  wire        _decoders_1_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_1_io_decoded_instruction_bits_RS2;
  wire        _decoders_1_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_1_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_1_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_1_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_1_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_1_io_decoded_instruction_bits_RS_type;
  wire        _decoders_1_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_1_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_1_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_1_io_decoded_instruction_bits_IS_IMM;
  wire        _decoders_1_io_decoded_instruction_bits_is_load;
  wire        _decoders_1_io_decoded_instruction_bits_is_store;
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RD;
  wire        _decoders_0_io_decoded_instruction_bits_RD_valid;
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RS1;
  wire        _decoders_0_io_decoded_instruction_bits_RS1_valid;
  wire [6:0]  _decoders_0_io_decoded_instruction_bits_RS2;
  wire        _decoders_0_io_decoded_instruction_bits_RS2_valid;
  wire [20:0] _decoders_0_io_decoded_instruction_bits_IMM;
  wire [2:0]  _decoders_0_io_decoded_instruction_bits_FUNCT3;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_packet_index;
  wire [5:0]  _decoders_0_io_decoded_instruction_bits_ROB_index;
  wire [4:0]  _decoders_0_io_decoded_instruction_bits_instructionType;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_portID;
  wire [1:0]  _decoders_0_io_decoded_instruction_bits_RS_type;
  wire        _decoders_0_io_decoded_instruction_bits_needs_ALU;
  wire        _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
  wire        _decoders_0_io_decoded_instruction_bits_SUBTRACT;
  wire        _decoders_0_io_decoded_instruction_bits_MULTIPLY;
  wire        _decoders_0_io_decoded_instruction_bits_IS_IMM;
  wire        _decoders_0_io_decoded_instruction_bits_is_load;
  wire        _decoders_0_io_decoded_instruction_bits_is_store;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_RD;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_RD_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2_valid;
  reg  [20:0] decoded_fetch_packet_bits_decoded_instruction_0_REG_IMM;
  reg  [2:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_FUNCT3;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_packet_index;
  reg  [5:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_ROB_index;
  reg  [4:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_instructionType;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_portID;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_0_REG_RS_type;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_ALU;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_branch_unit;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_SUBTRACT;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_MULTIPLY;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_IMM;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_is_load;
  reg         decoded_fetch_packet_bits_decoded_instruction_0_REG_is_store;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_RD;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_RD_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2_valid;
  reg  [20:0] decoded_fetch_packet_bits_decoded_instruction_1_REG_IMM;
  reg  [2:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_FUNCT3;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_packet_index;
  reg  [5:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_ROB_index;
  reg  [4:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_instructionType;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_portID;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_1_REG_RS_type;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_ALU;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_branch_unit;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_SUBTRACT;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_MULTIPLY;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_IMM;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_is_load;
  reg         decoded_fetch_packet_bits_decoded_instruction_1_REG_is_store;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_RD;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_RD_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2_valid;
  reg  [20:0] decoded_fetch_packet_bits_decoded_instruction_2_REG_IMM;
  reg  [2:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_FUNCT3;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_packet_index;
  reg  [5:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_ROB_index;
  reg  [4:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_instructionType;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_portID;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_2_REG_RS_type;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_ALU;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_branch_unit;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_SUBTRACT;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_MULTIPLY;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_IMM;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_is_load;
  reg         decoded_fetch_packet_bits_decoded_instruction_2_REG_is_store;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_RD;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_RD_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1_valid;
  reg  [6:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2_valid;
  reg  [20:0] decoded_fetch_packet_bits_decoded_instruction_3_REG_IMM;
  reg  [2:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_FUNCT3;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_packet_index;
  reg  [5:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_ROB_index;
  reg  [4:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_instructionType;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_portID;
  reg  [1:0]  decoded_fetch_packet_bits_decoded_instruction_3_REG_RS_type;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_ALU;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_branch_unit;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_SUBTRACT;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_MULTIPLY;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_IMM;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_is_load;
  reg         decoded_fetch_packet_bits_decoded_instruction_3_REG_is_store;
  reg         decoded_fetch_packet_valid_REG;
  reg  [31:0] decoded_fetch_packet_bits_fetch_PC_REG;
  reg         REG_0;
  reg         REG_1;
  reg         REG_2;
  reg         REG_3;
  reg         predictions_out_bits_REG_valid;
  reg  [31:0] predictions_out_bits_REG_fetch_PC;
  reg         predictions_out_bits_REG_is_misprediction;
  reg  [31:0] predictions_out_bits_REG_predicted_PC;
  reg         predictions_out_bits_REG_T_NT;
  reg  [2:0]  predictions_out_bits_REG_br_type;
  reg  [15:0] predictions_out_bits_REG_GHR;
  reg  [6:0]  predictions_out_bits_REG_NEXT;
  reg  [6:0]  predictions_out_bits_REG_TOS;
  reg  [1:0]  predictions_out_bits_REG_dominant_index;
  reg  [31:0] predictions_out_bits_REG_resolved_PC;
  reg         predictions_out_valid_REG;
  reg         monitor_output_REG;
  wire        monitor_output = monitor_output_REG;
  always @(posedge clock) begin
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RD <=
      _decoders_0_io_decoded_instruction_bits_RD;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RD_valid <=
      _decoders_0_io_decoded_instruction_bits_RD_valid;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1 <=
      _decoders_0_io_decoded_instruction_bits_RS1;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1_valid <=
      _decoders_0_io_decoded_instruction_bits_RS1_valid;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2 <=
      _decoders_0_io_decoded_instruction_bits_RS2;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2_valid <=
      _decoders_0_io_decoded_instruction_bits_RS2_valid;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_IMM <=
      _decoders_0_io_decoded_instruction_bits_IMM;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_FUNCT3 <=
      _decoders_0_io_decoded_instruction_bits_FUNCT3;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_packet_index <=
      _decoders_0_io_decoded_instruction_bits_packet_index;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_ROB_index <=
      _decoders_0_io_decoded_instruction_bits_ROB_index;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_instructionType <=
      _decoders_0_io_decoded_instruction_bits_instructionType;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_portID <=
      _decoders_0_io_decoded_instruction_bits_portID;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_RS_type <=
      _decoders_0_io_decoded_instruction_bits_RS_type;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_ALU <=
      _decoders_0_io_decoded_instruction_bits_needs_ALU;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_branch_unit <=
      _decoders_0_io_decoded_instruction_bits_needs_branch_unit;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_SUBTRACT <=
      _decoders_0_io_decoded_instruction_bits_SUBTRACT;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_MULTIPLY <=
      _decoders_0_io_decoded_instruction_bits_MULTIPLY;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_IMM <=
      _decoders_0_io_decoded_instruction_bits_IS_IMM;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_is_load <=
      _decoders_0_io_decoded_instruction_bits_is_load;
    decoded_fetch_packet_bits_decoded_instruction_0_REG_is_store <=
      _decoders_0_io_decoded_instruction_bits_is_store;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RD <=
      _decoders_1_io_decoded_instruction_bits_RD;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RD_valid <=
      _decoders_1_io_decoded_instruction_bits_RD_valid;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1 <=
      _decoders_1_io_decoded_instruction_bits_RS1;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1_valid <=
      _decoders_1_io_decoded_instruction_bits_RS1_valid;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2 <=
      _decoders_1_io_decoded_instruction_bits_RS2;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2_valid <=
      _decoders_1_io_decoded_instruction_bits_RS2_valid;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_IMM <=
      _decoders_1_io_decoded_instruction_bits_IMM;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_FUNCT3 <=
      _decoders_1_io_decoded_instruction_bits_FUNCT3;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_packet_index <=
      _decoders_1_io_decoded_instruction_bits_packet_index;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_ROB_index <=
      _decoders_1_io_decoded_instruction_bits_ROB_index;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_instructionType <=
      _decoders_1_io_decoded_instruction_bits_instructionType;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_portID <=
      _decoders_1_io_decoded_instruction_bits_portID;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_RS_type <=
      _decoders_1_io_decoded_instruction_bits_RS_type;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_ALU <=
      _decoders_1_io_decoded_instruction_bits_needs_ALU;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_branch_unit <=
      _decoders_1_io_decoded_instruction_bits_needs_branch_unit;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_SUBTRACT <=
      _decoders_1_io_decoded_instruction_bits_SUBTRACT;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_MULTIPLY <=
      _decoders_1_io_decoded_instruction_bits_MULTIPLY;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_IMM <=
      _decoders_1_io_decoded_instruction_bits_IS_IMM;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_is_load <=
      _decoders_1_io_decoded_instruction_bits_is_load;
    decoded_fetch_packet_bits_decoded_instruction_1_REG_is_store <=
      _decoders_1_io_decoded_instruction_bits_is_store;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RD <=
      _decoders_2_io_decoded_instruction_bits_RD;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RD_valid <=
      _decoders_2_io_decoded_instruction_bits_RD_valid;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1 <=
      _decoders_2_io_decoded_instruction_bits_RS1;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1_valid <=
      _decoders_2_io_decoded_instruction_bits_RS1_valid;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2 <=
      _decoders_2_io_decoded_instruction_bits_RS2;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2_valid <=
      _decoders_2_io_decoded_instruction_bits_RS2_valid;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_IMM <=
      _decoders_2_io_decoded_instruction_bits_IMM;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_FUNCT3 <=
      _decoders_2_io_decoded_instruction_bits_FUNCT3;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_packet_index <=
      _decoders_2_io_decoded_instruction_bits_packet_index;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_ROB_index <=
      _decoders_2_io_decoded_instruction_bits_ROB_index;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_instructionType <=
      _decoders_2_io_decoded_instruction_bits_instructionType;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_portID <=
      _decoders_2_io_decoded_instruction_bits_portID;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_RS_type <=
      _decoders_2_io_decoded_instruction_bits_RS_type;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_ALU <=
      _decoders_2_io_decoded_instruction_bits_needs_ALU;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_branch_unit <=
      _decoders_2_io_decoded_instruction_bits_needs_branch_unit;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_SUBTRACT <=
      _decoders_2_io_decoded_instruction_bits_SUBTRACT;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_MULTIPLY <=
      _decoders_2_io_decoded_instruction_bits_MULTIPLY;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_IMM <=
      _decoders_2_io_decoded_instruction_bits_IS_IMM;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_is_load <=
      _decoders_2_io_decoded_instruction_bits_is_load;
    decoded_fetch_packet_bits_decoded_instruction_2_REG_is_store <=
      _decoders_2_io_decoded_instruction_bits_is_store;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RD <=
      _decoders_3_io_decoded_instruction_bits_RD;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RD_valid <=
      _decoders_3_io_decoded_instruction_bits_RD_valid;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1 <=
      _decoders_3_io_decoded_instruction_bits_RS1;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1_valid <=
      _decoders_3_io_decoded_instruction_bits_RS1_valid;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2 <=
      _decoders_3_io_decoded_instruction_bits_RS2;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2_valid <=
      _decoders_3_io_decoded_instruction_bits_RS2_valid;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_IMM <=
      _decoders_3_io_decoded_instruction_bits_IMM;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_FUNCT3 <=
      _decoders_3_io_decoded_instruction_bits_FUNCT3;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_packet_index <=
      _decoders_3_io_decoded_instruction_bits_packet_index;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_ROB_index <=
      _decoders_3_io_decoded_instruction_bits_ROB_index;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_instructionType <=
      _decoders_3_io_decoded_instruction_bits_instructionType;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_portID <=
      _decoders_3_io_decoded_instruction_bits_portID;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_RS_type <=
      _decoders_3_io_decoded_instruction_bits_RS_type;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_ALU <=
      _decoders_3_io_decoded_instruction_bits_needs_ALU;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_branch_unit <=
      _decoders_3_io_decoded_instruction_bits_needs_branch_unit;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_SUBTRACT <=
      _decoders_3_io_decoded_instruction_bits_SUBTRACT;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_MULTIPLY <=
      _decoders_3_io_decoded_instruction_bits_MULTIPLY;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_IMM <=
      _decoders_3_io_decoded_instruction_bits_IS_IMM;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_is_load <=
      _decoders_3_io_decoded_instruction_bits_is_load;
    decoded_fetch_packet_bits_decoded_instruction_3_REG_is_store <=
      _decoders_3_io_decoded_instruction_bits_is_store;
    decoded_fetch_packet_valid_REG <=
      io_decoded_fetch_packet_ready & io_fetch_packet_valid & ~io_flush;
    decoded_fetch_packet_bits_fetch_PC_REG <= io_fetch_packet_bits_fetch_PC;
    REG_0 <= io_fetch_packet_bits_valid_bits_0;
    REG_1 <= io_fetch_packet_bits_valid_bits_1;
    REG_2 <= io_fetch_packet_bits_valid_bits_2;
    REG_3 <= io_fetch_packet_bits_valid_bits_3;
    predictions_out_bits_REG_valid <= io_predictions_in_bits_valid;
    predictions_out_bits_REG_fetch_PC <= io_predictions_in_bits_fetch_PC;
    predictions_out_bits_REG_is_misprediction <= io_predictions_in_bits_is_misprediction;
    predictions_out_bits_REG_predicted_PC <= io_predictions_in_bits_predicted_PC;
    predictions_out_bits_REG_T_NT <= io_predictions_in_bits_T_NT;
    predictions_out_bits_REG_br_type <= io_predictions_in_bits_br_type;
    predictions_out_bits_REG_GHR <= io_predictions_in_bits_GHR;
    predictions_out_bits_REG_NEXT <= io_predictions_in_bits_NEXT;
    predictions_out_bits_REG_TOS <= io_predictions_in_bits_TOS;
    predictions_out_bits_REG_dominant_index <= io_predictions_in_bits_dominant_index;
    predictions_out_bits_REG_resolved_PC <= io_predictions_in_bits_resolved_PC;
    predictions_out_valid_REG <= io_predictions_out_ready & io_predictions_in_valid;
    monitor_output_REG <= io_fetch_packet_valid;
  end // always @(posedge)
  decoder decoders_0 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_0),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_0_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_0_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_0_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_0_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_0_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_0_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_0_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_0_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_0_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_0_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_0_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_0_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_0_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_0_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_0_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_0_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_0_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_0_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_0_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_0_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_0_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_is_load
      (_decoders_0_io_decoded_instruction_bits_is_load),
    .io_decoded_instruction_bits_is_store
      (_decoders_0_io_decoded_instruction_bits_is_store)
  );
  decoder decoders_1 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_1),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_1_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_1_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_1_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_1_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_1_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_1_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_1_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_1_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_1_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_1_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_1_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_1_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_1_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_1_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_1_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_1_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_1_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_1_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_1_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_1_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_1_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_is_load
      (_decoders_1_io_decoded_instruction_bits_is_load),
    .io_decoded_instruction_bits_is_store
      (_decoders_1_io_decoded_instruction_bits_is_store)
  );
  decoder decoders_2 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_2),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_2_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_2_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_2_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_2_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_2_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_2_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_2_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_2_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_2_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_2_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_2_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_2_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_2_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_2_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_2_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_2_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_2_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_2_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_2_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_2_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_2_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_is_load
      (_decoders_2_io_decoded_instruction_bits_is_load),
    .io_decoded_instruction_bits_is_store
      (_decoders_2_io_decoded_instruction_bits_is_store)
  );
  decoder decoders_3 (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_instruction_valid
      (io_fetch_packet_valid & io_fetch_packet_bits_valid_bits_3),
    .io_instruction_bits_instruction
      (io_fetch_packet_bits_instructions_3_instruction),
    .io_instruction_bits_packet_index
      (io_fetch_packet_bits_instructions_3_packet_index),
    .io_instruction_bits_ROB_index
      (io_fetch_packet_bits_instructions_3_ROB_index),
    .io_decoded_instruction_bits_RD
      (_decoders_3_io_decoded_instruction_bits_RD),
    .io_decoded_instruction_bits_RD_valid
      (_decoders_3_io_decoded_instruction_bits_RD_valid),
    .io_decoded_instruction_bits_RS1
      (_decoders_3_io_decoded_instruction_bits_RS1),
    .io_decoded_instruction_bits_RS1_valid
      (_decoders_3_io_decoded_instruction_bits_RS1_valid),
    .io_decoded_instruction_bits_RS2
      (_decoders_3_io_decoded_instruction_bits_RS2),
    .io_decoded_instruction_bits_RS2_valid
      (_decoders_3_io_decoded_instruction_bits_RS2_valid),
    .io_decoded_instruction_bits_IMM
      (_decoders_3_io_decoded_instruction_bits_IMM),
    .io_decoded_instruction_bits_FUNCT3
      (_decoders_3_io_decoded_instruction_bits_FUNCT3),
    .io_decoded_instruction_bits_packet_index
      (_decoders_3_io_decoded_instruction_bits_packet_index),
    .io_decoded_instruction_bits_ROB_index
      (_decoders_3_io_decoded_instruction_bits_ROB_index),
    .io_decoded_instruction_bits_instructionType
      (_decoders_3_io_decoded_instruction_bits_instructionType),
    .io_decoded_instruction_bits_portID
      (_decoders_3_io_decoded_instruction_bits_portID),
    .io_decoded_instruction_bits_RS_type
      (_decoders_3_io_decoded_instruction_bits_RS_type),
    .io_decoded_instruction_bits_needs_ALU
      (_decoders_3_io_decoded_instruction_bits_needs_ALU),
    .io_decoded_instruction_bits_needs_branch_unit
      (_decoders_3_io_decoded_instruction_bits_needs_branch_unit),
    .io_decoded_instruction_bits_SUBTRACT
      (_decoders_3_io_decoded_instruction_bits_SUBTRACT),
    .io_decoded_instruction_bits_MULTIPLY
      (_decoders_3_io_decoded_instruction_bits_MULTIPLY),
    .io_decoded_instruction_bits_IS_IMM
      (_decoders_3_io_decoded_instruction_bits_IS_IMM),
    .io_decoded_instruction_bits_is_load
      (_decoders_3_io_decoded_instruction_bits_is_load),
    .io_decoded_instruction_bits_is_store
      (_decoders_3_io_decoded_instruction_bits_is_store)
  );
  Queue1_decoded_fetch_packet decoded_fetch_packet_skid_buffer (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_ready                                           (/* unused */),
    .io_enq_valid
      (decoded_fetch_packet_valid_REG),
    .io_enq_bits_fetch_PC
      (decoded_fetch_packet_bits_fetch_PC_REG),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_0_RD
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_ROB_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_IS_IMM),
    .io_enq_bits_decoded_instruction_0_is_load
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_is_load),
    .io_enq_bits_decoded_instruction_0_is_store
      (decoded_fetch_packet_bits_decoded_instruction_0_REG_is_store),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_1_RD
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_ROB_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_IS_IMM),
    .io_enq_bits_decoded_instruction_1_is_load
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_is_load),
    .io_enq_bits_decoded_instruction_1_is_store
      (decoded_fetch_packet_bits_decoded_instruction_1_REG_is_store),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_2_RD
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_ROB_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_IS_IMM),
    .io_enq_bits_decoded_instruction_2_is_load
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_is_load),
    .io_enq_bits_decoded_instruction_2_is_store
      (decoded_fetch_packet_bits_decoded_instruction_2_REG_is_store),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready (1'h0),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready (1'h0),
    .io_enq_bits_decoded_instruction_3_RD
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_ROB_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs           (1'h0),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_IS_IMM),
    .io_enq_bits_decoded_instruction_3_is_load
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_is_load),
    .io_enq_bits_decoded_instruction_3_is_store
      (decoded_fetch_packet_bits_decoded_instruction_3_REG_is_store),
    .io_enq_bits_valid_bits_0                               (REG_0),
    .io_enq_bits_valid_bits_1                               (REG_1),
    .io_enq_bits_valid_bits_2                               (REG_2),
    .io_enq_bits_valid_bits_3                               (REG_3),
    .io_enq_bits_RAT_index                                  (4'h0),
    .io_enq_bits_free_list_front_pointer                    (8'h0),
    .io_deq_ready
      (io_decoded_fetch_packet_ready),
    .io_deq_valid
      (io_decoded_fetch_packet_valid),
    .io_deq_bits_fetch_PC
      (io_decoded_fetch_packet_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_0_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_is_load
      (io_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_deq_bits_decoded_instruction_0_is_store
      (io_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_1_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_is_load
      (io_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_deq_bits_decoded_instruction_1_is_store
      (io_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_2_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_is_load
      (io_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_deq_bits_decoded_instruction_2_is_store
      (io_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_3_RD
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_is_load
      (io_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_deq_bits_decoded_instruction_3_is_store
      (io_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_deq_bits_valid_bits_0
      (io_decoded_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (io_decoded_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (io_decoded_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (io_decoded_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_RAT_index
      (io_decoded_fetch_packet_bits_RAT_index),
    .io_deq_bits_free_list_front_pointer
      (io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  Queue1_FTQ_entry_1 predictions_out_skid_buffer (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid                 (predictions_out_valid_REG),
    .io_enq_bits_valid            (predictions_out_bits_REG_valid),
    .io_enq_bits_fetch_PC         (predictions_out_bits_REG_fetch_PC),
    .io_enq_bits_is_misprediction (predictions_out_bits_REG_is_misprediction),
    .io_enq_bits_predicted_PC     (predictions_out_bits_REG_predicted_PC),
    .io_enq_bits_T_NT             (predictions_out_bits_REG_T_NT),
    .io_enq_bits_br_type          (predictions_out_bits_REG_br_type),
    .io_enq_bits_GHR              (predictions_out_bits_REG_GHR),
    .io_enq_bits_NEXT             (predictions_out_bits_REG_NEXT),
    .io_enq_bits_TOS              (predictions_out_bits_REG_TOS),
    .io_enq_bits_dominant_index   (predictions_out_bits_REG_dominant_index),
    .io_enq_bits_resolved_PC      (predictions_out_bits_REG_resolved_PC),
    .io_deq_ready                 (io_predictions_out_ready),
    .io_deq_valid                 (io_predictions_out_valid),
    .io_deq_bits_valid            (io_predictions_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_out_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_out_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_out_bits_predicted_PC),
    .io_deq_bits_T_NT             (io_predictions_out_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_out_bits_br_type),
    .io_deq_bits_GHR              (io_predictions_out_bits_GHR),
    .io_deq_bits_NEXT             (io_predictions_out_bits_NEXT),
    .io_deq_bits_TOS              (io_predictions_out_bits_TOS),
    .io_deq_bits_dominant_index   (io_predictions_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
  assign io_fetch_packet_ready = io_decoded_fetch_packet_ready;
  assign io_predictions_in_ready = io_predictions_out_ready;
endmodule

// VCS coverage exclude_file
module ram_16x348(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [347:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [347:0] W0_data
);

  reg [347:0] Memory[0:15];
  reg         _R0_en_d0;
  reg [3:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 348'bx;
endmodule

module Queue16_decoded_fetch_packet(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,
  input         io_enq_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,
  input         io_enq_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,
  input         io_enq_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,
                io_enq_bits_decoded_instruction_0_RS_type,
  input         io_enq_bits_decoded_instruction_0_needs_ALU,
                io_enq_bits_decoded_instruction_0_needs_branch_unit,
                io_enq_bits_decoded_instruction_0_needs_CSRs,
                io_enq_bits_decoded_instruction_0_SUBTRACT,
                io_enq_bits_decoded_instruction_0_MULTIPLY,
                io_enq_bits_decoded_instruction_0_IS_IMM,
                io_enq_bits_decoded_instruction_0_is_load,
                io_enq_bits_decoded_instruction_0_is_store,
                io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,
  input         io_enq_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,
  input         io_enq_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,
  input         io_enq_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,
                io_enq_bits_decoded_instruction_1_RS_type,
  input         io_enq_bits_decoded_instruction_1_needs_ALU,
                io_enq_bits_decoded_instruction_1_needs_branch_unit,
                io_enq_bits_decoded_instruction_1_needs_CSRs,
                io_enq_bits_decoded_instruction_1_SUBTRACT,
                io_enq_bits_decoded_instruction_1_MULTIPLY,
                io_enq_bits_decoded_instruction_1_IS_IMM,
                io_enq_bits_decoded_instruction_1_is_load,
                io_enq_bits_decoded_instruction_1_is_store,
                io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,
  input         io_enq_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,
  input         io_enq_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,
  input         io_enq_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,
                io_enq_bits_decoded_instruction_2_RS_type,
  input         io_enq_bits_decoded_instruction_2_needs_ALU,
                io_enq_bits_decoded_instruction_2_needs_branch_unit,
                io_enq_bits_decoded_instruction_2_needs_CSRs,
                io_enq_bits_decoded_instruction_2_SUBTRACT,
                io_enq_bits_decoded_instruction_2_MULTIPLY,
                io_enq_bits_decoded_instruction_2_IS_IMM,
                io_enq_bits_decoded_instruction_2_is_load,
                io_enq_bits_decoded_instruction_2_is_store,
                io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,
  input         io_enq_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,
  input         io_enq_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,
  input         io_enq_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,
                io_enq_bits_decoded_instruction_3_RS_type,
  input         io_enq_bits_decoded_instruction_3_needs_ALU,
                io_enq_bits_decoded_instruction_3_needs_branch_unit,
                io_enq_bits_decoded_instruction_3_needs_CSRs,
                io_enq_bits_decoded_instruction_3_SUBTRACT,
                io_enq_bits_decoded_instruction_3_MULTIPLY,
                io_enq_bits_decoded_instruction_3_IS_IMM,
                io_enq_bits_decoded_instruction_3_is_load,
                io_enq_bits_decoded_instruction_3_is_store,
                io_enq_bits_valid_bits_0,
                io_enq_bits_valid_bits_1,
                io_enq_bits_valid_bits_2,
                io_enq_bits_valid_bits_3,
  input  [3:0]  io_enq_bits_RAT_index,
  input  [7:0]  io_enq_bits_free_list_front_pointer,
  input         io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_fetch_PC,
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,
  output        io_deq_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,
  output        io_deq_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,
  output        io_deq_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,
                io_deq_bits_decoded_instruction_0_RS_type,
  output        io_deq_bits_decoded_instruction_0_needs_ALU,
                io_deq_bits_decoded_instruction_0_needs_branch_unit,
                io_deq_bits_decoded_instruction_0_needs_CSRs,
                io_deq_bits_decoded_instruction_0_SUBTRACT,
                io_deq_bits_decoded_instruction_0_MULTIPLY,
                io_deq_bits_decoded_instruction_0_IS_IMM,
                io_deq_bits_decoded_instruction_0_is_load,
                io_deq_bits_decoded_instruction_0_is_store,
                io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,
  output        io_deq_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,
  output        io_deq_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,
  output        io_deq_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,
                io_deq_bits_decoded_instruction_1_RS_type,
  output        io_deq_bits_decoded_instruction_1_needs_ALU,
                io_deq_bits_decoded_instruction_1_needs_branch_unit,
                io_deq_bits_decoded_instruction_1_needs_CSRs,
                io_deq_bits_decoded_instruction_1_SUBTRACT,
                io_deq_bits_decoded_instruction_1_MULTIPLY,
                io_deq_bits_decoded_instruction_1_IS_IMM,
                io_deq_bits_decoded_instruction_1_is_load,
                io_deq_bits_decoded_instruction_1_is_store,
                io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,
  output        io_deq_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,
  output        io_deq_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,
  output        io_deq_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,
                io_deq_bits_decoded_instruction_2_RS_type,
  output        io_deq_bits_decoded_instruction_2_needs_ALU,
                io_deq_bits_decoded_instruction_2_needs_branch_unit,
                io_deq_bits_decoded_instruction_2_needs_CSRs,
                io_deq_bits_decoded_instruction_2_SUBTRACT,
                io_deq_bits_decoded_instruction_2_MULTIPLY,
                io_deq_bits_decoded_instruction_2_IS_IMM,
                io_deq_bits_decoded_instruction_2_is_load,
                io_deq_bits_decoded_instruction_2_is_store,
                io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,
  output        io_deq_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,
  output        io_deq_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,
  output        io_deq_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,
                io_deq_bits_decoded_instruction_3_RS_type,
  output        io_deq_bits_decoded_instruction_3_needs_ALU,
                io_deq_bits_decoded_instruction_3_needs_branch_unit,
                io_deq_bits_decoded_instruction_3_needs_CSRs,
                io_deq_bits_decoded_instruction_3_SUBTRACT,
                io_deq_bits_decoded_instruction_3_MULTIPLY,
                io_deq_bits_decoded_instruction_3_IS_IMM,
                io_deq_bits_decoded_instruction_3_is_load,
                io_deq_bits_decoded_instruction_3_is_store,
                io_deq_bits_valid_bits_0,
                io_deq_bits_valid_bits_1,
                io_deq_bits_valid_bits_2,
                io_deq_bits_valid_bits_3,
  output [3:0]  io_deq_bits_RAT_index,
  output [7:0]  io_deq_bits_free_list_front_pointer,
  input         io_flush
);

  wire         do_deq;
  wire [347:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x348 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_RAT_index,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_is_store,
        io_enq_bits_decoded_instruction_3_is_load,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_is_store,
        io_enq_bits_decoded_instruction_2_is_load,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_is_store,
        io_enq_bits_decoded_instruction_1_is_load,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_is_store,
        io_enq_bits_decoded_instruction_0_is_load,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[31:0];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready =
    empty ? io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready : _ram_ext_R0_data[32];
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready =
    empty ? io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready : _ram_ext_R0_data[33];
  assign io_deq_bits_decoded_instruction_0_RD =
    empty ? io_enq_bits_decoded_instruction_0_RD : _ram_ext_R0_data[40:34];
  assign io_deq_bits_decoded_instruction_0_RD_valid =
    empty ? io_enq_bits_decoded_instruction_0_RD_valid : _ram_ext_R0_data[41];
  assign io_deq_bits_decoded_instruction_0_RS1 =
    empty ? io_enq_bits_decoded_instruction_0_RS1 : _ram_ext_R0_data[48:42];
  assign io_deq_bits_decoded_instruction_0_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_0_RS1_valid : _ram_ext_R0_data[49];
  assign io_deq_bits_decoded_instruction_0_RS2 =
    empty ? io_enq_bits_decoded_instruction_0_RS2 : _ram_ext_R0_data[56:50];
  assign io_deq_bits_decoded_instruction_0_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_0_RS2_valid : _ram_ext_R0_data[57];
  assign io_deq_bits_decoded_instruction_0_IMM =
    empty ? io_enq_bits_decoded_instruction_0_IMM : _ram_ext_R0_data[78:58];
  assign io_deq_bits_decoded_instruction_0_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_0_FUNCT3 : _ram_ext_R0_data[81:79];
  assign io_deq_bits_decoded_instruction_0_packet_index =
    empty ? io_enq_bits_decoded_instruction_0_packet_index : _ram_ext_R0_data[83:82];
  assign io_deq_bits_decoded_instruction_0_ROB_index =
    empty ? io_enq_bits_decoded_instruction_0_ROB_index : _ram_ext_R0_data[89:84];
  assign io_deq_bits_decoded_instruction_0_instructionType =
    empty ? io_enq_bits_decoded_instruction_0_instructionType : _ram_ext_R0_data[94:90];
  assign io_deq_bits_decoded_instruction_0_portID =
    empty ? io_enq_bits_decoded_instruction_0_portID : _ram_ext_R0_data[96:95];
  assign io_deq_bits_decoded_instruction_0_RS_type =
    empty ? io_enq_bits_decoded_instruction_0_RS_type : _ram_ext_R0_data[98:97];
  assign io_deq_bits_decoded_instruction_0_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_0_needs_ALU : _ram_ext_R0_data[99];
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_0_needs_branch_unit : _ram_ext_R0_data[100];
  assign io_deq_bits_decoded_instruction_0_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_0_needs_CSRs : _ram_ext_R0_data[101];
  assign io_deq_bits_decoded_instruction_0_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_0_SUBTRACT : _ram_ext_R0_data[102];
  assign io_deq_bits_decoded_instruction_0_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_0_MULTIPLY : _ram_ext_R0_data[103];
  assign io_deq_bits_decoded_instruction_0_IS_IMM =
    empty ? io_enq_bits_decoded_instruction_0_IS_IMM : _ram_ext_R0_data[104];
  assign io_deq_bits_decoded_instruction_0_is_load =
    empty ? io_enq_bits_decoded_instruction_0_is_load : _ram_ext_R0_data[105];
  assign io_deq_bits_decoded_instruction_0_is_store =
    empty ? io_enq_bits_decoded_instruction_0_is_store : _ram_ext_R0_data[106];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready =
    empty
      ? io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      : _ram_ext_R0_data[107];
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready =
    empty
      ? io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      : _ram_ext_R0_data[108];
  assign io_deq_bits_decoded_instruction_1_RD =
    empty ? io_enq_bits_decoded_instruction_1_RD : _ram_ext_R0_data[115:109];
  assign io_deq_bits_decoded_instruction_1_RD_valid =
    empty ? io_enq_bits_decoded_instruction_1_RD_valid : _ram_ext_R0_data[116];
  assign io_deq_bits_decoded_instruction_1_RS1 =
    empty ? io_enq_bits_decoded_instruction_1_RS1 : _ram_ext_R0_data[123:117];
  assign io_deq_bits_decoded_instruction_1_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_1_RS1_valid : _ram_ext_R0_data[124];
  assign io_deq_bits_decoded_instruction_1_RS2 =
    empty ? io_enq_bits_decoded_instruction_1_RS2 : _ram_ext_R0_data[131:125];
  assign io_deq_bits_decoded_instruction_1_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_1_RS2_valid : _ram_ext_R0_data[132];
  assign io_deq_bits_decoded_instruction_1_IMM =
    empty ? io_enq_bits_decoded_instruction_1_IMM : _ram_ext_R0_data[153:133];
  assign io_deq_bits_decoded_instruction_1_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_1_FUNCT3 : _ram_ext_R0_data[156:154];
  assign io_deq_bits_decoded_instruction_1_packet_index =
    empty ? io_enq_bits_decoded_instruction_1_packet_index : _ram_ext_R0_data[158:157];
  assign io_deq_bits_decoded_instruction_1_ROB_index =
    empty ? io_enq_bits_decoded_instruction_1_ROB_index : _ram_ext_R0_data[164:159];
  assign io_deq_bits_decoded_instruction_1_instructionType =
    empty ? io_enq_bits_decoded_instruction_1_instructionType : _ram_ext_R0_data[169:165];
  assign io_deq_bits_decoded_instruction_1_portID =
    empty ? io_enq_bits_decoded_instruction_1_portID : _ram_ext_R0_data[171:170];
  assign io_deq_bits_decoded_instruction_1_RS_type =
    empty ? io_enq_bits_decoded_instruction_1_RS_type : _ram_ext_R0_data[173:172];
  assign io_deq_bits_decoded_instruction_1_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_1_needs_ALU : _ram_ext_R0_data[174];
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_1_needs_branch_unit : _ram_ext_R0_data[175];
  assign io_deq_bits_decoded_instruction_1_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_1_needs_CSRs : _ram_ext_R0_data[176];
  assign io_deq_bits_decoded_instruction_1_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_1_SUBTRACT : _ram_ext_R0_data[177];
  assign io_deq_bits_decoded_instruction_1_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_1_MULTIPLY : _ram_ext_R0_data[178];
  assign io_deq_bits_decoded_instruction_1_IS_IMM =
    empty ? io_enq_bits_decoded_instruction_1_IS_IMM : _ram_ext_R0_data[179];
  assign io_deq_bits_decoded_instruction_1_is_load =
    empty ? io_enq_bits_decoded_instruction_1_is_load : _ram_ext_R0_data[180];
  assign io_deq_bits_decoded_instruction_1_is_store =
    empty ? io_enq_bits_decoded_instruction_1_is_store : _ram_ext_R0_data[181];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready =
    empty
      ? io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      : _ram_ext_R0_data[182];
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready =
    empty
      ? io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      : _ram_ext_R0_data[183];
  assign io_deq_bits_decoded_instruction_2_RD =
    empty ? io_enq_bits_decoded_instruction_2_RD : _ram_ext_R0_data[190:184];
  assign io_deq_bits_decoded_instruction_2_RD_valid =
    empty ? io_enq_bits_decoded_instruction_2_RD_valid : _ram_ext_R0_data[191];
  assign io_deq_bits_decoded_instruction_2_RS1 =
    empty ? io_enq_bits_decoded_instruction_2_RS1 : _ram_ext_R0_data[198:192];
  assign io_deq_bits_decoded_instruction_2_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_2_RS1_valid : _ram_ext_R0_data[199];
  assign io_deq_bits_decoded_instruction_2_RS2 =
    empty ? io_enq_bits_decoded_instruction_2_RS2 : _ram_ext_R0_data[206:200];
  assign io_deq_bits_decoded_instruction_2_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_2_RS2_valid : _ram_ext_R0_data[207];
  assign io_deq_bits_decoded_instruction_2_IMM =
    empty ? io_enq_bits_decoded_instruction_2_IMM : _ram_ext_R0_data[228:208];
  assign io_deq_bits_decoded_instruction_2_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_2_FUNCT3 : _ram_ext_R0_data[231:229];
  assign io_deq_bits_decoded_instruction_2_packet_index =
    empty ? io_enq_bits_decoded_instruction_2_packet_index : _ram_ext_R0_data[233:232];
  assign io_deq_bits_decoded_instruction_2_ROB_index =
    empty ? io_enq_bits_decoded_instruction_2_ROB_index : _ram_ext_R0_data[239:234];
  assign io_deq_bits_decoded_instruction_2_instructionType =
    empty ? io_enq_bits_decoded_instruction_2_instructionType : _ram_ext_R0_data[244:240];
  assign io_deq_bits_decoded_instruction_2_portID =
    empty ? io_enq_bits_decoded_instruction_2_portID : _ram_ext_R0_data[246:245];
  assign io_deq_bits_decoded_instruction_2_RS_type =
    empty ? io_enq_bits_decoded_instruction_2_RS_type : _ram_ext_R0_data[248:247];
  assign io_deq_bits_decoded_instruction_2_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_2_needs_ALU : _ram_ext_R0_data[249];
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_2_needs_branch_unit : _ram_ext_R0_data[250];
  assign io_deq_bits_decoded_instruction_2_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_2_needs_CSRs : _ram_ext_R0_data[251];
  assign io_deq_bits_decoded_instruction_2_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_2_SUBTRACT : _ram_ext_R0_data[252];
  assign io_deq_bits_decoded_instruction_2_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_2_MULTIPLY : _ram_ext_R0_data[253];
  assign io_deq_bits_decoded_instruction_2_IS_IMM =
    empty ? io_enq_bits_decoded_instruction_2_IS_IMM : _ram_ext_R0_data[254];
  assign io_deq_bits_decoded_instruction_2_is_load =
    empty ? io_enq_bits_decoded_instruction_2_is_load : _ram_ext_R0_data[255];
  assign io_deq_bits_decoded_instruction_2_is_store =
    empty ? io_enq_bits_decoded_instruction_2_is_store : _ram_ext_R0_data[256];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready =
    empty
      ? io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      : _ram_ext_R0_data[257];
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready =
    empty
      ? io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      : _ram_ext_R0_data[258];
  assign io_deq_bits_decoded_instruction_3_RD =
    empty ? io_enq_bits_decoded_instruction_3_RD : _ram_ext_R0_data[265:259];
  assign io_deq_bits_decoded_instruction_3_RD_valid =
    empty ? io_enq_bits_decoded_instruction_3_RD_valid : _ram_ext_R0_data[266];
  assign io_deq_bits_decoded_instruction_3_RS1 =
    empty ? io_enq_bits_decoded_instruction_3_RS1 : _ram_ext_R0_data[273:267];
  assign io_deq_bits_decoded_instruction_3_RS1_valid =
    empty ? io_enq_bits_decoded_instruction_3_RS1_valid : _ram_ext_R0_data[274];
  assign io_deq_bits_decoded_instruction_3_RS2 =
    empty ? io_enq_bits_decoded_instruction_3_RS2 : _ram_ext_R0_data[281:275];
  assign io_deq_bits_decoded_instruction_3_RS2_valid =
    empty ? io_enq_bits_decoded_instruction_3_RS2_valid : _ram_ext_R0_data[282];
  assign io_deq_bits_decoded_instruction_3_IMM =
    empty ? io_enq_bits_decoded_instruction_3_IMM : _ram_ext_R0_data[303:283];
  assign io_deq_bits_decoded_instruction_3_FUNCT3 =
    empty ? io_enq_bits_decoded_instruction_3_FUNCT3 : _ram_ext_R0_data[306:304];
  assign io_deq_bits_decoded_instruction_3_packet_index =
    empty ? io_enq_bits_decoded_instruction_3_packet_index : _ram_ext_R0_data[308:307];
  assign io_deq_bits_decoded_instruction_3_ROB_index =
    empty ? io_enq_bits_decoded_instruction_3_ROB_index : _ram_ext_R0_data[314:309];
  assign io_deq_bits_decoded_instruction_3_instructionType =
    empty ? io_enq_bits_decoded_instruction_3_instructionType : _ram_ext_R0_data[319:315];
  assign io_deq_bits_decoded_instruction_3_portID =
    empty ? io_enq_bits_decoded_instruction_3_portID : _ram_ext_R0_data[321:320];
  assign io_deq_bits_decoded_instruction_3_RS_type =
    empty ? io_enq_bits_decoded_instruction_3_RS_type : _ram_ext_R0_data[323:322];
  assign io_deq_bits_decoded_instruction_3_needs_ALU =
    empty ? io_enq_bits_decoded_instruction_3_needs_ALU : _ram_ext_R0_data[324];
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit =
    empty ? io_enq_bits_decoded_instruction_3_needs_branch_unit : _ram_ext_R0_data[325];
  assign io_deq_bits_decoded_instruction_3_needs_CSRs =
    empty ? io_enq_bits_decoded_instruction_3_needs_CSRs : _ram_ext_R0_data[326];
  assign io_deq_bits_decoded_instruction_3_SUBTRACT =
    empty ? io_enq_bits_decoded_instruction_3_SUBTRACT : _ram_ext_R0_data[327];
  assign io_deq_bits_decoded_instruction_3_MULTIPLY =
    empty ? io_enq_bits_decoded_instruction_3_MULTIPLY : _ram_ext_R0_data[328];
  assign io_deq_bits_decoded_instruction_3_IS_IMM =
    empty ? io_enq_bits_decoded_instruction_3_IS_IMM : _ram_ext_R0_data[329];
  assign io_deq_bits_decoded_instruction_3_is_load =
    empty ? io_enq_bits_decoded_instruction_3_is_load : _ram_ext_R0_data[330];
  assign io_deq_bits_decoded_instruction_3_is_store =
    empty ? io_enq_bits_decoded_instruction_3_is_store : _ram_ext_R0_data[331];
  assign io_deq_bits_valid_bits_0 =
    empty ? io_enq_bits_valid_bits_0 : _ram_ext_R0_data[332];
  assign io_deq_bits_valid_bits_1 =
    empty ? io_enq_bits_valid_bits_1 : _ram_ext_R0_data[333];
  assign io_deq_bits_valid_bits_2 =
    empty ? io_enq_bits_valid_bits_2 : _ram_ext_R0_data[334];
  assign io_deq_bits_valid_bits_3 =
    empty ? io_enq_bits_valid_bits_3 : _ram_ext_R0_data[335];
  assign io_deq_bits_RAT_index =
    empty ? io_enq_bits_RAT_index : _ram_ext_R0_data[339:336];
  assign io_deq_bits_free_list_front_pointer =
    empty ? io_enq_bits_free_list_front_pointer : _ram_ext_R0_data[347:340];
endmodule

module Q_3(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
  input  [31:0] io_in_bits_fetch_PC,
  input         io_in_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [6:0]  io_in_bits_decoded_instruction_0_RD,
  input         io_in_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_in_bits_decoded_instruction_0_RS1,
  input         io_in_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_in_bits_decoded_instruction_0_RS2,
  input         io_in_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_in_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_in_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_0_portID,
                io_in_bits_decoded_instruction_0_RS_type,
  input         io_in_bits_decoded_instruction_0_needs_ALU,
                io_in_bits_decoded_instruction_0_needs_branch_unit,
                io_in_bits_decoded_instruction_0_needs_CSRs,
                io_in_bits_decoded_instruction_0_SUBTRACT,
                io_in_bits_decoded_instruction_0_MULTIPLY,
                io_in_bits_decoded_instruction_0_IS_IMM,
                io_in_bits_decoded_instruction_0_is_load,
                io_in_bits_decoded_instruction_0_is_store,
                io_in_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [6:0]  io_in_bits_decoded_instruction_1_RD,
  input         io_in_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_in_bits_decoded_instruction_1_RS1,
  input         io_in_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_in_bits_decoded_instruction_1_RS2,
  input         io_in_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_in_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_in_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_1_portID,
                io_in_bits_decoded_instruction_1_RS_type,
  input         io_in_bits_decoded_instruction_1_needs_ALU,
                io_in_bits_decoded_instruction_1_needs_branch_unit,
                io_in_bits_decoded_instruction_1_needs_CSRs,
                io_in_bits_decoded_instruction_1_SUBTRACT,
                io_in_bits_decoded_instruction_1_MULTIPLY,
                io_in_bits_decoded_instruction_1_IS_IMM,
                io_in_bits_decoded_instruction_1_is_load,
                io_in_bits_decoded_instruction_1_is_store,
                io_in_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [6:0]  io_in_bits_decoded_instruction_2_RD,
  input         io_in_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_in_bits_decoded_instruction_2_RS1,
  input         io_in_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_in_bits_decoded_instruction_2_RS2,
  input         io_in_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_in_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_in_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_2_portID,
                io_in_bits_decoded_instruction_2_RS_type,
  input         io_in_bits_decoded_instruction_2_needs_ALU,
                io_in_bits_decoded_instruction_2_needs_branch_unit,
                io_in_bits_decoded_instruction_2_needs_CSRs,
                io_in_bits_decoded_instruction_2_SUBTRACT,
                io_in_bits_decoded_instruction_2_MULTIPLY,
                io_in_bits_decoded_instruction_2_IS_IMM,
                io_in_bits_decoded_instruction_2_is_load,
                io_in_bits_decoded_instruction_2_is_store,
                io_in_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_in_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [6:0]  io_in_bits_decoded_instruction_3_RD,
  input         io_in_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_in_bits_decoded_instruction_3_RS1,
  input         io_in_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_in_bits_decoded_instruction_3_RS2,
  input         io_in_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_in_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_in_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_in_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_in_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_in_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_in_bits_decoded_instruction_3_portID,
                io_in_bits_decoded_instruction_3_RS_type,
  input         io_in_bits_decoded_instruction_3_needs_ALU,
                io_in_bits_decoded_instruction_3_needs_branch_unit,
                io_in_bits_decoded_instruction_3_needs_CSRs,
                io_in_bits_decoded_instruction_3_SUBTRACT,
                io_in_bits_decoded_instruction_3_MULTIPLY,
                io_in_bits_decoded_instruction_3_IS_IMM,
                io_in_bits_decoded_instruction_3_is_load,
                io_in_bits_decoded_instruction_3_is_store,
                io_in_bits_valid_bits_0,
                io_in_bits_valid_bits_1,
                io_in_bits_valid_bits_2,
                io_in_bits_valid_bits_3,
  input  [3:0]  io_in_bits_RAT_index,
  input  [7:0]  io_in_bits_free_list_front_pointer,
  input         io_out_ready,
  output        io_out_valid,
  output [31:0] io_out_bits_fetch_PC,
  output        io_out_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_out_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [6:0]  io_out_bits_decoded_instruction_0_RD,
  output        io_out_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_out_bits_decoded_instruction_0_RS1,
  output        io_out_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_out_bits_decoded_instruction_0_RS2,
  output        io_out_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_out_bits_decoded_instruction_0_IMM,
  output [2:0]  io_out_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_out_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_out_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_out_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_0_portID,
                io_out_bits_decoded_instruction_0_RS_type,
  output        io_out_bits_decoded_instruction_0_needs_ALU,
                io_out_bits_decoded_instruction_0_needs_branch_unit,
                io_out_bits_decoded_instruction_0_needs_CSRs,
                io_out_bits_decoded_instruction_0_SUBTRACT,
                io_out_bits_decoded_instruction_0_MULTIPLY,
                io_out_bits_decoded_instruction_0_IS_IMM,
                io_out_bits_decoded_instruction_0_is_load,
                io_out_bits_decoded_instruction_0_is_store,
                io_out_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_out_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [6:0]  io_out_bits_decoded_instruction_1_RD,
  output        io_out_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_out_bits_decoded_instruction_1_RS1,
  output        io_out_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_out_bits_decoded_instruction_1_RS2,
  output        io_out_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_out_bits_decoded_instruction_1_IMM,
  output [2:0]  io_out_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_out_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_out_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_out_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_1_portID,
                io_out_bits_decoded_instruction_1_RS_type,
  output        io_out_bits_decoded_instruction_1_needs_ALU,
                io_out_bits_decoded_instruction_1_needs_branch_unit,
                io_out_bits_decoded_instruction_1_needs_CSRs,
                io_out_bits_decoded_instruction_1_SUBTRACT,
                io_out_bits_decoded_instruction_1_MULTIPLY,
                io_out_bits_decoded_instruction_1_IS_IMM,
                io_out_bits_decoded_instruction_1_is_load,
                io_out_bits_decoded_instruction_1_is_store,
                io_out_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_out_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [6:0]  io_out_bits_decoded_instruction_2_RD,
  output        io_out_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_out_bits_decoded_instruction_2_RS1,
  output        io_out_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_out_bits_decoded_instruction_2_RS2,
  output        io_out_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_out_bits_decoded_instruction_2_IMM,
  output [2:0]  io_out_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_out_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_out_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_out_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_2_portID,
                io_out_bits_decoded_instruction_2_RS_type,
  output        io_out_bits_decoded_instruction_2_needs_ALU,
                io_out_bits_decoded_instruction_2_needs_branch_unit,
                io_out_bits_decoded_instruction_2_needs_CSRs,
                io_out_bits_decoded_instruction_2_SUBTRACT,
                io_out_bits_decoded_instruction_2_MULTIPLY,
                io_out_bits_decoded_instruction_2_IS_IMM,
                io_out_bits_decoded_instruction_2_is_load,
                io_out_bits_decoded_instruction_2_is_store,
                io_out_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_out_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [6:0]  io_out_bits_decoded_instruction_3_RD,
  output        io_out_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_out_bits_decoded_instruction_3_RS1,
  output        io_out_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_out_bits_decoded_instruction_3_RS2,
  output        io_out_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_out_bits_decoded_instruction_3_IMM,
  output [2:0]  io_out_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_out_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_out_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_out_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_out_bits_decoded_instruction_3_portID,
                io_out_bits_decoded_instruction_3_RS_type,
  output        io_out_bits_decoded_instruction_3_needs_ALU,
                io_out_bits_decoded_instruction_3_needs_branch_unit,
                io_out_bits_decoded_instruction_3_needs_CSRs,
                io_out_bits_decoded_instruction_3_SUBTRACT,
                io_out_bits_decoded_instruction_3_MULTIPLY,
                io_out_bits_decoded_instruction_3_IS_IMM,
                io_out_bits_decoded_instruction_3_is_load,
                io_out_bits_decoded_instruction_3_is_store,
                io_out_bits_valid_bits_0,
                io_out_bits_valid_bits_1,
                io_out_bits_valid_bits_2,
                io_out_bits_valid_bits_3,
  output [3:0]  io_out_bits_RAT_index,
  output [7:0]  io_out_bits_free_list_front_pointer,
  input         io_flush
);

  Queue16_decoded_fetch_packet queue (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_ready                                           (io_in_ready),
    .io_enq_valid                                           (io_in_valid),
    .io_enq_bits_fetch_PC                                   (io_in_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RD
      (io_in_bits_decoded_instruction_0_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (io_in_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (io_in_bits_decoded_instruction_0_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (io_in_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (io_in_bits_decoded_instruction_0_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (io_in_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (io_in_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (io_in_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (io_in_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (io_in_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (io_in_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (io_in_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (io_in_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (io_in_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (io_in_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (io_in_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (io_in_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (io_in_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (io_in_bits_decoded_instruction_0_IS_IMM),
    .io_enq_bits_decoded_instruction_0_is_load
      (io_in_bits_decoded_instruction_0_is_load),
    .io_enq_bits_decoded_instruction_0_is_store
      (io_in_bits_decoded_instruction_0_is_store),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RD
      (io_in_bits_decoded_instruction_1_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (io_in_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (io_in_bits_decoded_instruction_1_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (io_in_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (io_in_bits_decoded_instruction_1_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (io_in_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (io_in_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (io_in_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (io_in_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (io_in_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (io_in_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (io_in_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (io_in_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (io_in_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (io_in_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (io_in_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (io_in_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (io_in_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (io_in_bits_decoded_instruction_1_IS_IMM),
    .io_enq_bits_decoded_instruction_1_is_load
      (io_in_bits_decoded_instruction_1_is_load),
    .io_enq_bits_decoded_instruction_1_is_store
      (io_in_bits_decoded_instruction_1_is_store),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RD
      (io_in_bits_decoded_instruction_2_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (io_in_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (io_in_bits_decoded_instruction_2_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (io_in_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (io_in_bits_decoded_instruction_2_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (io_in_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (io_in_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (io_in_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (io_in_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (io_in_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (io_in_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (io_in_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (io_in_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (io_in_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (io_in_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (io_in_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (io_in_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (io_in_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (io_in_bits_decoded_instruction_2_IS_IMM),
    .io_enq_bits_decoded_instruction_2_is_load
      (io_in_bits_decoded_instruction_2_is_load),
    .io_enq_bits_decoded_instruction_2_is_store
      (io_in_bits_decoded_instruction_2_is_store),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_in_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_in_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RD
      (io_in_bits_decoded_instruction_3_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (io_in_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (io_in_bits_decoded_instruction_3_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (io_in_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (io_in_bits_decoded_instruction_3_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (io_in_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (io_in_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (io_in_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (io_in_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (io_in_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (io_in_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (io_in_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (io_in_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (io_in_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (io_in_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (io_in_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (io_in_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (io_in_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (io_in_bits_decoded_instruction_3_IS_IMM),
    .io_enq_bits_decoded_instruction_3_is_load
      (io_in_bits_decoded_instruction_3_is_load),
    .io_enq_bits_decoded_instruction_3_is_store
      (io_in_bits_decoded_instruction_3_is_store),
    .io_enq_bits_valid_bits_0                               (io_in_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1                               (io_in_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2                               (io_in_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3                               (io_in_bits_valid_bits_3),
    .io_enq_bits_RAT_index                                  (io_in_bits_RAT_index),
    .io_enq_bits_free_list_front_pointer
      (io_in_bits_free_list_front_pointer),
    .io_deq_ready                                           (io_out_ready),
    .io_deq_valid                                           (io_out_valid),
    .io_deq_bits_fetch_PC                                   (io_out_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_0_RD
      (io_out_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (io_out_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (io_out_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_out_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (io_out_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_out_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_out_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_out_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_out_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_out_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_out_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_out_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_out_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_out_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_out_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_is_load
      (io_out_bits_decoded_instruction_0_is_load),
    .io_deq_bits_decoded_instruction_0_is_store
      (io_out_bits_decoded_instruction_0_is_store),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_1_RD
      (io_out_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (io_out_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (io_out_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_out_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (io_out_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_out_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_out_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_out_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_out_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_out_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_out_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_out_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_out_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_out_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_out_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_is_load
      (io_out_bits_decoded_instruction_1_is_load),
    .io_deq_bits_decoded_instruction_1_is_store
      (io_out_bits_decoded_instruction_1_is_store),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_2_RD
      (io_out_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (io_out_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (io_out_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_out_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (io_out_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_out_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_out_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_out_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_out_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_out_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_out_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_out_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_out_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_out_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_out_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_is_load
      (io_out_bits_decoded_instruction_2_is_load),
    .io_deq_bits_decoded_instruction_2_is_store
      (io_out_bits_decoded_instruction_2_is_store),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_out_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_out_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_deq_bits_decoded_instruction_3_RD
      (io_out_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (io_out_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (io_out_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_out_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (io_out_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_out_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_out_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_out_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_out_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_out_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_out_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_out_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_out_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_out_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_out_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_is_load
      (io_out_bits_decoded_instruction_3_is_load),
    .io_deq_bits_decoded_instruction_3_is_store
      (io_out_bits_decoded_instruction_3_is_store),
    .io_deq_bits_valid_bits_0                               (io_out_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1                               (io_out_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2                               (io_out_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3                               (io_out_bits_valid_bits_3),
    .io_deq_bits_RAT_index                                  (io_out_bits_RAT_index),
    .io_deq_bits_free_list_front_pointer
      (io_out_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
endmodule

// VCS coverage exclude_file
module ram_16x134(
  input  [3:0]   R0_addr,
  input          R0_en,
                 R0_clk,
  output [133:0] R0_data,
  input  [3:0]   W0_addr,
  input          W0_en,
                 W0_clk,
  input  [133:0] W0_data
);

  reg [133:0] Memory[0:15];
  reg         _R0_en_d0;
  reg [3:0]   _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 134'bx;
endmodule

module Queue16_FTQ_entry(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
                io_enq_bits_valid,
  input  [31:0] io_enq_bits_fetch_PC,
  input         io_enq_bits_is_misprediction,
  input  [31:0] io_enq_bits_predicted_PC,
  input         io_enq_bits_T_NT,
  input  [2:0]  io_enq_bits_br_type,
  input  [15:0] io_enq_bits_GHR,
  input  [6:0]  io_enq_bits_NEXT,
                io_enq_bits_TOS,
  input  [1:0]  io_enq_bits_dominant_index,
  input  [31:0] io_enq_bits_resolved_PC,
  input         io_deq_ready,
  output        io_deq_valid,
                io_deq_bits_valid,
  output [31:0] io_deq_bits_fetch_PC,
                io_deq_bits_predicted_PC,
  output        io_deq_bits_T_NT,
  output [2:0]  io_deq_bits_br_type,
  output [15:0] io_deq_bits_GHR,
  output [6:0]  io_deq_bits_NEXT,
                io_deq_bits_TOS,
  output [1:0]  io_deq_bits_dominant_index,
  output [31:0] io_deq_bits_resolved_PC,
  input         io_flush
);

  wire         do_deq;
  wire [133:0] _ram_ext_R0_data;
  reg  [3:0]   enq_ptr_value;
  reg  [3:0]   deq_ptr_value;
  reg          maybe_full;
  wire         ptr_match = enq_ptr_value == deq_ptr_value;
  wire         empty = ptr_match & ~maybe_full;
  wire         full = ptr_match & maybe_full;
  wire         io_deq_valid_0 = io_enq_valid | ~empty;
  assign do_deq = ~empty & io_deq_ready & io_deq_valid_0;
  wire         do_enq = ~(empty & io_deq_ready) & ~full & io_enq_valid;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (io_flush) begin
        enq_ptr_value <= 4'h0;
        deq_ptr_value <= 4'h0;
      end
      else begin
        if (do_enq)
          enq_ptr_value <= enq_ptr_value + 4'h1;
        if (do_deq)
          deq_ptr_value <= deq_ptr_value + 4'h1;
      end
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);
    end
  end // always @(posedge)
  ram_16x134 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_resolved_PC,
        io_enq_bits_dominant_index,
        io_enq_bits_TOS,
        io_enq_bits_NEXT,
        io_enq_bits_GHR,
        io_enq_bits_br_type,
        io_enq_bits_T_NT,
        io_enq_bits_predicted_PC,
        io_enq_bits_is_misprediction,
        io_enq_bits_fetch_PC,
        io_enq_bits_valid})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = io_deq_valid_0;
  assign io_deq_bits_valid = empty ? io_enq_bits_valid : _ram_ext_R0_data[0];
  assign io_deq_bits_fetch_PC = empty ? io_enq_bits_fetch_PC : _ram_ext_R0_data[32:1];
  assign io_deq_bits_predicted_PC =
    empty ? io_enq_bits_predicted_PC : _ram_ext_R0_data[65:34];
  assign io_deq_bits_T_NT = empty ? io_enq_bits_T_NT : _ram_ext_R0_data[66];
  assign io_deq_bits_br_type = empty ? io_enq_bits_br_type : _ram_ext_R0_data[69:67];
  assign io_deq_bits_GHR = empty ? io_enq_bits_GHR : _ram_ext_R0_data[85:70];
  assign io_deq_bits_NEXT = empty ? io_enq_bits_NEXT : _ram_ext_R0_data[92:86];
  assign io_deq_bits_TOS = empty ? io_enq_bits_TOS : _ram_ext_R0_data[99:93];
  assign io_deq_bits_dominant_index =
    empty ? io_enq_bits_dominant_index : _ram_ext_R0_data[101:100];
  assign io_deq_bits_resolved_PC =
    empty ? io_enq_bits_resolved_PC : _ram_ext_R0_data[133:102];
endmodule

module Q_4(
  input         clock,
                reset,
  output        io_in_ready,
  input         io_in_valid,
                io_in_bits_valid,
  input  [31:0] io_in_bits_fetch_PC,
  input         io_in_bits_is_misprediction,
  input  [31:0] io_in_bits_predicted_PC,
  input         io_in_bits_T_NT,
  input  [2:0]  io_in_bits_br_type,
  input  [15:0] io_in_bits_GHR,
  input  [6:0]  io_in_bits_NEXT,
                io_in_bits_TOS,
  input  [1:0]  io_in_bits_dominant_index,
  input  [31:0] io_in_bits_resolved_PC,
  input         io_out_ready,
  output        io_out_valid,
                io_out_bits_valid,
  output [31:0] io_out_bits_fetch_PC,
                io_out_bits_predicted_PC,
  output        io_out_bits_T_NT,
  output [2:0]  io_out_bits_br_type,
  output [15:0] io_out_bits_GHR,
  output [6:0]  io_out_bits_NEXT,
                io_out_bits_TOS,
  output [1:0]  io_out_bits_dominant_index,
  output [31:0] io_out_bits_resolved_PC,
  input         io_flush
);

  Queue16_FTQ_entry queue (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (io_in_ready),
    .io_enq_valid                 (io_in_valid),
    .io_enq_bits_valid            (io_in_bits_valid),
    .io_enq_bits_fetch_PC         (io_in_bits_fetch_PC),
    .io_enq_bits_is_misprediction (io_in_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (io_in_bits_predicted_PC),
    .io_enq_bits_T_NT             (io_in_bits_T_NT),
    .io_enq_bits_br_type          (io_in_bits_br_type),
    .io_enq_bits_GHR              (io_in_bits_GHR),
    .io_enq_bits_NEXT             (io_in_bits_NEXT),
    .io_enq_bits_TOS              (io_in_bits_TOS),
    .io_enq_bits_dominant_index   (io_in_bits_dominant_index),
    .io_enq_bits_resolved_PC      (io_in_bits_resolved_PC),
    .io_deq_ready                 (io_out_ready),
    .io_deq_valid                 (io_out_valid),
    .io_deq_bits_valid            (io_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_out_bits_fetch_PC),
    .io_deq_bits_predicted_PC     (io_out_bits_predicted_PC),
    .io_deq_bits_T_NT             (io_out_bits_T_NT),
    .io_deq_bits_br_type          (io_out_bits_br_type),
    .io_deq_bits_GHR              (io_out_bits_GHR),
    .io_deq_bits_NEXT             (io_out_bits_NEXT),
    .io_deq_bits_TOS              (io_out_bits_TOS),
    .io_deq_bits_dominant_index   (io_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
endmodule

module free_list(
  input        clock,
               reset,
               io_rename_valid_0,
               io_rename_valid_1,
               io_rename_valid_2,
               io_rename_valid_3,
  output [6:0] io_renamed_values_0,
               io_renamed_values_1,
               io_renamed_values_2,
               io_renamed_values_3,
  input        io_commit_valid,
               io_commit_bits_is_misprediction,
  input  [7:0] io_commit_bits_free_list_front_pointer,
  input  [6:0] io_commit_bits_RD_0,
               io_commit_bits_RD_1,
               io_commit_bits_RD_2,
               io_commit_bits_RD_3,
  input        io_commit_bits_RD_valid_0,
               io_commit_bits_RD_valid_1,
               io_commit_bits_RD_valid_2,
               io_commit_bits_RD_valid_3,
  output [6:0] io_free_list_front_pointer,
  output       io_can_allocate
);

  wire [4:0]       _available_elemets_6to2;
  wire [63:0][6:0] _GEN =
    '{7'h40,
      7'h3F,
      7'h3E,
      7'h3D,
      7'h3C,
      7'h3B,
      7'h3A,
      7'h39,
      7'h38,
      7'h37,
      7'h36,
      7'h35,
      7'h34,
      7'h33,
      7'h32,
      7'h31,
      7'h30,
      7'h2F,
      7'h2E,
      7'h2D,
      7'h2C,
      7'h2B,
      7'h2A,
      7'h29,
      7'h28,
      7'h27,
      7'h26,
      7'h25,
      7'h24,
      7'h23,
      7'h22,
      7'h21,
      7'h20,
      7'h1F,
      7'h1E,
      7'h1D,
      7'h1C,
      7'h1B,
      7'h1A,
      7'h19,
      7'h18,
      7'h17,
      7'h16,
      7'h15,
      7'h14,
      7'h13,
      7'h12,
      7'h11,
      7'h10,
      7'hF,
      7'hE,
      7'hD,
      7'hC,
      7'hB,
      7'hA,
      7'h9,
      7'h8,
      7'h7,
      7'h6,
      7'h5,
      7'h4,
      7'h3,
      7'h2,
      7'h1};
  wire             flush = io_commit_valid & io_commit_bits_is_misprediction;
  reg  [6:0]       front_pointer;
  reg  [6:0]       back_pointer;
  wire [5:0]       front_index = front_pointer[5:0];
  wire [5:0]       back_index = back_pointer[5:0];
  wire [1:0]       _GEN_0 = {1'h0, io_rename_valid_0};
  wire [1:0]       _GEN_1 = {1'h0, io_rename_valid_1};
  wire [1:0]       _front_pointer_T_1 = _GEN_0 + _GEN_1;
  wire [2:0]       _GEN_2 = {1'h0, _front_pointer_T_1};
  wire [1:0]       _GEN_3 = {1'h0, io_rename_valid_2};
  wire [2:0]       _GEN_4 = {1'h0, _GEN_3 + {1'h0, io_rename_valid_3}};
  wire             allocate_valid_0 =
    io_commit_bits_RD_valid_0 & (|io_commit_bits_RD_0) & io_commit_valid;
  wire             allocate_valid_1 =
    io_commit_bits_RD_valid_1 & (|io_commit_bits_RD_1) & io_commit_valid;
  wire             allocate_valid_2 =
    io_commit_bits_RD_valid_2 & (|io_commit_bits_RD_2) & io_commit_valid;
  wire             allocate_valid_3 =
    io_commit_bits_RD_valid_3 & (|io_commit_bits_RD_3) & io_commit_valid;
  wire [6:0]       available_elemets = back_pointer - front_pointer + 7'h1;
  assign _available_elemets_6to2 = available_elemets[6:2];
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h3F;
    end
    else begin
      if (~flush & (|_available_elemets_6to2))
        front_pointer <= front_pointer + {4'h0, _GEN_2 + _GEN_4};
      else if (flush)
        front_pointer <= io_commit_bits_free_list_front_pointer[6:0];
      if (io_commit_valid & available_elemets + 7'h4 < 7'h41 & ~flush)
        back_pointer <=
          back_pointer
          + {4'h0,
             {1'h0, {1'h0, allocate_valid_0} + {1'h0, allocate_valid_1}}
               + {1'h0, {1'h0, allocate_valid_2} + {1'h0, allocate_valid_3}}};
    end
  end // always @(posedge)
  assign io_renamed_values_0 =
    io_rename_valid_0 & ~flush & (|_available_elemets_6to2)
      ? _GEN[front_index + {5'h0, io_rename_valid_0 - 1'h1}]
      : 7'h0;
  assign io_renamed_values_1 =
    io_rename_valid_1 & ~flush & (|_available_elemets_6to2)
      ? _GEN[front_index + {4'h0, _front_pointer_T_1 - 2'h1}]
      : 7'h0;
  assign io_renamed_values_2 =
    io_rename_valid_2 & ~flush & (|_available_elemets_6to2)
      ? _GEN[front_index + {4'h0, _GEN_0 + _GEN_1 + _GEN_3 - 2'h1}]
      : 7'h0;
  assign io_renamed_values_3 =
    io_rename_valid_3 & ~flush & (|_available_elemets_6to2)
      ? _GEN[front_index + {3'h0, _GEN_2 + _GEN_4 - 3'h1}]
      : 7'h0;
  assign io_free_list_front_pointer = front_pointer;
  assign io_can_allocate = |_available_elemets_6to2;
endmodule

module WAW_handler(
  input        io_decoder_RD_valid_bits_0,
               io_decoder_RD_valid_bits_1,
               io_decoder_RD_valid_bits_2,
               io_decoder_RD_valid_bits_3,
  input  [4:0] io_decoder_RD_values_0,
               io_decoder_RD_values_1,
               io_decoder_RD_values_2,
               io_decoder_RD_values_3,
  input  [6:0] io_free_list_RD_values_0,
               io_free_list_RD_values_1,
               io_free_list_RD_values_2,
               io_free_list_RD_values_3,
  output       io_RAT_wr_en_0,
               io_RAT_wr_en_1,
               io_RAT_wr_en_2,
               io_RAT_wr_en_3,
  output [4:0] io_RAT_RD_values_0,
               io_RAT_RD_values_1,
               io_RAT_RD_values_2,
               io_RAT_RD_values_3,
  output [6:0] io_FL_RD_values_0,
               io_FL_RD_values_1,
               io_FL_RD_values_2,
               io_FL_RD_values_3
);

  assign io_RAT_wr_en_0 =
    io_decoder_RD_valid_bits_0
    & (io_decoder_RD_values_0 != io_decoder_RD_values_1 | ~io_decoder_RD_valid_bits_1)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_0 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_1 =
    io_decoder_RD_valid_bits_1
    & (io_decoder_RD_values_1 != io_decoder_RD_values_2 | ~io_decoder_RD_valid_bits_2)
    & (io_decoder_RD_values_1 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_2 =
    io_decoder_RD_valid_bits_2
    & (io_decoder_RD_values_2 != io_decoder_RD_values_3 | ~io_decoder_RD_valid_bits_3);
  assign io_RAT_wr_en_3 = io_decoder_RD_valid_bits_3;
  assign io_RAT_RD_values_0 = io_decoder_RD_values_0;
  assign io_RAT_RD_values_1 = io_decoder_RD_values_1;
  assign io_RAT_RD_values_2 = io_decoder_RD_values_2;
  assign io_RAT_RD_values_3 = io_decoder_RD_values_3;
  assign io_FL_RD_values_0 = io_free_list_RD_values_0;
  assign io_FL_RD_values_1 = io_free_list_RD_values_1;
  assign io_FL_RD_values_2 = io_free_list_RD_values_2;
  assign io_FL_RD_values_3 = io_free_list_RD_values_3;
endmodule

module RAT(
  input        clock,
               reset,
  input  [4:0] io_instruction_RS1_0,
               io_instruction_RS1_1,
               io_instruction_RS1_2,
               io_instruction_RS1_3,
               io_instruction_RS2_0,
               io_instruction_RS2_1,
               io_instruction_RS2_2,
               io_instruction_RS2_3,
               io_instruction_RD_0,
               io_instruction_RD_1,
               io_instruction_RD_2,
               io_instruction_RD_3,
  input        io_free_list_wr_en_0,
               io_free_list_wr_en_1,
               io_free_list_wr_en_2,
               io_free_list_wr_en_3,
  input  [6:0] io_free_list_RD_0,
               io_free_list_RD_1,
               io_free_list_RD_2,
               io_free_list_RD_3,
  input        io_create_checkpoint,
               io_restore_checkpoint,
               io_free_checkpoint,
  input  [3:0] io_restore_checkpoint_value,
  output [3:0] io_active_checkpoint_value,
  output       io_checkpoints_full,
  output [6:0] io_RAT_RS1_0,
               io_RAT_RS1_1,
               io_RAT_RS1_2,
               io_RAT_RS1_3,
               io_RAT_RS2_0,
               io_RAT_RS2_1,
               io_RAT_RS2_2,
               io_RAT_RS2_3
);

  reg  [6:0] RAT_memories_0_0;
  reg  [6:0] RAT_memories_0_1;
  reg  [6:0] RAT_memories_0_2;
  reg  [6:0] RAT_memories_0_3;
  reg  [6:0] RAT_memories_0_4;
  reg  [6:0] RAT_memories_0_5;
  reg  [6:0] RAT_memories_0_6;
  reg  [6:0] RAT_memories_0_7;
  reg  [6:0] RAT_memories_0_8;
  reg  [6:0] RAT_memories_0_9;
  reg  [6:0] RAT_memories_0_10;
  reg  [6:0] RAT_memories_0_11;
  reg  [6:0] RAT_memories_0_12;
  reg  [6:0] RAT_memories_0_13;
  reg  [6:0] RAT_memories_0_14;
  reg  [6:0] RAT_memories_0_15;
  reg  [6:0] RAT_memories_0_16;
  reg  [6:0] RAT_memories_0_17;
  reg  [6:0] RAT_memories_0_18;
  reg  [6:0] RAT_memories_0_19;
  reg  [6:0] RAT_memories_0_20;
  reg  [6:0] RAT_memories_0_21;
  reg  [6:0] RAT_memories_0_22;
  reg  [6:0] RAT_memories_0_23;
  reg  [6:0] RAT_memories_0_24;
  reg  [6:0] RAT_memories_0_25;
  reg  [6:0] RAT_memories_0_26;
  reg  [6:0] RAT_memories_0_27;
  reg  [6:0] RAT_memories_0_28;
  reg  [6:0] RAT_memories_0_29;
  reg  [6:0] RAT_memories_0_30;
  reg  [6:0] RAT_memories_0_31;
  reg  [6:0] RAT_memories_1_0;
  reg  [6:0] RAT_memories_1_1;
  reg  [6:0] RAT_memories_1_2;
  reg  [6:0] RAT_memories_1_3;
  reg  [6:0] RAT_memories_1_4;
  reg  [6:0] RAT_memories_1_5;
  reg  [6:0] RAT_memories_1_6;
  reg  [6:0] RAT_memories_1_7;
  reg  [6:0] RAT_memories_1_8;
  reg  [6:0] RAT_memories_1_9;
  reg  [6:0] RAT_memories_1_10;
  reg  [6:0] RAT_memories_1_11;
  reg  [6:0] RAT_memories_1_12;
  reg  [6:0] RAT_memories_1_13;
  reg  [6:0] RAT_memories_1_14;
  reg  [6:0] RAT_memories_1_15;
  reg  [6:0] RAT_memories_1_16;
  reg  [6:0] RAT_memories_1_17;
  reg  [6:0] RAT_memories_1_18;
  reg  [6:0] RAT_memories_1_19;
  reg  [6:0] RAT_memories_1_20;
  reg  [6:0] RAT_memories_1_21;
  reg  [6:0] RAT_memories_1_22;
  reg  [6:0] RAT_memories_1_23;
  reg  [6:0] RAT_memories_1_24;
  reg  [6:0] RAT_memories_1_25;
  reg  [6:0] RAT_memories_1_26;
  reg  [6:0] RAT_memories_1_27;
  reg  [6:0] RAT_memories_1_28;
  reg  [6:0] RAT_memories_1_29;
  reg  [6:0] RAT_memories_1_30;
  reg  [6:0] RAT_memories_1_31;
  reg  [6:0] RAT_memories_2_0;
  reg  [6:0] RAT_memories_2_1;
  reg  [6:0] RAT_memories_2_2;
  reg  [6:0] RAT_memories_2_3;
  reg  [6:0] RAT_memories_2_4;
  reg  [6:0] RAT_memories_2_5;
  reg  [6:0] RAT_memories_2_6;
  reg  [6:0] RAT_memories_2_7;
  reg  [6:0] RAT_memories_2_8;
  reg  [6:0] RAT_memories_2_9;
  reg  [6:0] RAT_memories_2_10;
  reg  [6:0] RAT_memories_2_11;
  reg  [6:0] RAT_memories_2_12;
  reg  [6:0] RAT_memories_2_13;
  reg  [6:0] RAT_memories_2_14;
  reg  [6:0] RAT_memories_2_15;
  reg  [6:0] RAT_memories_2_16;
  reg  [6:0] RAT_memories_2_17;
  reg  [6:0] RAT_memories_2_18;
  reg  [6:0] RAT_memories_2_19;
  reg  [6:0] RAT_memories_2_20;
  reg  [6:0] RAT_memories_2_21;
  reg  [6:0] RAT_memories_2_22;
  reg  [6:0] RAT_memories_2_23;
  reg  [6:0] RAT_memories_2_24;
  reg  [6:0] RAT_memories_2_25;
  reg  [6:0] RAT_memories_2_26;
  reg  [6:0] RAT_memories_2_27;
  reg  [6:0] RAT_memories_2_28;
  reg  [6:0] RAT_memories_2_29;
  reg  [6:0] RAT_memories_2_30;
  reg  [6:0] RAT_memories_2_31;
  reg  [6:0] RAT_memories_3_0;
  reg  [6:0] RAT_memories_3_1;
  reg  [6:0] RAT_memories_3_2;
  reg  [6:0] RAT_memories_3_3;
  reg  [6:0] RAT_memories_3_4;
  reg  [6:0] RAT_memories_3_5;
  reg  [6:0] RAT_memories_3_6;
  reg  [6:0] RAT_memories_3_7;
  reg  [6:0] RAT_memories_3_8;
  reg  [6:0] RAT_memories_3_9;
  reg  [6:0] RAT_memories_3_10;
  reg  [6:0] RAT_memories_3_11;
  reg  [6:0] RAT_memories_3_12;
  reg  [6:0] RAT_memories_3_13;
  reg  [6:0] RAT_memories_3_14;
  reg  [6:0] RAT_memories_3_15;
  reg  [6:0] RAT_memories_3_16;
  reg  [6:0] RAT_memories_3_17;
  reg  [6:0] RAT_memories_3_18;
  reg  [6:0] RAT_memories_3_19;
  reg  [6:0] RAT_memories_3_20;
  reg  [6:0] RAT_memories_3_21;
  reg  [6:0] RAT_memories_3_22;
  reg  [6:0] RAT_memories_3_23;
  reg  [6:0] RAT_memories_3_24;
  reg  [6:0] RAT_memories_3_25;
  reg  [6:0] RAT_memories_3_26;
  reg  [6:0] RAT_memories_3_27;
  reg  [6:0] RAT_memories_3_28;
  reg  [6:0] RAT_memories_3_29;
  reg  [6:0] RAT_memories_3_30;
  reg  [6:0] RAT_memories_3_31;
  reg  [6:0] RAT_memories_4_0;
  reg  [6:0] RAT_memories_4_1;
  reg  [6:0] RAT_memories_4_2;
  reg  [6:0] RAT_memories_4_3;
  reg  [6:0] RAT_memories_4_4;
  reg  [6:0] RAT_memories_4_5;
  reg  [6:0] RAT_memories_4_6;
  reg  [6:0] RAT_memories_4_7;
  reg  [6:0] RAT_memories_4_8;
  reg  [6:0] RAT_memories_4_9;
  reg  [6:0] RAT_memories_4_10;
  reg  [6:0] RAT_memories_4_11;
  reg  [6:0] RAT_memories_4_12;
  reg  [6:0] RAT_memories_4_13;
  reg  [6:0] RAT_memories_4_14;
  reg  [6:0] RAT_memories_4_15;
  reg  [6:0] RAT_memories_4_16;
  reg  [6:0] RAT_memories_4_17;
  reg  [6:0] RAT_memories_4_18;
  reg  [6:0] RAT_memories_4_19;
  reg  [6:0] RAT_memories_4_20;
  reg  [6:0] RAT_memories_4_21;
  reg  [6:0] RAT_memories_4_22;
  reg  [6:0] RAT_memories_4_23;
  reg  [6:0] RAT_memories_4_24;
  reg  [6:0] RAT_memories_4_25;
  reg  [6:0] RAT_memories_4_26;
  reg  [6:0] RAT_memories_4_27;
  reg  [6:0] RAT_memories_4_28;
  reg  [6:0] RAT_memories_4_29;
  reg  [6:0] RAT_memories_4_30;
  reg  [6:0] RAT_memories_4_31;
  reg  [6:0] RAT_memories_5_0;
  reg  [6:0] RAT_memories_5_1;
  reg  [6:0] RAT_memories_5_2;
  reg  [6:0] RAT_memories_5_3;
  reg  [6:0] RAT_memories_5_4;
  reg  [6:0] RAT_memories_5_5;
  reg  [6:0] RAT_memories_5_6;
  reg  [6:0] RAT_memories_5_7;
  reg  [6:0] RAT_memories_5_8;
  reg  [6:0] RAT_memories_5_9;
  reg  [6:0] RAT_memories_5_10;
  reg  [6:0] RAT_memories_5_11;
  reg  [6:0] RAT_memories_5_12;
  reg  [6:0] RAT_memories_5_13;
  reg  [6:0] RAT_memories_5_14;
  reg  [6:0] RAT_memories_5_15;
  reg  [6:0] RAT_memories_5_16;
  reg  [6:0] RAT_memories_5_17;
  reg  [6:0] RAT_memories_5_18;
  reg  [6:0] RAT_memories_5_19;
  reg  [6:0] RAT_memories_5_20;
  reg  [6:0] RAT_memories_5_21;
  reg  [6:0] RAT_memories_5_22;
  reg  [6:0] RAT_memories_5_23;
  reg  [6:0] RAT_memories_5_24;
  reg  [6:0] RAT_memories_5_25;
  reg  [6:0] RAT_memories_5_26;
  reg  [6:0] RAT_memories_5_27;
  reg  [6:0] RAT_memories_5_28;
  reg  [6:0] RAT_memories_5_29;
  reg  [6:0] RAT_memories_5_30;
  reg  [6:0] RAT_memories_5_31;
  reg  [6:0] RAT_memories_6_0;
  reg  [6:0] RAT_memories_6_1;
  reg  [6:0] RAT_memories_6_2;
  reg  [6:0] RAT_memories_6_3;
  reg  [6:0] RAT_memories_6_4;
  reg  [6:0] RAT_memories_6_5;
  reg  [6:0] RAT_memories_6_6;
  reg  [6:0] RAT_memories_6_7;
  reg  [6:0] RAT_memories_6_8;
  reg  [6:0] RAT_memories_6_9;
  reg  [6:0] RAT_memories_6_10;
  reg  [6:0] RAT_memories_6_11;
  reg  [6:0] RAT_memories_6_12;
  reg  [6:0] RAT_memories_6_13;
  reg  [6:0] RAT_memories_6_14;
  reg  [6:0] RAT_memories_6_15;
  reg  [6:0] RAT_memories_6_16;
  reg  [6:0] RAT_memories_6_17;
  reg  [6:0] RAT_memories_6_18;
  reg  [6:0] RAT_memories_6_19;
  reg  [6:0] RAT_memories_6_20;
  reg  [6:0] RAT_memories_6_21;
  reg  [6:0] RAT_memories_6_22;
  reg  [6:0] RAT_memories_6_23;
  reg  [6:0] RAT_memories_6_24;
  reg  [6:0] RAT_memories_6_25;
  reg  [6:0] RAT_memories_6_26;
  reg  [6:0] RAT_memories_6_27;
  reg  [6:0] RAT_memories_6_28;
  reg  [6:0] RAT_memories_6_29;
  reg  [6:0] RAT_memories_6_30;
  reg  [6:0] RAT_memories_6_31;
  reg  [6:0] RAT_memories_7_0;
  reg  [6:0] RAT_memories_7_1;
  reg  [6:0] RAT_memories_7_2;
  reg  [6:0] RAT_memories_7_3;
  reg  [6:0] RAT_memories_7_4;
  reg  [6:0] RAT_memories_7_5;
  reg  [6:0] RAT_memories_7_6;
  reg  [6:0] RAT_memories_7_7;
  reg  [6:0] RAT_memories_7_8;
  reg  [6:0] RAT_memories_7_9;
  reg  [6:0] RAT_memories_7_10;
  reg  [6:0] RAT_memories_7_11;
  reg  [6:0] RAT_memories_7_12;
  reg  [6:0] RAT_memories_7_13;
  reg  [6:0] RAT_memories_7_14;
  reg  [6:0] RAT_memories_7_15;
  reg  [6:0] RAT_memories_7_16;
  reg  [6:0] RAT_memories_7_17;
  reg  [6:0] RAT_memories_7_18;
  reg  [6:0] RAT_memories_7_19;
  reg  [6:0] RAT_memories_7_20;
  reg  [6:0] RAT_memories_7_21;
  reg  [6:0] RAT_memories_7_22;
  reg  [6:0] RAT_memories_7_23;
  reg  [6:0] RAT_memories_7_24;
  reg  [6:0] RAT_memories_7_25;
  reg  [6:0] RAT_memories_7_26;
  reg  [6:0] RAT_memories_7_27;
  reg  [6:0] RAT_memories_7_28;
  reg  [6:0] RAT_memories_7_29;
  reg  [6:0] RAT_memories_7_30;
  reg  [6:0] RAT_memories_7_31;
  reg  [6:0] RAT_memories_8_0;
  reg  [6:0] RAT_memories_8_1;
  reg  [6:0] RAT_memories_8_2;
  reg  [6:0] RAT_memories_8_3;
  reg  [6:0] RAT_memories_8_4;
  reg  [6:0] RAT_memories_8_5;
  reg  [6:0] RAT_memories_8_6;
  reg  [6:0] RAT_memories_8_7;
  reg  [6:0] RAT_memories_8_8;
  reg  [6:0] RAT_memories_8_9;
  reg  [6:0] RAT_memories_8_10;
  reg  [6:0] RAT_memories_8_11;
  reg  [6:0] RAT_memories_8_12;
  reg  [6:0] RAT_memories_8_13;
  reg  [6:0] RAT_memories_8_14;
  reg  [6:0] RAT_memories_8_15;
  reg  [6:0] RAT_memories_8_16;
  reg  [6:0] RAT_memories_8_17;
  reg  [6:0] RAT_memories_8_18;
  reg  [6:0] RAT_memories_8_19;
  reg  [6:0] RAT_memories_8_20;
  reg  [6:0] RAT_memories_8_21;
  reg  [6:0] RAT_memories_8_22;
  reg  [6:0] RAT_memories_8_23;
  reg  [6:0] RAT_memories_8_24;
  reg  [6:0] RAT_memories_8_25;
  reg  [6:0] RAT_memories_8_26;
  reg  [6:0] RAT_memories_8_27;
  reg  [6:0] RAT_memories_8_28;
  reg  [6:0] RAT_memories_8_29;
  reg  [6:0] RAT_memories_8_30;
  reg  [6:0] RAT_memories_8_31;
  reg  [6:0] RAT_memories_9_0;
  reg  [6:0] RAT_memories_9_1;
  reg  [6:0] RAT_memories_9_2;
  reg  [6:0] RAT_memories_9_3;
  reg  [6:0] RAT_memories_9_4;
  reg  [6:0] RAT_memories_9_5;
  reg  [6:0] RAT_memories_9_6;
  reg  [6:0] RAT_memories_9_7;
  reg  [6:0] RAT_memories_9_8;
  reg  [6:0] RAT_memories_9_9;
  reg  [6:0] RAT_memories_9_10;
  reg  [6:0] RAT_memories_9_11;
  reg  [6:0] RAT_memories_9_12;
  reg  [6:0] RAT_memories_9_13;
  reg  [6:0] RAT_memories_9_14;
  reg  [6:0] RAT_memories_9_15;
  reg  [6:0] RAT_memories_9_16;
  reg  [6:0] RAT_memories_9_17;
  reg  [6:0] RAT_memories_9_18;
  reg  [6:0] RAT_memories_9_19;
  reg  [6:0] RAT_memories_9_20;
  reg  [6:0] RAT_memories_9_21;
  reg  [6:0] RAT_memories_9_22;
  reg  [6:0] RAT_memories_9_23;
  reg  [6:0] RAT_memories_9_24;
  reg  [6:0] RAT_memories_9_25;
  reg  [6:0] RAT_memories_9_26;
  reg  [6:0] RAT_memories_9_27;
  reg  [6:0] RAT_memories_9_28;
  reg  [6:0] RAT_memories_9_29;
  reg  [6:0] RAT_memories_9_30;
  reg  [6:0] RAT_memories_9_31;
  reg  [6:0] RAT_memories_10_0;
  reg  [6:0] RAT_memories_10_1;
  reg  [6:0] RAT_memories_10_2;
  reg  [6:0] RAT_memories_10_3;
  reg  [6:0] RAT_memories_10_4;
  reg  [6:0] RAT_memories_10_5;
  reg  [6:0] RAT_memories_10_6;
  reg  [6:0] RAT_memories_10_7;
  reg  [6:0] RAT_memories_10_8;
  reg  [6:0] RAT_memories_10_9;
  reg  [6:0] RAT_memories_10_10;
  reg  [6:0] RAT_memories_10_11;
  reg  [6:0] RAT_memories_10_12;
  reg  [6:0] RAT_memories_10_13;
  reg  [6:0] RAT_memories_10_14;
  reg  [6:0] RAT_memories_10_15;
  reg  [6:0] RAT_memories_10_16;
  reg  [6:0] RAT_memories_10_17;
  reg  [6:0] RAT_memories_10_18;
  reg  [6:0] RAT_memories_10_19;
  reg  [6:0] RAT_memories_10_20;
  reg  [6:0] RAT_memories_10_21;
  reg  [6:0] RAT_memories_10_22;
  reg  [6:0] RAT_memories_10_23;
  reg  [6:0] RAT_memories_10_24;
  reg  [6:0] RAT_memories_10_25;
  reg  [6:0] RAT_memories_10_26;
  reg  [6:0] RAT_memories_10_27;
  reg  [6:0] RAT_memories_10_28;
  reg  [6:0] RAT_memories_10_29;
  reg  [6:0] RAT_memories_10_30;
  reg  [6:0] RAT_memories_10_31;
  reg  [6:0] RAT_memories_11_0;
  reg  [6:0] RAT_memories_11_1;
  reg  [6:0] RAT_memories_11_2;
  reg  [6:0] RAT_memories_11_3;
  reg  [6:0] RAT_memories_11_4;
  reg  [6:0] RAT_memories_11_5;
  reg  [6:0] RAT_memories_11_6;
  reg  [6:0] RAT_memories_11_7;
  reg  [6:0] RAT_memories_11_8;
  reg  [6:0] RAT_memories_11_9;
  reg  [6:0] RAT_memories_11_10;
  reg  [6:0] RAT_memories_11_11;
  reg  [6:0] RAT_memories_11_12;
  reg  [6:0] RAT_memories_11_13;
  reg  [6:0] RAT_memories_11_14;
  reg  [6:0] RAT_memories_11_15;
  reg  [6:0] RAT_memories_11_16;
  reg  [6:0] RAT_memories_11_17;
  reg  [6:0] RAT_memories_11_18;
  reg  [6:0] RAT_memories_11_19;
  reg  [6:0] RAT_memories_11_20;
  reg  [6:0] RAT_memories_11_21;
  reg  [6:0] RAT_memories_11_22;
  reg  [6:0] RAT_memories_11_23;
  reg  [6:0] RAT_memories_11_24;
  reg  [6:0] RAT_memories_11_25;
  reg  [6:0] RAT_memories_11_26;
  reg  [6:0] RAT_memories_11_27;
  reg  [6:0] RAT_memories_11_28;
  reg  [6:0] RAT_memories_11_29;
  reg  [6:0] RAT_memories_11_30;
  reg  [6:0] RAT_memories_11_31;
  reg  [6:0] RAT_memories_12_0;
  reg  [6:0] RAT_memories_12_1;
  reg  [6:0] RAT_memories_12_2;
  reg  [6:0] RAT_memories_12_3;
  reg  [6:0] RAT_memories_12_4;
  reg  [6:0] RAT_memories_12_5;
  reg  [6:0] RAT_memories_12_6;
  reg  [6:0] RAT_memories_12_7;
  reg  [6:0] RAT_memories_12_8;
  reg  [6:0] RAT_memories_12_9;
  reg  [6:0] RAT_memories_12_10;
  reg  [6:0] RAT_memories_12_11;
  reg  [6:0] RAT_memories_12_12;
  reg  [6:0] RAT_memories_12_13;
  reg  [6:0] RAT_memories_12_14;
  reg  [6:0] RAT_memories_12_15;
  reg  [6:0] RAT_memories_12_16;
  reg  [6:0] RAT_memories_12_17;
  reg  [6:0] RAT_memories_12_18;
  reg  [6:0] RAT_memories_12_19;
  reg  [6:0] RAT_memories_12_20;
  reg  [6:0] RAT_memories_12_21;
  reg  [6:0] RAT_memories_12_22;
  reg  [6:0] RAT_memories_12_23;
  reg  [6:0] RAT_memories_12_24;
  reg  [6:0] RAT_memories_12_25;
  reg  [6:0] RAT_memories_12_26;
  reg  [6:0] RAT_memories_12_27;
  reg  [6:0] RAT_memories_12_28;
  reg  [6:0] RAT_memories_12_29;
  reg  [6:0] RAT_memories_12_30;
  reg  [6:0] RAT_memories_12_31;
  reg  [6:0] RAT_memories_13_0;
  reg  [6:0] RAT_memories_13_1;
  reg  [6:0] RAT_memories_13_2;
  reg  [6:0] RAT_memories_13_3;
  reg  [6:0] RAT_memories_13_4;
  reg  [6:0] RAT_memories_13_5;
  reg  [6:0] RAT_memories_13_6;
  reg  [6:0] RAT_memories_13_7;
  reg  [6:0] RAT_memories_13_8;
  reg  [6:0] RAT_memories_13_9;
  reg  [6:0] RAT_memories_13_10;
  reg  [6:0] RAT_memories_13_11;
  reg  [6:0] RAT_memories_13_12;
  reg  [6:0] RAT_memories_13_13;
  reg  [6:0] RAT_memories_13_14;
  reg  [6:0] RAT_memories_13_15;
  reg  [6:0] RAT_memories_13_16;
  reg  [6:0] RAT_memories_13_17;
  reg  [6:0] RAT_memories_13_18;
  reg  [6:0] RAT_memories_13_19;
  reg  [6:0] RAT_memories_13_20;
  reg  [6:0] RAT_memories_13_21;
  reg  [6:0] RAT_memories_13_22;
  reg  [6:0] RAT_memories_13_23;
  reg  [6:0] RAT_memories_13_24;
  reg  [6:0] RAT_memories_13_25;
  reg  [6:0] RAT_memories_13_26;
  reg  [6:0] RAT_memories_13_27;
  reg  [6:0] RAT_memories_13_28;
  reg  [6:0] RAT_memories_13_29;
  reg  [6:0] RAT_memories_13_30;
  reg  [6:0] RAT_memories_13_31;
  reg  [6:0] RAT_memories_14_0;
  reg  [6:0] RAT_memories_14_1;
  reg  [6:0] RAT_memories_14_2;
  reg  [6:0] RAT_memories_14_3;
  reg  [6:0] RAT_memories_14_4;
  reg  [6:0] RAT_memories_14_5;
  reg  [6:0] RAT_memories_14_6;
  reg  [6:0] RAT_memories_14_7;
  reg  [6:0] RAT_memories_14_8;
  reg  [6:0] RAT_memories_14_9;
  reg  [6:0] RAT_memories_14_10;
  reg  [6:0] RAT_memories_14_11;
  reg  [6:0] RAT_memories_14_12;
  reg  [6:0] RAT_memories_14_13;
  reg  [6:0] RAT_memories_14_14;
  reg  [6:0] RAT_memories_14_15;
  reg  [6:0] RAT_memories_14_16;
  reg  [6:0] RAT_memories_14_17;
  reg  [6:0] RAT_memories_14_18;
  reg  [6:0] RAT_memories_14_19;
  reg  [6:0] RAT_memories_14_20;
  reg  [6:0] RAT_memories_14_21;
  reg  [6:0] RAT_memories_14_22;
  reg  [6:0] RAT_memories_14_23;
  reg  [6:0] RAT_memories_14_24;
  reg  [6:0] RAT_memories_14_25;
  reg  [6:0] RAT_memories_14_26;
  reg  [6:0] RAT_memories_14_27;
  reg  [6:0] RAT_memories_14_28;
  reg  [6:0] RAT_memories_14_29;
  reg  [6:0] RAT_memories_14_30;
  reg  [6:0] RAT_memories_14_31;
  reg  [6:0] RAT_memories_15_0;
  reg  [6:0] RAT_memories_15_1;
  reg  [6:0] RAT_memories_15_2;
  reg  [6:0] RAT_memories_15_3;
  reg  [6:0] RAT_memories_15_4;
  reg  [6:0] RAT_memories_15_5;
  reg  [6:0] RAT_memories_15_6;
  reg  [6:0] RAT_memories_15_7;
  reg  [6:0] RAT_memories_15_8;
  reg  [6:0] RAT_memories_15_9;
  reg  [6:0] RAT_memories_15_10;
  reg  [6:0] RAT_memories_15_11;
  reg  [6:0] RAT_memories_15_12;
  reg  [6:0] RAT_memories_15_13;
  reg  [6:0] RAT_memories_15_14;
  reg  [6:0] RAT_memories_15_15;
  reg  [6:0] RAT_memories_15_16;
  reg  [6:0] RAT_memories_15_17;
  reg  [6:0] RAT_memories_15_18;
  reg  [6:0] RAT_memories_15_19;
  reg  [6:0] RAT_memories_15_20;
  reg  [6:0] RAT_memories_15_21;
  reg  [6:0] RAT_memories_15_22;
  reg  [6:0] RAT_memories_15_23;
  reg  [6:0] RAT_memories_15_24;
  reg  [6:0] RAT_memories_15_25;
  reg  [6:0] RAT_memories_15_26;
  reg  [6:0] RAT_memories_15_27;
  reg  [6:0] RAT_memories_15_28;
  reg  [6:0] RAT_memories_15_29;
  reg  [6:0] RAT_memories_15_30;
  reg  [6:0] RAT_memories_15_31;
  reg  [4:0] RAT_front_pointer;
  reg  [4:0] RAT_back_pointer;
  wire [3:0] RAT_front_index = RAT_front_pointer[3:0];
  wire [3:0] RAT_back_index = RAT_back_pointer[3:0];
  reg  [6:0] io_RAT_RS1_0_REG;
  reg  [6:0] io_RAT_RS2_0_REG;
  reg  [6:0] io_RAT_RS1_1_REG;
  reg  [6:0] io_RAT_RS2_1_REG;
  reg  [6:0] io_RAT_RS1_2_REG;
  reg  [6:0] io_RAT_RS2_2_REG;
  reg  [6:0] io_RAT_RS1_3_REG;
  reg  [6:0] io_RAT_RS2_3_REG;
  wire       _GEN = io_instruction_RD_0 == 5'h0;
  wire       _GEN_0 = io_instruction_RD_0 == 5'h1;
  wire       _GEN_1 = io_instruction_RD_0 == 5'h2;
  wire       _GEN_2 = io_instruction_RD_0 == 5'h3;
  wire       _GEN_3 = io_instruction_RD_0 == 5'h4;
  wire       _GEN_4 = io_instruction_RD_0 == 5'h5;
  wire       _GEN_5 = io_instruction_RD_0 == 5'h6;
  wire       _GEN_6 = io_instruction_RD_0 == 5'h7;
  wire       _GEN_7 = io_instruction_RD_0 == 5'h8;
  wire       _GEN_8 = io_instruction_RD_0 == 5'h9;
  wire       _GEN_9 = io_instruction_RD_0 == 5'hA;
  wire       _GEN_10 = io_instruction_RD_0 == 5'hB;
  wire       _GEN_11 = io_instruction_RD_0 == 5'hC;
  wire       _GEN_12 = io_instruction_RD_0 == 5'hD;
  wire       _GEN_13 = io_instruction_RD_0 == 5'hE;
  wire       _GEN_14 = io_instruction_RD_0 == 5'hF;
  wire       _GEN_15 = io_instruction_RD_0 == 5'h10;
  wire       _GEN_16 = io_instruction_RD_0 == 5'h11;
  wire       _GEN_17 = io_instruction_RD_0 == 5'h12;
  wire       _GEN_18 = io_instruction_RD_0 == 5'h13;
  wire       _GEN_19 = io_instruction_RD_0 == 5'h14;
  wire       _GEN_20 = io_instruction_RD_0 == 5'h15;
  wire       _GEN_21 = io_instruction_RD_0 == 5'h16;
  wire       _GEN_22 = io_instruction_RD_0 == 5'h17;
  wire       _GEN_23 = io_instruction_RD_0 == 5'h18;
  wire       _GEN_24 = io_instruction_RD_0 == 5'h19;
  wire       _GEN_25 = io_instruction_RD_0 == 5'h1A;
  wire       _GEN_26 = io_instruction_RD_0 == 5'h1B;
  wire       _GEN_27 = io_instruction_RD_0 == 5'h1C;
  wire       _GEN_28 = io_instruction_RD_0 == 5'h1D;
  wire       _GEN_29 = io_instruction_RD_0 == 5'h1E;
  wire       _GEN_30 = io_free_list_wr_en_0 & _GEN;
  wire       _GEN_31 = io_free_list_wr_en_0 & _GEN_0;
  wire       _GEN_32 = io_free_list_wr_en_0 & _GEN_1;
  wire       _GEN_33 = io_free_list_wr_en_0 & _GEN_2;
  wire       _GEN_34 = io_free_list_wr_en_0 & _GEN_3;
  wire       _GEN_35 = io_free_list_wr_en_0 & _GEN_4;
  wire       _GEN_36 = io_free_list_wr_en_0 & _GEN_5;
  wire       _GEN_37 = io_free_list_wr_en_0 & _GEN_6;
  wire       _GEN_38 = io_free_list_wr_en_0 & _GEN_7;
  wire       _GEN_39 = io_free_list_wr_en_0 & _GEN_8;
  wire       _GEN_40 = io_free_list_wr_en_0 & _GEN_9;
  wire       _GEN_41 = io_free_list_wr_en_0 & _GEN_10;
  wire       _GEN_42 = io_free_list_wr_en_0 & _GEN_11;
  wire       _GEN_43 = io_free_list_wr_en_0 & _GEN_12;
  wire       _GEN_44 = io_free_list_wr_en_0 & _GEN_13;
  wire       _GEN_45 = io_free_list_wr_en_0 & _GEN_14;
  wire       _GEN_46 = io_free_list_wr_en_0 & _GEN_15;
  wire       _GEN_47 = io_free_list_wr_en_0 & _GEN_16;
  wire       _GEN_48 = io_free_list_wr_en_0 & _GEN_17;
  wire       _GEN_49 = io_free_list_wr_en_0 & _GEN_18;
  wire       _GEN_50 = io_free_list_wr_en_0 & _GEN_19;
  wire       _GEN_51 = io_free_list_wr_en_0 & _GEN_20;
  wire       _GEN_52 = io_free_list_wr_en_0 & _GEN_21;
  wire       _GEN_53 = io_free_list_wr_en_0 & _GEN_22;
  wire       _GEN_54 = io_free_list_wr_en_0 & _GEN_23;
  wire       _GEN_55 = io_free_list_wr_en_0 & _GEN_24;
  wire       _GEN_56 = io_free_list_wr_en_0 & _GEN_25;
  wire       _GEN_57 = io_free_list_wr_en_0 & _GEN_26;
  wire       _GEN_58 = io_free_list_wr_en_0 & _GEN_27;
  wire       _GEN_59 = io_free_list_wr_en_0 & _GEN_28;
  wire       _GEN_60 = io_free_list_wr_en_0 & _GEN_29;
  wire       _GEN_61 = io_free_list_wr_en_0 & (&io_instruction_RD_0);
  wire       _GEN_62 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h0;
  wire       _GEN_63 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1;
  wire       _GEN_64 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h2;
  wire       _GEN_65 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h3;
  wire       _GEN_66 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h4;
  wire       _GEN_67 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h5;
  wire       _GEN_68 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h6;
  wire       _GEN_69 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h7;
  wire       _GEN_70 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h8;
  wire       _GEN_71 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h9;
  wire       _GEN_72 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hA;
  wire       _GEN_73 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hB;
  wire       _GEN_74 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hC;
  wire       _GEN_75 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hD;
  wire       _GEN_76 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hE;
  wire       _GEN_77 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'hF;
  wire       _GEN_78 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h10;
  wire       _GEN_79 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h11;
  wire       _GEN_80 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h12;
  wire       _GEN_81 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h13;
  wire       _GEN_82 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h14;
  wire       _GEN_83 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h15;
  wire       _GEN_84 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h16;
  wire       _GEN_85 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h17;
  wire       _GEN_86 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h18;
  wire       _GEN_87 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h19;
  wire       _GEN_88 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1A;
  wire       _GEN_89 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1B;
  wire       _GEN_90 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1C;
  wire       _GEN_91 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1D;
  wire       _GEN_92 = io_free_list_wr_en_1 & io_instruction_RD_1 == 5'h1E;
  wire       _GEN_93 = io_free_list_wr_en_1 & (&io_instruction_RD_1);
  wire       _GEN_94 = io_instruction_RD_2 == 5'h0;
  wire       _GEN_95 = io_instruction_RD_2 == 5'h1;
  wire       _GEN_96 = io_instruction_RD_2 == 5'h2;
  wire       _GEN_97 = io_instruction_RD_2 == 5'h3;
  wire       _GEN_98 = io_instruction_RD_2 == 5'h4;
  wire       _GEN_99 = io_instruction_RD_2 == 5'h5;
  wire       _GEN_100 = io_instruction_RD_2 == 5'h6;
  wire       _GEN_101 = io_instruction_RD_2 == 5'h7;
  wire       _GEN_102 = io_instruction_RD_2 == 5'h8;
  wire       _GEN_103 = io_instruction_RD_2 == 5'h9;
  wire       _GEN_104 = io_instruction_RD_2 == 5'hA;
  wire       _GEN_105 = io_instruction_RD_2 == 5'hB;
  wire       _GEN_106 = io_instruction_RD_2 == 5'hC;
  wire       _GEN_107 = io_instruction_RD_2 == 5'hD;
  wire       _GEN_108 = io_instruction_RD_2 == 5'hE;
  wire       _GEN_109 = io_instruction_RD_2 == 5'hF;
  wire       _GEN_110 = io_instruction_RD_2 == 5'h10;
  wire       _GEN_111 = io_instruction_RD_2 == 5'h11;
  wire       _GEN_112 = io_instruction_RD_2 == 5'h12;
  wire       _GEN_113 = io_instruction_RD_2 == 5'h13;
  wire       _GEN_114 = io_instruction_RD_2 == 5'h14;
  wire       _GEN_115 = io_instruction_RD_2 == 5'h15;
  wire       _GEN_116 = io_instruction_RD_2 == 5'h16;
  wire       _GEN_117 = io_instruction_RD_2 == 5'h17;
  wire       _GEN_118 = io_instruction_RD_2 == 5'h18;
  wire       _GEN_119 = io_instruction_RD_2 == 5'h19;
  wire       _GEN_120 = io_instruction_RD_2 == 5'h1A;
  wire       _GEN_121 = io_instruction_RD_2 == 5'h1B;
  wire       _GEN_122 = io_instruction_RD_2 == 5'h1C;
  wire       _GEN_123 = io_instruction_RD_2 == 5'h1D;
  wire       _GEN_124 = io_instruction_RD_2 == 5'h1E;
  wire       _GEN_125 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h0;
  wire [6:0] wr_din_0 =
    _GEN_125
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_94
          ? io_free_list_RD_2
          : _GEN_62
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_126 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1;
  wire [6:0] wr_din_1 =
    _GEN_126
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_95
          ? io_free_list_RD_2
          : _GEN_63
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_0 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_127 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h2;
  wire [6:0] wr_din_2 =
    _GEN_127
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_96
          ? io_free_list_RD_2
          : _GEN_64
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_1 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_128 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h3;
  wire [6:0] wr_din_3 =
    _GEN_128
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_97
          ? io_free_list_RD_2
          : _GEN_65
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_2 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_129 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h4;
  wire [6:0] wr_din_4 =
    _GEN_129
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_98
          ? io_free_list_RD_2
          : _GEN_66
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_3 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_130 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h5;
  wire [6:0] wr_din_5 =
    _GEN_130
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_99
          ? io_free_list_RD_2
          : _GEN_67
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_4 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_131 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h6;
  wire [6:0] wr_din_6 =
    _GEN_131
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_100
          ? io_free_list_RD_2
          : _GEN_68
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_5 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_132 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h7;
  wire [6:0] wr_din_7 =
    _GEN_132
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_101
          ? io_free_list_RD_2
          : _GEN_69
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_6 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_133 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h8;
  wire [6:0] wr_din_8 =
    _GEN_133
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_102
          ? io_free_list_RD_2
          : _GEN_70
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_7 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_134 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h9;
  wire [6:0] wr_din_9 =
    _GEN_134
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_103
          ? io_free_list_RD_2
          : _GEN_71
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_8 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_135 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hA;
  wire [6:0] wr_din_10 =
    _GEN_135
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_104
          ? io_free_list_RD_2
          : _GEN_72
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_9 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_136 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hB;
  wire [6:0] wr_din_11 =
    _GEN_136
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_105
          ? io_free_list_RD_2
          : _GEN_73
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_10 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_137 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hC;
  wire [6:0] wr_din_12 =
    _GEN_137
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_106
          ? io_free_list_RD_2
          : _GEN_74
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_11 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_138 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hD;
  wire [6:0] wr_din_13 =
    _GEN_138
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_107
          ? io_free_list_RD_2
          : _GEN_75
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_12 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_139 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hE;
  wire [6:0] wr_din_14 =
    _GEN_139
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_108
          ? io_free_list_RD_2
          : _GEN_76
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_13 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_140 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'hF;
  wire [6:0] wr_din_15 =
    _GEN_140
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_109
          ? io_free_list_RD_2
          : _GEN_77
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_14 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_141 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h10;
  wire [6:0] wr_din_16 =
    _GEN_141
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_110
          ? io_free_list_RD_2
          : _GEN_78
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_15 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_142 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h11;
  wire [6:0] wr_din_17 =
    _GEN_142
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_111
          ? io_free_list_RD_2
          : _GEN_79
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_16 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_143 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h12;
  wire [6:0] wr_din_18 =
    _GEN_143
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_112
          ? io_free_list_RD_2
          : _GEN_80
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_17 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_144 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h13;
  wire [6:0] wr_din_19 =
    _GEN_144
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_113
          ? io_free_list_RD_2
          : _GEN_81
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_18 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_145 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h14;
  wire [6:0] wr_din_20 =
    _GEN_145
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_114
          ? io_free_list_RD_2
          : _GEN_82
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_19 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_146 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h15;
  wire [6:0] wr_din_21 =
    _GEN_146
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_115
          ? io_free_list_RD_2
          : _GEN_83
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_20 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_147 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h16;
  wire [6:0] wr_din_22 =
    _GEN_147
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_116
          ? io_free_list_RD_2
          : _GEN_84
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_21 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_148 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h17;
  wire [6:0] wr_din_23 =
    _GEN_148
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_117
          ? io_free_list_RD_2
          : _GEN_85
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_22 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_149 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h18;
  wire [6:0] wr_din_24 =
    _GEN_149
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_118
          ? io_free_list_RD_2
          : _GEN_86
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_23 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_150 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h19;
  wire [6:0] wr_din_25 =
    _GEN_150
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_119
          ? io_free_list_RD_2
          : _GEN_87
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_24 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_151 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1A;
  wire [6:0] wr_din_26 =
    _GEN_151
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_120
          ? io_free_list_RD_2
          : _GEN_88
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_25 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_152 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1B;
  wire [6:0] wr_din_27 =
    _GEN_152
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_121
          ? io_free_list_RD_2
          : _GEN_89
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_26 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_153 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1C;
  wire [6:0] wr_din_28 =
    _GEN_153
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_122
          ? io_free_list_RD_2
          : _GEN_90
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_27 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_154 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1D;
  wire [6:0] wr_din_29 =
    _GEN_154
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_123
          ? io_free_list_RD_2
          : _GEN_91
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_28 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_155 = io_free_list_wr_en_3 & io_instruction_RD_3 == 5'h1E;
  wire [6:0] wr_din_30 =
    _GEN_155
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & _GEN_124
          ? io_free_list_RD_2
          : _GEN_92
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & _GEN_29 ? io_free_list_RD_0 : 7'h0;
  wire       _GEN_156 = io_free_list_wr_en_3 & (&io_instruction_RD_3);
  wire [6:0] wr_din_31 =
    _GEN_156
      ? io_free_list_RD_3
      : io_free_list_wr_en_2 & (&io_instruction_RD_2)
          ? io_free_list_RD_2
          : _GEN_93
              ? io_free_list_RD_1
              : io_free_list_wr_en_0 & (&io_instruction_RD_0) ? io_free_list_RD_0 : 7'h0;
  wire       wr_en_0 =
    _GEN_125 | (io_free_list_wr_en_2 ? _GEN_94 | _GEN_62 | _GEN_30 : _GEN_62 | _GEN_30);
  wire       wr_en_1 =
    _GEN_126 | (io_free_list_wr_en_2 ? _GEN_95 | _GEN_63 | _GEN_31 : _GEN_63 | _GEN_31);
  wire       wr_en_2 =
    _GEN_127 | (io_free_list_wr_en_2 ? _GEN_96 | _GEN_64 | _GEN_32 : _GEN_64 | _GEN_32);
  wire       wr_en_3 =
    _GEN_128 | (io_free_list_wr_en_2 ? _GEN_97 | _GEN_65 | _GEN_33 : _GEN_65 | _GEN_33);
  wire       wr_en_4 =
    _GEN_129 | (io_free_list_wr_en_2 ? _GEN_98 | _GEN_66 | _GEN_34 : _GEN_66 | _GEN_34);
  wire       wr_en_5 =
    _GEN_130 | (io_free_list_wr_en_2 ? _GEN_99 | _GEN_67 | _GEN_35 : _GEN_67 | _GEN_35);
  wire       wr_en_6 =
    _GEN_131 | (io_free_list_wr_en_2 ? _GEN_100 | _GEN_68 | _GEN_36 : _GEN_68 | _GEN_36);
  wire       wr_en_7 =
    _GEN_132 | (io_free_list_wr_en_2 ? _GEN_101 | _GEN_69 | _GEN_37 : _GEN_69 | _GEN_37);
  wire       wr_en_8 =
    _GEN_133 | (io_free_list_wr_en_2 ? _GEN_102 | _GEN_70 | _GEN_38 : _GEN_70 | _GEN_38);
  wire       wr_en_9 =
    _GEN_134 | (io_free_list_wr_en_2 ? _GEN_103 | _GEN_71 | _GEN_39 : _GEN_71 | _GEN_39);
  wire       wr_en_10 =
    _GEN_135 | (io_free_list_wr_en_2 ? _GEN_104 | _GEN_72 | _GEN_40 : _GEN_72 | _GEN_40);
  wire       wr_en_11 =
    _GEN_136 | (io_free_list_wr_en_2 ? _GEN_105 | _GEN_73 | _GEN_41 : _GEN_73 | _GEN_41);
  wire       wr_en_12 =
    _GEN_137 | (io_free_list_wr_en_2 ? _GEN_106 | _GEN_74 | _GEN_42 : _GEN_74 | _GEN_42);
  wire       wr_en_13 =
    _GEN_138 | (io_free_list_wr_en_2 ? _GEN_107 | _GEN_75 | _GEN_43 : _GEN_75 | _GEN_43);
  wire       wr_en_14 =
    _GEN_139 | (io_free_list_wr_en_2 ? _GEN_108 | _GEN_76 | _GEN_44 : _GEN_76 | _GEN_44);
  wire       wr_en_15 =
    _GEN_140 | (io_free_list_wr_en_2 ? _GEN_109 | _GEN_77 | _GEN_45 : _GEN_77 | _GEN_45);
  wire       wr_en_16 =
    _GEN_141 | (io_free_list_wr_en_2 ? _GEN_110 | _GEN_78 | _GEN_46 : _GEN_78 | _GEN_46);
  wire       wr_en_17 =
    _GEN_142 | (io_free_list_wr_en_2 ? _GEN_111 | _GEN_79 | _GEN_47 : _GEN_79 | _GEN_47);
  wire       wr_en_18 =
    _GEN_143 | (io_free_list_wr_en_2 ? _GEN_112 | _GEN_80 | _GEN_48 : _GEN_80 | _GEN_48);
  wire       wr_en_19 =
    _GEN_144 | (io_free_list_wr_en_2 ? _GEN_113 | _GEN_81 | _GEN_49 : _GEN_81 | _GEN_49);
  wire       wr_en_20 =
    _GEN_145 | (io_free_list_wr_en_2 ? _GEN_114 | _GEN_82 | _GEN_50 : _GEN_82 | _GEN_50);
  wire       wr_en_21 =
    _GEN_146 | (io_free_list_wr_en_2 ? _GEN_115 | _GEN_83 | _GEN_51 : _GEN_83 | _GEN_51);
  wire       wr_en_22 =
    _GEN_147 | (io_free_list_wr_en_2 ? _GEN_116 | _GEN_84 | _GEN_52 : _GEN_84 | _GEN_52);
  wire       wr_en_23 =
    _GEN_148 | (io_free_list_wr_en_2 ? _GEN_117 | _GEN_85 | _GEN_53 : _GEN_85 | _GEN_53);
  wire       wr_en_24 =
    _GEN_149 | (io_free_list_wr_en_2 ? _GEN_118 | _GEN_86 | _GEN_54 : _GEN_86 | _GEN_54);
  wire       wr_en_25 =
    _GEN_150 | (io_free_list_wr_en_2 ? _GEN_119 | _GEN_87 | _GEN_55 : _GEN_87 | _GEN_55);
  wire       wr_en_26 =
    _GEN_151 | (io_free_list_wr_en_2 ? _GEN_120 | _GEN_88 | _GEN_56 : _GEN_88 | _GEN_56);
  wire       wr_en_27 =
    _GEN_152 | (io_free_list_wr_en_2 ? _GEN_121 | _GEN_89 | _GEN_57 : _GEN_89 | _GEN_57);
  wire       wr_en_28 =
    _GEN_153 | (io_free_list_wr_en_2 ? _GEN_122 | _GEN_90 | _GEN_58 : _GEN_90 | _GEN_58);
  wire       wr_en_29 =
    _GEN_154 | (io_free_list_wr_en_2 ? _GEN_123 | _GEN_91 | _GEN_59 : _GEN_91 | _GEN_59);
  wire       wr_en_30 =
    _GEN_155 | (io_free_list_wr_en_2 ? _GEN_124 | _GEN_92 | _GEN_60 : _GEN_92 | _GEN_60);
  wire       wr_en_31 =
    _GEN_156
    | (io_free_list_wr_en_2
         ? (&io_instruction_RD_2) | _GEN_93 | _GEN_61
         : _GEN_93 | _GEN_61);
  wire       io_checkpoints_full_0 =
    RAT_front_index + 4'h1 == RAT_back_index & RAT_front_pointer
    + 5'h1 != RAT_back_pointer;
  always @(posedge clock) begin
    automatic logic [15:0][6:0] _GEN_157 =
      {{RAT_memories_15_0},
       {RAT_memories_14_0},
       {RAT_memories_13_0},
       {RAT_memories_12_0},
       {RAT_memories_11_0},
       {RAT_memories_10_0},
       {RAT_memories_9_0},
       {RAT_memories_8_0},
       {RAT_memories_7_0},
       {RAT_memories_6_0},
       {RAT_memories_5_0},
       {RAT_memories_4_0},
       {RAT_memories_3_0},
       {RAT_memories_2_0},
       {RAT_memories_1_0},
       {RAT_memories_0_0}};
    automatic logic [6:0]       _GEN_158;
    automatic logic [15:0][6:0] _GEN_159 =
      {{RAT_memories_15_1},
       {RAT_memories_14_1},
       {RAT_memories_13_1},
       {RAT_memories_12_1},
       {RAT_memories_11_1},
       {RAT_memories_10_1},
       {RAT_memories_9_1},
       {RAT_memories_8_1},
       {RAT_memories_7_1},
       {RAT_memories_6_1},
       {RAT_memories_5_1},
       {RAT_memories_4_1},
       {RAT_memories_3_1},
       {RAT_memories_2_1},
       {RAT_memories_1_1},
       {RAT_memories_0_1}};
    automatic logic [6:0]       _GEN_160;
    automatic logic [15:0][6:0] _GEN_161 =
      {{RAT_memories_15_2},
       {RAT_memories_14_2},
       {RAT_memories_13_2},
       {RAT_memories_12_2},
       {RAT_memories_11_2},
       {RAT_memories_10_2},
       {RAT_memories_9_2},
       {RAT_memories_8_2},
       {RAT_memories_7_2},
       {RAT_memories_6_2},
       {RAT_memories_5_2},
       {RAT_memories_4_2},
       {RAT_memories_3_2},
       {RAT_memories_2_2},
       {RAT_memories_1_2},
       {RAT_memories_0_2}};
    automatic logic [6:0]       _GEN_162;
    automatic logic [15:0][6:0] _GEN_163 =
      {{RAT_memories_15_3},
       {RAT_memories_14_3},
       {RAT_memories_13_3},
       {RAT_memories_12_3},
       {RAT_memories_11_3},
       {RAT_memories_10_3},
       {RAT_memories_9_3},
       {RAT_memories_8_3},
       {RAT_memories_7_3},
       {RAT_memories_6_3},
       {RAT_memories_5_3},
       {RAT_memories_4_3},
       {RAT_memories_3_3},
       {RAT_memories_2_3},
       {RAT_memories_1_3},
       {RAT_memories_0_3}};
    automatic logic [6:0]       _GEN_164;
    automatic logic [15:0][6:0] _GEN_165 =
      {{RAT_memories_15_4},
       {RAT_memories_14_4},
       {RAT_memories_13_4},
       {RAT_memories_12_4},
       {RAT_memories_11_4},
       {RAT_memories_10_4},
       {RAT_memories_9_4},
       {RAT_memories_8_4},
       {RAT_memories_7_4},
       {RAT_memories_6_4},
       {RAT_memories_5_4},
       {RAT_memories_4_4},
       {RAT_memories_3_4},
       {RAT_memories_2_4},
       {RAT_memories_1_4},
       {RAT_memories_0_4}};
    automatic logic [6:0]       _GEN_166;
    automatic logic [15:0][6:0] _GEN_167 =
      {{RAT_memories_15_5},
       {RAT_memories_14_5},
       {RAT_memories_13_5},
       {RAT_memories_12_5},
       {RAT_memories_11_5},
       {RAT_memories_10_5},
       {RAT_memories_9_5},
       {RAT_memories_8_5},
       {RAT_memories_7_5},
       {RAT_memories_6_5},
       {RAT_memories_5_5},
       {RAT_memories_4_5},
       {RAT_memories_3_5},
       {RAT_memories_2_5},
       {RAT_memories_1_5},
       {RAT_memories_0_5}};
    automatic logic [6:0]       _GEN_168;
    automatic logic [15:0][6:0] _GEN_169 =
      {{RAT_memories_15_6},
       {RAT_memories_14_6},
       {RAT_memories_13_6},
       {RAT_memories_12_6},
       {RAT_memories_11_6},
       {RAT_memories_10_6},
       {RAT_memories_9_6},
       {RAT_memories_8_6},
       {RAT_memories_7_6},
       {RAT_memories_6_6},
       {RAT_memories_5_6},
       {RAT_memories_4_6},
       {RAT_memories_3_6},
       {RAT_memories_2_6},
       {RAT_memories_1_6},
       {RAT_memories_0_6}};
    automatic logic [6:0]       _GEN_170;
    automatic logic [15:0][6:0] _GEN_171 =
      {{RAT_memories_15_7},
       {RAT_memories_14_7},
       {RAT_memories_13_7},
       {RAT_memories_12_7},
       {RAT_memories_11_7},
       {RAT_memories_10_7},
       {RAT_memories_9_7},
       {RAT_memories_8_7},
       {RAT_memories_7_7},
       {RAT_memories_6_7},
       {RAT_memories_5_7},
       {RAT_memories_4_7},
       {RAT_memories_3_7},
       {RAT_memories_2_7},
       {RAT_memories_1_7},
       {RAT_memories_0_7}};
    automatic logic [6:0]       _GEN_172;
    automatic logic [15:0][6:0] _GEN_173 =
      {{RAT_memories_15_8},
       {RAT_memories_14_8},
       {RAT_memories_13_8},
       {RAT_memories_12_8},
       {RAT_memories_11_8},
       {RAT_memories_10_8},
       {RAT_memories_9_8},
       {RAT_memories_8_8},
       {RAT_memories_7_8},
       {RAT_memories_6_8},
       {RAT_memories_5_8},
       {RAT_memories_4_8},
       {RAT_memories_3_8},
       {RAT_memories_2_8},
       {RAT_memories_1_8},
       {RAT_memories_0_8}};
    automatic logic [6:0]       _GEN_174;
    automatic logic [15:0][6:0] _GEN_175 =
      {{RAT_memories_15_9},
       {RAT_memories_14_9},
       {RAT_memories_13_9},
       {RAT_memories_12_9},
       {RAT_memories_11_9},
       {RAT_memories_10_9},
       {RAT_memories_9_9},
       {RAT_memories_8_9},
       {RAT_memories_7_9},
       {RAT_memories_6_9},
       {RAT_memories_5_9},
       {RAT_memories_4_9},
       {RAT_memories_3_9},
       {RAT_memories_2_9},
       {RAT_memories_1_9},
       {RAT_memories_0_9}};
    automatic logic [6:0]       _GEN_176;
    automatic logic [15:0][6:0] _GEN_177 =
      {{RAT_memories_15_10},
       {RAT_memories_14_10},
       {RAT_memories_13_10},
       {RAT_memories_12_10},
       {RAT_memories_11_10},
       {RAT_memories_10_10},
       {RAT_memories_9_10},
       {RAT_memories_8_10},
       {RAT_memories_7_10},
       {RAT_memories_6_10},
       {RAT_memories_5_10},
       {RAT_memories_4_10},
       {RAT_memories_3_10},
       {RAT_memories_2_10},
       {RAT_memories_1_10},
       {RAT_memories_0_10}};
    automatic logic [6:0]       _GEN_178;
    automatic logic [15:0][6:0] _GEN_179 =
      {{RAT_memories_15_11},
       {RAT_memories_14_11},
       {RAT_memories_13_11},
       {RAT_memories_12_11},
       {RAT_memories_11_11},
       {RAT_memories_10_11},
       {RAT_memories_9_11},
       {RAT_memories_8_11},
       {RAT_memories_7_11},
       {RAT_memories_6_11},
       {RAT_memories_5_11},
       {RAT_memories_4_11},
       {RAT_memories_3_11},
       {RAT_memories_2_11},
       {RAT_memories_1_11},
       {RAT_memories_0_11}};
    automatic logic [6:0]       _GEN_180;
    automatic logic [15:0][6:0] _GEN_181 =
      {{RAT_memories_15_12},
       {RAT_memories_14_12},
       {RAT_memories_13_12},
       {RAT_memories_12_12},
       {RAT_memories_11_12},
       {RAT_memories_10_12},
       {RAT_memories_9_12},
       {RAT_memories_8_12},
       {RAT_memories_7_12},
       {RAT_memories_6_12},
       {RAT_memories_5_12},
       {RAT_memories_4_12},
       {RAT_memories_3_12},
       {RAT_memories_2_12},
       {RAT_memories_1_12},
       {RAT_memories_0_12}};
    automatic logic [6:0]       _GEN_182;
    automatic logic [15:0][6:0] _GEN_183 =
      {{RAT_memories_15_13},
       {RAT_memories_14_13},
       {RAT_memories_13_13},
       {RAT_memories_12_13},
       {RAT_memories_11_13},
       {RAT_memories_10_13},
       {RAT_memories_9_13},
       {RAT_memories_8_13},
       {RAT_memories_7_13},
       {RAT_memories_6_13},
       {RAT_memories_5_13},
       {RAT_memories_4_13},
       {RAT_memories_3_13},
       {RAT_memories_2_13},
       {RAT_memories_1_13},
       {RAT_memories_0_13}};
    automatic logic [6:0]       _GEN_184;
    automatic logic [15:0][6:0] _GEN_185 =
      {{RAT_memories_15_14},
       {RAT_memories_14_14},
       {RAT_memories_13_14},
       {RAT_memories_12_14},
       {RAT_memories_11_14},
       {RAT_memories_10_14},
       {RAT_memories_9_14},
       {RAT_memories_8_14},
       {RAT_memories_7_14},
       {RAT_memories_6_14},
       {RAT_memories_5_14},
       {RAT_memories_4_14},
       {RAT_memories_3_14},
       {RAT_memories_2_14},
       {RAT_memories_1_14},
       {RAT_memories_0_14}};
    automatic logic [6:0]       _GEN_186;
    automatic logic [15:0][6:0] _GEN_187 =
      {{RAT_memories_15_15},
       {RAT_memories_14_15},
       {RAT_memories_13_15},
       {RAT_memories_12_15},
       {RAT_memories_11_15},
       {RAT_memories_10_15},
       {RAT_memories_9_15},
       {RAT_memories_8_15},
       {RAT_memories_7_15},
       {RAT_memories_6_15},
       {RAT_memories_5_15},
       {RAT_memories_4_15},
       {RAT_memories_3_15},
       {RAT_memories_2_15},
       {RAT_memories_1_15},
       {RAT_memories_0_15}};
    automatic logic [6:0]       _GEN_188;
    automatic logic [15:0][6:0] _GEN_189 =
      {{RAT_memories_15_16},
       {RAT_memories_14_16},
       {RAT_memories_13_16},
       {RAT_memories_12_16},
       {RAT_memories_11_16},
       {RAT_memories_10_16},
       {RAT_memories_9_16},
       {RAT_memories_8_16},
       {RAT_memories_7_16},
       {RAT_memories_6_16},
       {RAT_memories_5_16},
       {RAT_memories_4_16},
       {RAT_memories_3_16},
       {RAT_memories_2_16},
       {RAT_memories_1_16},
       {RAT_memories_0_16}};
    automatic logic [6:0]       _GEN_190;
    automatic logic [15:0][6:0] _GEN_191 =
      {{RAT_memories_15_17},
       {RAT_memories_14_17},
       {RAT_memories_13_17},
       {RAT_memories_12_17},
       {RAT_memories_11_17},
       {RAT_memories_10_17},
       {RAT_memories_9_17},
       {RAT_memories_8_17},
       {RAT_memories_7_17},
       {RAT_memories_6_17},
       {RAT_memories_5_17},
       {RAT_memories_4_17},
       {RAT_memories_3_17},
       {RAT_memories_2_17},
       {RAT_memories_1_17},
       {RAT_memories_0_17}};
    automatic logic [6:0]       _GEN_192;
    automatic logic [15:0][6:0] _GEN_193 =
      {{RAT_memories_15_18},
       {RAT_memories_14_18},
       {RAT_memories_13_18},
       {RAT_memories_12_18},
       {RAT_memories_11_18},
       {RAT_memories_10_18},
       {RAT_memories_9_18},
       {RAT_memories_8_18},
       {RAT_memories_7_18},
       {RAT_memories_6_18},
       {RAT_memories_5_18},
       {RAT_memories_4_18},
       {RAT_memories_3_18},
       {RAT_memories_2_18},
       {RAT_memories_1_18},
       {RAT_memories_0_18}};
    automatic logic [6:0]       _GEN_194;
    automatic logic [15:0][6:0] _GEN_195 =
      {{RAT_memories_15_19},
       {RAT_memories_14_19},
       {RAT_memories_13_19},
       {RAT_memories_12_19},
       {RAT_memories_11_19},
       {RAT_memories_10_19},
       {RAT_memories_9_19},
       {RAT_memories_8_19},
       {RAT_memories_7_19},
       {RAT_memories_6_19},
       {RAT_memories_5_19},
       {RAT_memories_4_19},
       {RAT_memories_3_19},
       {RAT_memories_2_19},
       {RAT_memories_1_19},
       {RAT_memories_0_19}};
    automatic logic [6:0]       _GEN_196;
    automatic logic [15:0][6:0] _GEN_197 =
      {{RAT_memories_15_20},
       {RAT_memories_14_20},
       {RAT_memories_13_20},
       {RAT_memories_12_20},
       {RAT_memories_11_20},
       {RAT_memories_10_20},
       {RAT_memories_9_20},
       {RAT_memories_8_20},
       {RAT_memories_7_20},
       {RAT_memories_6_20},
       {RAT_memories_5_20},
       {RAT_memories_4_20},
       {RAT_memories_3_20},
       {RAT_memories_2_20},
       {RAT_memories_1_20},
       {RAT_memories_0_20}};
    automatic logic [6:0]       _GEN_198;
    automatic logic [15:0][6:0] _GEN_199 =
      {{RAT_memories_15_21},
       {RAT_memories_14_21},
       {RAT_memories_13_21},
       {RAT_memories_12_21},
       {RAT_memories_11_21},
       {RAT_memories_10_21},
       {RAT_memories_9_21},
       {RAT_memories_8_21},
       {RAT_memories_7_21},
       {RAT_memories_6_21},
       {RAT_memories_5_21},
       {RAT_memories_4_21},
       {RAT_memories_3_21},
       {RAT_memories_2_21},
       {RAT_memories_1_21},
       {RAT_memories_0_21}};
    automatic logic [6:0]       _GEN_200;
    automatic logic [15:0][6:0] _GEN_201 =
      {{RAT_memories_15_22},
       {RAT_memories_14_22},
       {RAT_memories_13_22},
       {RAT_memories_12_22},
       {RAT_memories_11_22},
       {RAT_memories_10_22},
       {RAT_memories_9_22},
       {RAT_memories_8_22},
       {RAT_memories_7_22},
       {RAT_memories_6_22},
       {RAT_memories_5_22},
       {RAT_memories_4_22},
       {RAT_memories_3_22},
       {RAT_memories_2_22},
       {RAT_memories_1_22},
       {RAT_memories_0_22}};
    automatic logic [6:0]       _GEN_202;
    automatic logic [15:0][6:0] _GEN_203 =
      {{RAT_memories_15_23},
       {RAT_memories_14_23},
       {RAT_memories_13_23},
       {RAT_memories_12_23},
       {RAT_memories_11_23},
       {RAT_memories_10_23},
       {RAT_memories_9_23},
       {RAT_memories_8_23},
       {RAT_memories_7_23},
       {RAT_memories_6_23},
       {RAT_memories_5_23},
       {RAT_memories_4_23},
       {RAT_memories_3_23},
       {RAT_memories_2_23},
       {RAT_memories_1_23},
       {RAT_memories_0_23}};
    automatic logic [6:0]       _GEN_204;
    automatic logic [15:0][6:0] _GEN_205 =
      {{RAT_memories_15_24},
       {RAT_memories_14_24},
       {RAT_memories_13_24},
       {RAT_memories_12_24},
       {RAT_memories_11_24},
       {RAT_memories_10_24},
       {RAT_memories_9_24},
       {RAT_memories_8_24},
       {RAT_memories_7_24},
       {RAT_memories_6_24},
       {RAT_memories_5_24},
       {RAT_memories_4_24},
       {RAT_memories_3_24},
       {RAT_memories_2_24},
       {RAT_memories_1_24},
       {RAT_memories_0_24}};
    automatic logic [6:0]       _GEN_206;
    automatic logic [15:0][6:0] _GEN_207 =
      {{RAT_memories_15_25},
       {RAT_memories_14_25},
       {RAT_memories_13_25},
       {RAT_memories_12_25},
       {RAT_memories_11_25},
       {RAT_memories_10_25},
       {RAT_memories_9_25},
       {RAT_memories_8_25},
       {RAT_memories_7_25},
       {RAT_memories_6_25},
       {RAT_memories_5_25},
       {RAT_memories_4_25},
       {RAT_memories_3_25},
       {RAT_memories_2_25},
       {RAT_memories_1_25},
       {RAT_memories_0_25}};
    automatic logic [6:0]       _GEN_208;
    automatic logic [15:0][6:0] _GEN_209 =
      {{RAT_memories_15_26},
       {RAT_memories_14_26},
       {RAT_memories_13_26},
       {RAT_memories_12_26},
       {RAT_memories_11_26},
       {RAT_memories_10_26},
       {RAT_memories_9_26},
       {RAT_memories_8_26},
       {RAT_memories_7_26},
       {RAT_memories_6_26},
       {RAT_memories_5_26},
       {RAT_memories_4_26},
       {RAT_memories_3_26},
       {RAT_memories_2_26},
       {RAT_memories_1_26},
       {RAT_memories_0_26}};
    automatic logic [6:0]       _GEN_210;
    automatic logic [15:0][6:0] _GEN_211 =
      {{RAT_memories_15_27},
       {RAT_memories_14_27},
       {RAT_memories_13_27},
       {RAT_memories_12_27},
       {RAT_memories_11_27},
       {RAT_memories_10_27},
       {RAT_memories_9_27},
       {RAT_memories_8_27},
       {RAT_memories_7_27},
       {RAT_memories_6_27},
       {RAT_memories_5_27},
       {RAT_memories_4_27},
       {RAT_memories_3_27},
       {RAT_memories_2_27},
       {RAT_memories_1_27},
       {RAT_memories_0_27}};
    automatic logic [6:0]       _GEN_212;
    automatic logic [15:0][6:0] _GEN_213 =
      {{RAT_memories_15_28},
       {RAT_memories_14_28},
       {RAT_memories_13_28},
       {RAT_memories_12_28},
       {RAT_memories_11_28},
       {RAT_memories_10_28},
       {RAT_memories_9_28},
       {RAT_memories_8_28},
       {RAT_memories_7_28},
       {RAT_memories_6_28},
       {RAT_memories_5_28},
       {RAT_memories_4_28},
       {RAT_memories_3_28},
       {RAT_memories_2_28},
       {RAT_memories_1_28},
       {RAT_memories_0_28}};
    automatic logic [6:0]       _GEN_214;
    automatic logic [15:0][6:0] _GEN_215 =
      {{RAT_memories_15_29},
       {RAT_memories_14_29},
       {RAT_memories_13_29},
       {RAT_memories_12_29},
       {RAT_memories_11_29},
       {RAT_memories_10_29},
       {RAT_memories_9_29},
       {RAT_memories_8_29},
       {RAT_memories_7_29},
       {RAT_memories_6_29},
       {RAT_memories_5_29},
       {RAT_memories_4_29},
       {RAT_memories_3_29},
       {RAT_memories_2_29},
       {RAT_memories_1_29},
       {RAT_memories_0_29}};
    automatic logic [6:0]       _GEN_216;
    automatic logic [15:0][6:0] _GEN_217 =
      {{RAT_memories_15_30},
       {RAT_memories_14_30},
       {RAT_memories_13_30},
       {RAT_memories_12_30},
       {RAT_memories_11_30},
       {RAT_memories_10_30},
       {RAT_memories_9_30},
       {RAT_memories_8_30},
       {RAT_memories_7_30},
       {RAT_memories_6_30},
       {RAT_memories_5_30},
       {RAT_memories_4_30},
       {RAT_memories_3_30},
       {RAT_memories_2_30},
       {RAT_memories_1_30},
       {RAT_memories_0_30}};
    automatic logic [6:0]       _GEN_218;
    automatic logic [15:0][6:0] _GEN_219 =
      {{RAT_memories_15_31},
       {RAT_memories_14_31},
       {RAT_memories_13_31},
       {RAT_memories_12_31},
       {RAT_memories_11_31},
       {RAT_memories_10_31},
       {RAT_memories_9_31},
       {RAT_memories_8_31},
       {RAT_memories_7_31},
       {RAT_memories_6_31},
       {RAT_memories_5_31},
       {RAT_memories_4_31},
       {RAT_memories_3_31},
       {RAT_memories_2_31},
       {RAT_memories_1_31},
       {RAT_memories_0_31}};
    automatic logic [6:0]       _GEN_220;
    automatic logic [31:0][6:0] _GEN_221;
    _GEN_158 = _GEN_157[RAT_front_index];
    _GEN_160 = _GEN_159[RAT_front_index];
    _GEN_162 = _GEN_161[RAT_front_index];
    _GEN_164 = _GEN_163[RAT_front_index];
    _GEN_166 = _GEN_165[RAT_front_index];
    _GEN_168 = _GEN_167[RAT_front_index];
    _GEN_170 = _GEN_169[RAT_front_index];
    _GEN_172 = _GEN_171[RAT_front_index];
    _GEN_174 = _GEN_173[RAT_front_index];
    _GEN_176 = _GEN_175[RAT_front_index];
    _GEN_178 = _GEN_177[RAT_front_index];
    _GEN_180 = _GEN_179[RAT_front_index];
    _GEN_182 = _GEN_181[RAT_front_index];
    _GEN_184 = _GEN_183[RAT_front_index];
    _GEN_186 = _GEN_185[RAT_front_index];
    _GEN_188 = _GEN_187[RAT_front_index];
    _GEN_190 = _GEN_189[RAT_front_index];
    _GEN_192 = _GEN_191[RAT_front_index];
    _GEN_194 = _GEN_193[RAT_front_index];
    _GEN_196 = _GEN_195[RAT_front_index];
    _GEN_198 = _GEN_197[RAT_front_index];
    _GEN_200 = _GEN_199[RAT_front_index];
    _GEN_202 = _GEN_201[RAT_front_index];
    _GEN_204 = _GEN_203[RAT_front_index];
    _GEN_206 = _GEN_205[RAT_front_index];
    _GEN_208 = _GEN_207[RAT_front_index];
    _GEN_210 = _GEN_209[RAT_front_index];
    _GEN_212 = _GEN_211[RAT_front_index];
    _GEN_214 = _GEN_213[RAT_front_index];
    _GEN_216 = _GEN_215[RAT_front_index];
    _GEN_218 = _GEN_217[RAT_front_index];
    _GEN_220 = _GEN_219[RAT_front_index];
    _GEN_221 =
      {{_GEN_220},
       {_GEN_218},
       {_GEN_216},
       {_GEN_214},
       {_GEN_212},
       {_GEN_210},
       {_GEN_208},
       {_GEN_206},
       {_GEN_204},
       {_GEN_202},
       {_GEN_200},
       {_GEN_198},
       {_GEN_196},
       {_GEN_194},
       {_GEN_192},
       {_GEN_190},
       {_GEN_188},
       {_GEN_186},
       {_GEN_184},
       {_GEN_182},
       {_GEN_180},
       {_GEN_178},
       {_GEN_176},
       {_GEN_174},
       {_GEN_172},
       {_GEN_170},
       {_GEN_168},
       {_GEN_166},
       {_GEN_164},
       {_GEN_162},
       {_GEN_160},
       {_GEN_158}};
    if (reset) begin
      RAT_memories_0_0 <= 7'h0;
      RAT_memories_0_1 <= 7'h0;
      RAT_memories_0_2 <= 7'h0;
      RAT_memories_0_3 <= 7'h0;
      RAT_memories_0_4 <= 7'h0;
      RAT_memories_0_5 <= 7'h0;
      RAT_memories_0_6 <= 7'h0;
      RAT_memories_0_7 <= 7'h0;
      RAT_memories_0_8 <= 7'h0;
      RAT_memories_0_9 <= 7'h0;
      RAT_memories_0_10 <= 7'h0;
      RAT_memories_0_11 <= 7'h0;
      RAT_memories_0_12 <= 7'h0;
      RAT_memories_0_13 <= 7'h0;
      RAT_memories_0_14 <= 7'h0;
      RAT_memories_0_15 <= 7'h0;
      RAT_memories_0_16 <= 7'h0;
      RAT_memories_0_17 <= 7'h0;
      RAT_memories_0_18 <= 7'h0;
      RAT_memories_0_19 <= 7'h0;
      RAT_memories_0_20 <= 7'h0;
      RAT_memories_0_21 <= 7'h0;
      RAT_memories_0_22 <= 7'h0;
      RAT_memories_0_23 <= 7'h0;
      RAT_memories_0_24 <= 7'h0;
      RAT_memories_0_25 <= 7'h0;
      RAT_memories_0_26 <= 7'h0;
      RAT_memories_0_27 <= 7'h0;
      RAT_memories_0_28 <= 7'h0;
      RAT_memories_0_29 <= 7'h0;
      RAT_memories_0_30 <= 7'h0;
      RAT_memories_0_31 <= 7'h0;
      RAT_memories_1_0 <= 7'h0;
      RAT_memories_1_1 <= 7'h0;
      RAT_memories_1_2 <= 7'h0;
      RAT_memories_1_3 <= 7'h0;
      RAT_memories_1_4 <= 7'h0;
      RAT_memories_1_5 <= 7'h0;
      RAT_memories_1_6 <= 7'h0;
      RAT_memories_1_7 <= 7'h0;
      RAT_memories_1_8 <= 7'h0;
      RAT_memories_1_9 <= 7'h0;
      RAT_memories_1_10 <= 7'h0;
      RAT_memories_1_11 <= 7'h0;
      RAT_memories_1_12 <= 7'h0;
      RAT_memories_1_13 <= 7'h0;
      RAT_memories_1_14 <= 7'h0;
      RAT_memories_1_15 <= 7'h0;
      RAT_memories_1_16 <= 7'h0;
      RAT_memories_1_17 <= 7'h0;
      RAT_memories_1_18 <= 7'h0;
      RAT_memories_1_19 <= 7'h0;
      RAT_memories_1_20 <= 7'h0;
      RAT_memories_1_21 <= 7'h0;
      RAT_memories_1_22 <= 7'h0;
      RAT_memories_1_23 <= 7'h0;
      RAT_memories_1_24 <= 7'h0;
      RAT_memories_1_25 <= 7'h0;
      RAT_memories_1_26 <= 7'h0;
      RAT_memories_1_27 <= 7'h0;
      RAT_memories_1_28 <= 7'h0;
      RAT_memories_1_29 <= 7'h0;
      RAT_memories_1_30 <= 7'h0;
      RAT_memories_1_31 <= 7'h0;
      RAT_memories_2_0 <= 7'h0;
      RAT_memories_2_1 <= 7'h0;
      RAT_memories_2_2 <= 7'h0;
      RAT_memories_2_3 <= 7'h0;
      RAT_memories_2_4 <= 7'h0;
      RAT_memories_2_5 <= 7'h0;
      RAT_memories_2_6 <= 7'h0;
      RAT_memories_2_7 <= 7'h0;
      RAT_memories_2_8 <= 7'h0;
      RAT_memories_2_9 <= 7'h0;
      RAT_memories_2_10 <= 7'h0;
      RAT_memories_2_11 <= 7'h0;
      RAT_memories_2_12 <= 7'h0;
      RAT_memories_2_13 <= 7'h0;
      RAT_memories_2_14 <= 7'h0;
      RAT_memories_2_15 <= 7'h0;
      RAT_memories_2_16 <= 7'h0;
      RAT_memories_2_17 <= 7'h0;
      RAT_memories_2_18 <= 7'h0;
      RAT_memories_2_19 <= 7'h0;
      RAT_memories_2_20 <= 7'h0;
      RAT_memories_2_21 <= 7'h0;
      RAT_memories_2_22 <= 7'h0;
      RAT_memories_2_23 <= 7'h0;
      RAT_memories_2_24 <= 7'h0;
      RAT_memories_2_25 <= 7'h0;
      RAT_memories_2_26 <= 7'h0;
      RAT_memories_2_27 <= 7'h0;
      RAT_memories_2_28 <= 7'h0;
      RAT_memories_2_29 <= 7'h0;
      RAT_memories_2_30 <= 7'h0;
      RAT_memories_2_31 <= 7'h0;
      RAT_memories_3_0 <= 7'h0;
      RAT_memories_3_1 <= 7'h0;
      RAT_memories_3_2 <= 7'h0;
      RAT_memories_3_3 <= 7'h0;
      RAT_memories_3_4 <= 7'h0;
      RAT_memories_3_5 <= 7'h0;
      RAT_memories_3_6 <= 7'h0;
      RAT_memories_3_7 <= 7'h0;
      RAT_memories_3_8 <= 7'h0;
      RAT_memories_3_9 <= 7'h0;
      RAT_memories_3_10 <= 7'h0;
      RAT_memories_3_11 <= 7'h0;
      RAT_memories_3_12 <= 7'h0;
      RAT_memories_3_13 <= 7'h0;
      RAT_memories_3_14 <= 7'h0;
      RAT_memories_3_15 <= 7'h0;
      RAT_memories_3_16 <= 7'h0;
      RAT_memories_3_17 <= 7'h0;
      RAT_memories_3_18 <= 7'h0;
      RAT_memories_3_19 <= 7'h0;
      RAT_memories_3_20 <= 7'h0;
      RAT_memories_3_21 <= 7'h0;
      RAT_memories_3_22 <= 7'h0;
      RAT_memories_3_23 <= 7'h0;
      RAT_memories_3_24 <= 7'h0;
      RAT_memories_3_25 <= 7'h0;
      RAT_memories_3_26 <= 7'h0;
      RAT_memories_3_27 <= 7'h0;
      RAT_memories_3_28 <= 7'h0;
      RAT_memories_3_29 <= 7'h0;
      RAT_memories_3_30 <= 7'h0;
      RAT_memories_3_31 <= 7'h0;
      RAT_memories_4_0 <= 7'h0;
      RAT_memories_4_1 <= 7'h0;
      RAT_memories_4_2 <= 7'h0;
      RAT_memories_4_3 <= 7'h0;
      RAT_memories_4_4 <= 7'h0;
      RAT_memories_4_5 <= 7'h0;
      RAT_memories_4_6 <= 7'h0;
      RAT_memories_4_7 <= 7'h0;
      RAT_memories_4_8 <= 7'h0;
      RAT_memories_4_9 <= 7'h0;
      RAT_memories_4_10 <= 7'h0;
      RAT_memories_4_11 <= 7'h0;
      RAT_memories_4_12 <= 7'h0;
      RAT_memories_4_13 <= 7'h0;
      RAT_memories_4_14 <= 7'h0;
      RAT_memories_4_15 <= 7'h0;
      RAT_memories_4_16 <= 7'h0;
      RAT_memories_4_17 <= 7'h0;
      RAT_memories_4_18 <= 7'h0;
      RAT_memories_4_19 <= 7'h0;
      RAT_memories_4_20 <= 7'h0;
      RAT_memories_4_21 <= 7'h0;
      RAT_memories_4_22 <= 7'h0;
      RAT_memories_4_23 <= 7'h0;
      RAT_memories_4_24 <= 7'h0;
      RAT_memories_4_25 <= 7'h0;
      RAT_memories_4_26 <= 7'h0;
      RAT_memories_4_27 <= 7'h0;
      RAT_memories_4_28 <= 7'h0;
      RAT_memories_4_29 <= 7'h0;
      RAT_memories_4_30 <= 7'h0;
      RAT_memories_4_31 <= 7'h0;
      RAT_memories_5_0 <= 7'h0;
      RAT_memories_5_1 <= 7'h0;
      RAT_memories_5_2 <= 7'h0;
      RAT_memories_5_3 <= 7'h0;
      RAT_memories_5_4 <= 7'h0;
      RAT_memories_5_5 <= 7'h0;
      RAT_memories_5_6 <= 7'h0;
      RAT_memories_5_7 <= 7'h0;
      RAT_memories_5_8 <= 7'h0;
      RAT_memories_5_9 <= 7'h0;
      RAT_memories_5_10 <= 7'h0;
      RAT_memories_5_11 <= 7'h0;
      RAT_memories_5_12 <= 7'h0;
      RAT_memories_5_13 <= 7'h0;
      RAT_memories_5_14 <= 7'h0;
      RAT_memories_5_15 <= 7'h0;
      RAT_memories_5_16 <= 7'h0;
      RAT_memories_5_17 <= 7'h0;
      RAT_memories_5_18 <= 7'h0;
      RAT_memories_5_19 <= 7'h0;
      RAT_memories_5_20 <= 7'h0;
      RAT_memories_5_21 <= 7'h0;
      RAT_memories_5_22 <= 7'h0;
      RAT_memories_5_23 <= 7'h0;
      RAT_memories_5_24 <= 7'h0;
      RAT_memories_5_25 <= 7'h0;
      RAT_memories_5_26 <= 7'h0;
      RAT_memories_5_27 <= 7'h0;
      RAT_memories_5_28 <= 7'h0;
      RAT_memories_5_29 <= 7'h0;
      RAT_memories_5_30 <= 7'h0;
      RAT_memories_5_31 <= 7'h0;
      RAT_memories_6_0 <= 7'h0;
      RAT_memories_6_1 <= 7'h0;
      RAT_memories_6_2 <= 7'h0;
      RAT_memories_6_3 <= 7'h0;
      RAT_memories_6_4 <= 7'h0;
      RAT_memories_6_5 <= 7'h0;
      RAT_memories_6_6 <= 7'h0;
      RAT_memories_6_7 <= 7'h0;
      RAT_memories_6_8 <= 7'h0;
      RAT_memories_6_9 <= 7'h0;
      RAT_memories_6_10 <= 7'h0;
      RAT_memories_6_11 <= 7'h0;
      RAT_memories_6_12 <= 7'h0;
      RAT_memories_6_13 <= 7'h0;
      RAT_memories_6_14 <= 7'h0;
      RAT_memories_6_15 <= 7'h0;
      RAT_memories_6_16 <= 7'h0;
      RAT_memories_6_17 <= 7'h0;
      RAT_memories_6_18 <= 7'h0;
      RAT_memories_6_19 <= 7'h0;
      RAT_memories_6_20 <= 7'h0;
      RAT_memories_6_21 <= 7'h0;
      RAT_memories_6_22 <= 7'h0;
      RAT_memories_6_23 <= 7'h0;
      RAT_memories_6_24 <= 7'h0;
      RAT_memories_6_25 <= 7'h0;
      RAT_memories_6_26 <= 7'h0;
      RAT_memories_6_27 <= 7'h0;
      RAT_memories_6_28 <= 7'h0;
      RAT_memories_6_29 <= 7'h0;
      RAT_memories_6_30 <= 7'h0;
      RAT_memories_6_31 <= 7'h0;
      RAT_memories_7_0 <= 7'h0;
      RAT_memories_7_1 <= 7'h0;
      RAT_memories_7_2 <= 7'h0;
      RAT_memories_7_3 <= 7'h0;
      RAT_memories_7_4 <= 7'h0;
      RAT_memories_7_5 <= 7'h0;
      RAT_memories_7_6 <= 7'h0;
      RAT_memories_7_7 <= 7'h0;
      RAT_memories_7_8 <= 7'h0;
      RAT_memories_7_9 <= 7'h0;
      RAT_memories_7_10 <= 7'h0;
      RAT_memories_7_11 <= 7'h0;
      RAT_memories_7_12 <= 7'h0;
      RAT_memories_7_13 <= 7'h0;
      RAT_memories_7_14 <= 7'h0;
      RAT_memories_7_15 <= 7'h0;
      RAT_memories_7_16 <= 7'h0;
      RAT_memories_7_17 <= 7'h0;
      RAT_memories_7_18 <= 7'h0;
      RAT_memories_7_19 <= 7'h0;
      RAT_memories_7_20 <= 7'h0;
      RAT_memories_7_21 <= 7'h0;
      RAT_memories_7_22 <= 7'h0;
      RAT_memories_7_23 <= 7'h0;
      RAT_memories_7_24 <= 7'h0;
      RAT_memories_7_25 <= 7'h0;
      RAT_memories_7_26 <= 7'h0;
      RAT_memories_7_27 <= 7'h0;
      RAT_memories_7_28 <= 7'h0;
      RAT_memories_7_29 <= 7'h0;
      RAT_memories_7_30 <= 7'h0;
      RAT_memories_7_31 <= 7'h0;
      RAT_memories_8_0 <= 7'h0;
      RAT_memories_8_1 <= 7'h0;
      RAT_memories_8_2 <= 7'h0;
      RAT_memories_8_3 <= 7'h0;
      RAT_memories_8_4 <= 7'h0;
      RAT_memories_8_5 <= 7'h0;
      RAT_memories_8_6 <= 7'h0;
      RAT_memories_8_7 <= 7'h0;
      RAT_memories_8_8 <= 7'h0;
      RAT_memories_8_9 <= 7'h0;
      RAT_memories_8_10 <= 7'h0;
      RAT_memories_8_11 <= 7'h0;
      RAT_memories_8_12 <= 7'h0;
      RAT_memories_8_13 <= 7'h0;
      RAT_memories_8_14 <= 7'h0;
      RAT_memories_8_15 <= 7'h0;
      RAT_memories_8_16 <= 7'h0;
      RAT_memories_8_17 <= 7'h0;
      RAT_memories_8_18 <= 7'h0;
      RAT_memories_8_19 <= 7'h0;
      RAT_memories_8_20 <= 7'h0;
      RAT_memories_8_21 <= 7'h0;
      RAT_memories_8_22 <= 7'h0;
      RAT_memories_8_23 <= 7'h0;
      RAT_memories_8_24 <= 7'h0;
      RAT_memories_8_25 <= 7'h0;
      RAT_memories_8_26 <= 7'h0;
      RAT_memories_8_27 <= 7'h0;
      RAT_memories_8_28 <= 7'h0;
      RAT_memories_8_29 <= 7'h0;
      RAT_memories_8_30 <= 7'h0;
      RAT_memories_8_31 <= 7'h0;
      RAT_memories_9_0 <= 7'h0;
      RAT_memories_9_1 <= 7'h0;
      RAT_memories_9_2 <= 7'h0;
      RAT_memories_9_3 <= 7'h0;
      RAT_memories_9_4 <= 7'h0;
      RAT_memories_9_5 <= 7'h0;
      RAT_memories_9_6 <= 7'h0;
      RAT_memories_9_7 <= 7'h0;
      RAT_memories_9_8 <= 7'h0;
      RAT_memories_9_9 <= 7'h0;
      RAT_memories_9_10 <= 7'h0;
      RAT_memories_9_11 <= 7'h0;
      RAT_memories_9_12 <= 7'h0;
      RAT_memories_9_13 <= 7'h0;
      RAT_memories_9_14 <= 7'h0;
      RAT_memories_9_15 <= 7'h0;
      RAT_memories_9_16 <= 7'h0;
      RAT_memories_9_17 <= 7'h0;
      RAT_memories_9_18 <= 7'h0;
      RAT_memories_9_19 <= 7'h0;
      RAT_memories_9_20 <= 7'h0;
      RAT_memories_9_21 <= 7'h0;
      RAT_memories_9_22 <= 7'h0;
      RAT_memories_9_23 <= 7'h0;
      RAT_memories_9_24 <= 7'h0;
      RAT_memories_9_25 <= 7'h0;
      RAT_memories_9_26 <= 7'h0;
      RAT_memories_9_27 <= 7'h0;
      RAT_memories_9_28 <= 7'h0;
      RAT_memories_9_29 <= 7'h0;
      RAT_memories_9_30 <= 7'h0;
      RAT_memories_9_31 <= 7'h0;
      RAT_memories_10_0 <= 7'h0;
      RAT_memories_10_1 <= 7'h0;
      RAT_memories_10_2 <= 7'h0;
      RAT_memories_10_3 <= 7'h0;
      RAT_memories_10_4 <= 7'h0;
      RAT_memories_10_5 <= 7'h0;
      RAT_memories_10_6 <= 7'h0;
      RAT_memories_10_7 <= 7'h0;
      RAT_memories_10_8 <= 7'h0;
      RAT_memories_10_9 <= 7'h0;
      RAT_memories_10_10 <= 7'h0;
      RAT_memories_10_11 <= 7'h0;
      RAT_memories_10_12 <= 7'h0;
      RAT_memories_10_13 <= 7'h0;
      RAT_memories_10_14 <= 7'h0;
      RAT_memories_10_15 <= 7'h0;
      RAT_memories_10_16 <= 7'h0;
      RAT_memories_10_17 <= 7'h0;
      RAT_memories_10_18 <= 7'h0;
      RAT_memories_10_19 <= 7'h0;
      RAT_memories_10_20 <= 7'h0;
      RAT_memories_10_21 <= 7'h0;
      RAT_memories_10_22 <= 7'h0;
      RAT_memories_10_23 <= 7'h0;
      RAT_memories_10_24 <= 7'h0;
      RAT_memories_10_25 <= 7'h0;
      RAT_memories_10_26 <= 7'h0;
      RAT_memories_10_27 <= 7'h0;
      RAT_memories_10_28 <= 7'h0;
      RAT_memories_10_29 <= 7'h0;
      RAT_memories_10_30 <= 7'h0;
      RAT_memories_10_31 <= 7'h0;
      RAT_memories_11_0 <= 7'h0;
      RAT_memories_11_1 <= 7'h0;
      RAT_memories_11_2 <= 7'h0;
      RAT_memories_11_3 <= 7'h0;
      RAT_memories_11_4 <= 7'h0;
      RAT_memories_11_5 <= 7'h0;
      RAT_memories_11_6 <= 7'h0;
      RAT_memories_11_7 <= 7'h0;
      RAT_memories_11_8 <= 7'h0;
      RAT_memories_11_9 <= 7'h0;
      RAT_memories_11_10 <= 7'h0;
      RAT_memories_11_11 <= 7'h0;
      RAT_memories_11_12 <= 7'h0;
      RAT_memories_11_13 <= 7'h0;
      RAT_memories_11_14 <= 7'h0;
      RAT_memories_11_15 <= 7'h0;
      RAT_memories_11_16 <= 7'h0;
      RAT_memories_11_17 <= 7'h0;
      RAT_memories_11_18 <= 7'h0;
      RAT_memories_11_19 <= 7'h0;
      RAT_memories_11_20 <= 7'h0;
      RAT_memories_11_21 <= 7'h0;
      RAT_memories_11_22 <= 7'h0;
      RAT_memories_11_23 <= 7'h0;
      RAT_memories_11_24 <= 7'h0;
      RAT_memories_11_25 <= 7'h0;
      RAT_memories_11_26 <= 7'h0;
      RAT_memories_11_27 <= 7'h0;
      RAT_memories_11_28 <= 7'h0;
      RAT_memories_11_29 <= 7'h0;
      RAT_memories_11_30 <= 7'h0;
      RAT_memories_11_31 <= 7'h0;
      RAT_memories_12_0 <= 7'h0;
      RAT_memories_12_1 <= 7'h0;
      RAT_memories_12_2 <= 7'h0;
      RAT_memories_12_3 <= 7'h0;
      RAT_memories_12_4 <= 7'h0;
      RAT_memories_12_5 <= 7'h0;
      RAT_memories_12_6 <= 7'h0;
      RAT_memories_12_7 <= 7'h0;
      RAT_memories_12_8 <= 7'h0;
      RAT_memories_12_9 <= 7'h0;
      RAT_memories_12_10 <= 7'h0;
      RAT_memories_12_11 <= 7'h0;
      RAT_memories_12_12 <= 7'h0;
      RAT_memories_12_13 <= 7'h0;
      RAT_memories_12_14 <= 7'h0;
      RAT_memories_12_15 <= 7'h0;
      RAT_memories_12_16 <= 7'h0;
      RAT_memories_12_17 <= 7'h0;
      RAT_memories_12_18 <= 7'h0;
      RAT_memories_12_19 <= 7'h0;
      RAT_memories_12_20 <= 7'h0;
      RAT_memories_12_21 <= 7'h0;
      RAT_memories_12_22 <= 7'h0;
      RAT_memories_12_23 <= 7'h0;
      RAT_memories_12_24 <= 7'h0;
      RAT_memories_12_25 <= 7'h0;
      RAT_memories_12_26 <= 7'h0;
      RAT_memories_12_27 <= 7'h0;
      RAT_memories_12_28 <= 7'h0;
      RAT_memories_12_29 <= 7'h0;
      RAT_memories_12_30 <= 7'h0;
      RAT_memories_12_31 <= 7'h0;
      RAT_memories_13_0 <= 7'h0;
      RAT_memories_13_1 <= 7'h0;
      RAT_memories_13_2 <= 7'h0;
      RAT_memories_13_3 <= 7'h0;
      RAT_memories_13_4 <= 7'h0;
      RAT_memories_13_5 <= 7'h0;
      RAT_memories_13_6 <= 7'h0;
      RAT_memories_13_7 <= 7'h0;
      RAT_memories_13_8 <= 7'h0;
      RAT_memories_13_9 <= 7'h0;
      RAT_memories_13_10 <= 7'h0;
      RAT_memories_13_11 <= 7'h0;
      RAT_memories_13_12 <= 7'h0;
      RAT_memories_13_13 <= 7'h0;
      RAT_memories_13_14 <= 7'h0;
      RAT_memories_13_15 <= 7'h0;
      RAT_memories_13_16 <= 7'h0;
      RAT_memories_13_17 <= 7'h0;
      RAT_memories_13_18 <= 7'h0;
      RAT_memories_13_19 <= 7'h0;
      RAT_memories_13_20 <= 7'h0;
      RAT_memories_13_21 <= 7'h0;
      RAT_memories_13_22 <= 7'h0;
      RAT_memories_13_23 <= 7'h0;
      RAT_memories_13_24 <= 7'h0;
      RAT_memories_13_25 <= 7'h0;
      RAT_memories_13_26 <= 7'h0;
      RAT_memories_13_27 <= 7'h0;
      RAT_memories_13_28 <= 7'h0;
      RAT_memories_13_29 <= 7'h0;
      RAT_memories_13_30 <= 7'h0;
      RAT_memories_13_31 <= 7'h0;
      RAT_memories_14_0 <= 7'h0;
      RAT_memories_14_1 <= 7'h0;
      RAT_memories_14_2 <= 7'h0;
      RAT_memories_14_3 <= 7'h0;
      RAT_memories_14_4 <= 7'h0;
      RAT_memories_14_5 <= 7'h0;
      RAT_memories_14_6 <= 7'h0;
      RAT_memories_14_7 <= 7'h0;
      RAT_memories_14_8 <= 7'h0;
      RAT_memories_14_9 <= 7'h0;
      RAT_memories_14_10 <= 7'h0;
      RAT_memories_14_11 <= 7'h0;
      RAT_memories_14_12 <= 7'h0;
      RAT_memories_14_13 <= 7'h0;
      RAT_memories_14_14 <= 7'h0;
      RAT_memories_14_15 <= 7'h0;
      RAT_memories_14_16 <= 7'h0;
      RAT_memories_14_17 <= 7'h0;
      RAT_memories_14_18 <= 7'h0;
      RAT_memories_14_19 <= 7'h0;
      RAT_memories_14_20 <= 7'h0;
      RAT_memories_14_21 <= 7'h0;
      RAT_memories_14_22 <= 7'h0;
      RAT_memories_14_23 <= 7'h0;
      RAT_memories_14_24 <= 7'h0;
      RAT_memories_14_25 <= 7'h0;
      RAT_memories_14_26 <= 7'h0;
      RAT_memories_14_27 <= 7'h0;
      RAT_memories_14_28 <= 7'h0;
      RAT_memories_14_29 <= 7'h0;
      RAT_memories_14_30 <= 7'h0;
      RAT_memories_14_31 <= 7'h0;
      RAT_memories_15_0 <= 7'h0;
      RAT_memories_15_1 <= 7'h0;
      RAT_memories_15_2 <= 7'h0;
      RAT_memories_15_3 <= 7'h0;
      RAT_memories_15_4 <= 7'h0;
      RAT_memories_15_5 <= 7'h0;
      RAT_memories_15_6 <= 7'h0;
      RAT_memories_15_7 <= 7'h0;
      RAT_memories_15_8 <= 7'h0;
      RAT_memories_15_9 <= 7'h0;
      RAT_memories_15_10 <= 7'h0;
      RAT_memories_15_11 <= 7'h0;
      RAT_memories_15_12 <= 7'h0;
      RAT_memories_15_13 <= 7'h0;
      RAT_memories_15_14 <= 7'h0;
      RAT_memories_15_15 <= 7'h0;
      RAT_memories_15_16 <= 7'h0;
      RAT_memories_15_17 <= 7'h0;
      RAT_memories_15_18 <= 7'h0;
      RAT_memories_15_19 <= 7'h0;
      RAT_memories_15_20 <= 7'h0;
      RAT_memories_15_21 <= 7'h0;
      RAT_memories_15_22 <= 7'h0;
      RAT_memories_15_23 <= 7'h0;
      RAT_memories_15_24 <= 7'h0;
      RAT_memories_15_25 <= 7'h0;
      RAT_memories_15_26 <= 7'h0;
      RAT_memories_15_27 <= 7'h0;
      RAT_memories_15_28 <= 7'h0;
      RAT_memories_15_29 <= 7'h0;
      RAT_memories_15_30 <= 7'h0;
      RAT_memories_15_31 <= 7'h0;
      RAT_front_pointer <= 5'h0;
      RAT_back_pointer <= 5'h0;
    end
    else begin
      automatic logic       _GEN_222 = io_create_checkpoint & ~io_checkpoints_full_0;
      automatic logic [3:0] active_RAT_front_index =
        _GEN_222 ? RAT_front_index + 4'h1 : RAT_front_index;
      automatic logic       _GEN_223 = active_RAT_front_index == 4'h0;
      automatic logic       _GEN_224;
      automatic logic       _GEN_225 = active_RAT_front_index == 4'h1;
      automatic logic       _GEN_226;
      automatic logic       _GEN_227 = active_RAT_front_index == 4'h2;
      automatic logic       _GEN_228;
      automatic logic       _GEN_229 = active_RAT_front_index == 4'h3;
      automatic logic       _GEN_230;
      automatic logic       _GEN_231 = active_RAT_front_index == 4'h4;
      automatic logic       _GEN_232;
      automatic logic       _GEN_233 = active_RAT_front_index == 4'h5;
      automatic logic       _GEN_234;
      automatic logic       _GEN_235 = active_RAT_front_index == 4'h6;
      automatic logic       _GEN_236;
      automatic logic       _GEN_237 = active_RAT_front_index == 4'h7;
      automatic logic       _GEN_238;
      automatic logic       _GEN_239 = active_RAT_front_index == 4'h8;
      automatic logic       _GEN_240;
      automatic logic       _GEN_241 = active_RAT_front_index == 4'h9;
      automatic logic       _GEN_242;
      automatic logic       _GEN_243 = active_RAT_front_index == 4'hA;
      automatic logic       _GEN_244;
      automatic logic       _GEN_245 = active_RAT_front_index == 4'hB;
      automatic logic       _GEN_246;
      automatic logic       _GEN_247 = active_RAT_front_index == 4'hC;
      automatic logic       _GEN_248;
      automatic logic       _GEN_249 = active_RAT_front_index == 4'hD;
      automatic logic       _GEN_250;
      automatic logic       _GEN_251 = active_RAT_front_index == 4'hE;
      automatic logic       _GEN_252;
      automatic logic       _GEN_253;
      _GEN_224 = _GEN_222 & _GEN_223;
      _GEN_226 = _GEN_222 & _GEN_225;
      _GEN_228 = _GEN_222 & _GEN_227;
      _GEN_230 = _GEN_222 & _GEN_229;
      _GEN_232 = _GEN_222 & _GEN_231;
      _GEN_234 = _GEN_222 & _GEN_233;
      _GEN_236 = _GEN_222 & _GEN_235;
      _GEN_238 = _GEN_222 & _GEN_237;
      _GEN_240 = _GEN_222 & _GEN_239;
      _GEN_242 = _GEN_222 & _GEN_241;
      _GEN_244 = _GEN_222 & _GEN_243;
      _GEN_246 = _GEN_222 & _GEN_245;
      _GEN_248 = _GEN_222 & _GEN_247;
      _GEN_250 = _GEN_222 & _GEN_249;
      _GEN_252 = _GEN_222 & _GEN_251;
      _GEN_253 = _GEN_222 & (&active_RAT_front_index);
      if (wr_en_0 & _GEN_223)
        RAT_memories_0_0 <= wr_din_0;
      else if (_GEN_224)
        RAT_memories_0_0 <= _GEN_158;
      if (wr_en_1 & _GEN_223)
        RAT_memories_0_1 <= wr_din_1;
      else if (_GEN_224)
        RAT_memories_0_1 <= _GEN_160;
      if (wr_en_2 & _GEN_223)
        RAT_memories_0_2 <= wr_din_2;
      else if (_GEN_224)
        RAT_memories_0_2 <= _GEN_162;
      if (wr_en_3 & _GEN_223)
        RAT_memories_0_3 <= wr_din_3;
      else if (_GEN_224)
        RAT_memories_0_3 <= _GEN_164;
      if (wr_en_4 & _GEN_223)
        RAT_memories_0_4 <= wr_din_4;
      else if (_GEN_224)
        RAT_memories_0_4 <= _GEN_166;
      if (wr_en_5 & _GEN_223)
        RAT_memories_0_5 <= wr_din_5;
      else if (_GEN_224)
        RAT_memories_0_5 <= _GEN_168;
      if (wr_en_6 & _GEN_223)
        RAT_memories_0_6 <= wr_din_6;
      else if (_GEN_224)
        RAT_memories_0_6 <= _GEN_170;
      if (wr_en_7 & _GEN_223)
        RAT_memories_0_7 <= wr_din_7;
      else if (_GEN_224)
        RAT_memories_0_7 <= _GEN_172;
      if (wr_en_8 & _GEN_223)
        RAT_memories_0_8 <= wr_din_8;
      else if (_GEN_224)
        RAT_memories_0_8 <= _GEN_174;
      if (wr_en_9 & _GEN_223)
        RAT_memories_0_9 <= wr_din_9;
      else if (_GEN_224)
        RAT_memories_0_9 <= _GEN_176;
      if (wr_en_10 & _GEN_223)
        RAT_memories_0_10 <= wr_din_10;
      else if (_GEN_224)
        RAT_memories_0_10 <= _GEN_178;
      if (wr_en_11 & _GEN_223)
        RAT_memories_0_11 <= wr_din_11;
      else if (_GEN_224)
        RAT_memories_0_11 <= _GEN_180;
      if (wr_en_12 & _GEN_223)
        RAT_memories_0_12 <= wr_din_12;
      else if (_GEN_224)
        RAT_memories_0_12 <= _GEN_182;
      if (wr_en_13 & _GEN_223)
        RAT_memories_0_13 <= wr_din_13;
      else if (_GEN_224)
        RAT_memories_0_13 <= _GEN_184;
      if (wr_en_14 & _GEN_223)
        RAT_memories_0_14 <= wr_din_14;
      else if (_GEN_224)
        RAT_memories_0_14 <= _GEN_186;
      if (wr_en_15 & _GEN_223)
        RAT_memories_0_15 <= wr_din_15;
      else if (_GEN_224)
        RAT_memories_0_15 <= _GEN_188;
      if (wr_en_16 & _GEN_223)
        RAT_memories_0_16 <= wr_din_16;
      else if (_GEN_224)
        RAT_memories_0_16 <= _GEN_190;
      if (wr_en_17 & _GEN_223)
        RAT_memories_0_17 <= wr_din_17;
      else if (_GEN_224)
        RAT_memories_0_17 <= _GEN_192;
      if (wr_en_18 & _GEN_223)
        RAT_memories_0_18 <= wr_din_18;
      else if (_GEN_224)
        RAT_memories_0_18 <= _GEN_194;
      if (wr_en_19 & _GEN_223)
        RAT_memories_0_19 <= wr_din_19;
      else if (_GEN_224)
        RAT_memories_0_19 <= _GEN_196;
      if (wr_en_20 & _GEN_223)
        RAT_memories_0_20 <= wr_din_20;
      else if (_GEN_224)
        RAT_memories_0_20 <= _GEN_198;
      if (wr_en_21 & _GEN_223)
        RAT_memories_0_21 <= wr_din_21;
      else if (_GEN_224)
        RAT_memories_0_21 <= _GEN_200;
      if (wr_en_22 & _GEN_223)
        RAT_memories_0_22 <= wr_din_22;
      else if (_GEN_224)
        RAT_memories_0_22 <= _GEN_202;
      if (wr_en_23 & _GEN_223)
        RAT_memories_0_23 <= wr_din_23;
      else if (_GEN_224)
        RAT_memories_0_23 <= _GEN_204;
      if (wr_en_24 & _GEN_223)
        RAT_memories_0_24 <= wr_din_24;
      else if (_GEN_224)
        RAT_memories_0_24 <= _GEN_206;
      if (wr_en_25 & _GEN_223)
        RAT_memories_0_25 <= wr_din_25;
      else if (_GEN_224)
        RAT_memories_0_25 <= _GEN_208;
      if (wr_en_26 & _GEN_223)
        RAT_memories_0_26 <= wr_din_26;
      else if (_GEN_224)
        RAT_memories_0_26 <= _GEN_210;
      if (wr_en_27 & _GEN_223)
        RAT_memories_0_27 <= wr_din_27;
      else if (_GEN_224)
        RAT_memories_0_27 <= _GEN_212;
      if (wr_en_28 & _GEN_223)
        RAT_memories_0_28 <= wr_din_28;
      else if (_GEN_224)
        RAT_memories_0_28 <= _GEN_214;
      if (wr_en_29 & _GEN_223)
        RAT_memories_0_29 <= wr_din_29;
      else if (_GEN_224)
        RAT_memories_0_29 <= _GEN_216;
      if (wr_en_30 & _GEN_223)
        RAT_memories_0_30 <= wr_din_30;
      else if (_GEN_224)
        RAT_memories_0_30 <= _GEN_218;
      if (wr_en_31 & _GEN_223)
        RAT_memories_0_31 <= wr_din_31;
      else if (_GEN_224)
        RAT_memories_0_31 <= _GEN_220;
      if (wr_en_0 & _GEN_225)
        RAT_memories_1_0 <= wr_din_0;
      else if (_GEN_226)
        RAT_memories_1_0 <= _GEN_158;
      if (wr_en_1 & _GEN_225)
        RAT_memories_1_1 <= wr_din_1;
      else if (_GEN_226)
        RAT_memories_1_1 <= _GEN_160;
      if (wr_en_2 & _GEN_225)
        RAT_memories_1_2 <= wr_din_2;
      else if (_GEN_226)
        RAT_memories_1_2 <= _GEN_162;
      if (wr_en_3 & _GEN_225)
        RAT_memories_1_3 <= wr_din_3;
      else if (_GEN_226)
        RAT_memories_1_3 <= _GEN_164;
      if (wr_en_4 & _GEN_225)
        RAT_memories_1_4 <= wr_din_4;
      else if (_GEN_226)
        RAT_memories_1_4 <= _GEN_166;
      if (wr_en_5 & _GEN_225)
        RAT_memories_1_5 <= wr_din_5;
      else if (_GEN_226)
        RAT_memories_1_5 <= _GEN_168;
      if (wr_en_6 & _GEN_225)
        RAT_memories_1_6 <= wr_din_6;
      else if (_GEN_226)
        RAT_memories_1_6 <= _GEN_170;
      if (wr_en_7 & _GEN_225)
        RAT_memories_1_7 <= wr_din_7;
      else if (_GEN_226)
        RAT_memories_1_7 <= _GEN_172;
      if (wr_en_8 & _GEN_225)
        RAT_memories_1_8 <= wr_din_8;
      else if (_GEN_226)
        RAT_memories_1_8 <= _GEN_174;
      if (wr_en_9 & _GEN_225)
        RAT_memories_1_9 <= wr_din_9;
      else if (_GEN_226)
        RAT_memories_1_9 <= _GEN_176;
      if (wr_en_10 & _GEN_225)
        RAT_memories_1_10 <= wr_din_10;
      else if (_GEN_226)
        RAT_memories_1_10 <= _GEN_178;
      if (wr_en_11 & _GEN_225)
        RAT_memories_1_11 <= wr_din_11;
      else if (_GEN_226)
        RAT_memories_1_11 <= _GEN_180;
      if (wr_en_12 & _GEN_225)
        RAT_memories_1_12 <= wr_din_12;
      else if (_GEN_226)
        RAT_memories_1_12 <= _GEN_182;
      if (wr_en_13 & _GEN_225)
        RAT_memories_1_13 <= wr_din_13;
      else if (_GEN_226)
        RAT_memories_1_13 <= _GEN_184;
      if (wr_en_14 & _GEN_225)
        RAT_memories_1_14 <= wr_din_14;
      else if (_GEN_226)
        RAT_memories_1_14 <= _GEN_186;
      if (wr_en_15 & _GEN_225)
        RAT_memories_1_15 <= wr_din_15;
      else if (_GEN_226)
        RAT_memories_1_15 <= _GEN_188;
      if (wr_en_16 & _GEN_225)
        RAT_memories_1_16 <= wr_din_16;
      else if (_GEN_226)
        RAT_memories_1_16 <= _GEN_190;
      if (wr_en_17 & _GEN_225)
        RAT_memories_1_17 <= wr_din_17;
      else if (_GEN_226)
        RAT_memories_1_17 <= _GEN_192;
      if (wr_en_18 & _GEN_225)
        RAT_memories_1_18 <= wr_din_18;
      else if (_GEN_226)
        RAT_memories_1_18 <= _GEN_194;
      if (wr_en_19 & _GEN_225)
        RAT_memories_1_19 <= wr_din_19;
      else if (_GEN_226)
        RAT_memories_1_19 <= _GEN_196;
      if (wr_en_20 & _GEN_225)
        RAT_memories_1_20 <= wr_din_20;
      else if (_GEN_226)
        RAT_memories_1_20 <= _GEN_198;
      if (wr_en_21 & _GEN_225)
        RAT_memories_1_21 <= wr_din_21;
      else if (_GEN_226)
        RAT_memories_1_21 <= _GEN_200;
      if (wr_en_22 & _GEN_225)
        RAT_memories_1_22 <= wr_din_22;
      else if (_GEN_226)
        RAT_memories_1_22 <= _GEN_202;
      if (wr_en_23 & _GEN_225)
        RAT_memories_1_23 <= wr_din_23;
      else if (_GEN_226)
        RAT_memories_1_23 <= _GEN_204;
      if (wr_en_24 & _GEN_225)
        RAT_memories_1_24 <= wr_din_24;
      else if (_GEN_226)
        RAT_memories_1_24 <= _GEN_206;
      if (wr_en_25 & _GEN_225)
        RAT_memories_1_25 <= wr_din_25;
      else if (_GEN_226)
        RAT_memories_1_25 <= _GEN_208;
      if (wr_en_26 & _GEN_225)
        RAT_memories_1_26 <= wr_din_26;
      else if (_GEN_226)
        RAT_memories_1_26 <= _GEN_210;
      if (wr_en_27 & _GEN_225)
        RAT_memories_1_27 <= wr_din_27;
      else if (_GEN_226)
        RAT_memories_1_27 <= _GEN_212;
      if (wr_en_28 & _GEN_225)
        RAT_memories_1_28 <= wr_din_28;
      else if (_GEN_226)
        RAT_memories_1_28 <= _GEN_214;
      if (wr_en_29 & _GEN_225)
        RAT_memories_1_29 <= wr_din_29;
      else if (_GEN_226)
        RAT_memories_1_29 <= _GEN_216;
      if (wr_en_30 & _GEN_225)
        RAT_memories_1_30 <= wr_din_30;
      else if (_GEN_226)
        RAT_memories_1_30 <= _GEN_218;
      if (wr_en_31 & _GEN_225)
        RAT_memories_1_31 <= wr_din_31;
      else if (_GEN_226)
        RAT_memories_1_31 <= _GEN_220;
      if (wr_en_0 & _GEN_227)
        RAT_memories_2_0 <= wr_din_0;
      else if (_GEN_228)
        RAT_memories_2_0 <= _GEN_158;
      if (wr_en_1 & _GEN_227)
        RAT_memories_2_1 <= wr_din_1;
      else if (_GEN_228)
        RAT_memories_2_1 <= _GEN_160;
      if (wr_en_2 & _GEN_227)
        RAT_memories_2_2 <= wr_din_2;
      else if (_GEN_228)
        RAT_memories_2_2 <= _GEN_162;
      if (wr_en_3 & _GEN_227)
        RAT_memories_2_3 <= wr_din_3;
      else if (_GEN_228)
        RAT_memories_2_3 <= _GEN_164;
      if (wr_en_4 & _GEN_227)
        RAT_memories_2_4 <= wr_din_4;
      else if (_GEN_228)
        RAT_memories_2_4 <= _GEN_166;
      if (wr_en_5 & _GEN_227)
        RAT_memories_2_5 <= wr_din_5;
      else if (_GEN_228)
        RAT_memories_2_5 <= _GEN_168;
      if (wr_en_6 & _GEN_227)
        RAT_memories_2_6 <= wr_din_6;
      else if (_GEN_228)
        RAT_memories_2_6 <= _GEN_170;
      if (wr_en_7 & _GEN_227)
        RAT_memories_2_7 <= wr_din_7;
      else if (_GEN_228)
        RAT_memories_2_7 <= _GEN_172;
      if (wr_en_8 & _GEN_227)
        RAT_memories_2_8 <= wr_din_8;
      else if (_GEN_228)
        RAT_memories_2_8 <= _GEN_174;
      if (wr_en_9 & _GEN_227)
        RAT_memories_2_9 <= wr_din_9;
      else if (_GEN_228)
        RAT_memories_2_9 <= _GEN_176;
      if (wr_en_10 & _GEN_227)
        RAT_memories_2_10 <= wr_din_10;
      else if (_GEN_228)
        RAT_memories_2_10 <= _GEN_178;
      if (wr_en_11 & _GEN_227)
        RAT_memories_2_11 <= wr_din_11;
      else if (_GEN_228)
        RAT_memories_2_11 <= _GEN_180;
      if (wr_en_12 & _GEN_227)
        RAT_memories_2_12 <= wr_din_12;
      else if (_GEN_228)
        RAT_memories_2_12 <= _GEN_182;
      if (wr_en_13 & _GEN_227)
        RAT_memories_2_13 <= wr_din_13;
      else if (_GEN_228)
        RAT_memories_2_13 <= _GEN_184;
      if (wr_en_14 & _GEN_227)
        RAT_memories_2_14 <= wr_din_14;
      else if (_GEN_228)
        RAT_memories_2_14 <= _GEN_186;
      if (wr_en_15 & _GEN_227)
        RAT_memories_2_15 <= wr_din_15;
      else if (_GEN_228)
        RAT_memories_2_15 <= _GEN_188;
      if (wr_en_16 & _GEN_227)
        RAT_memories_2_16 <= wr_din_16;
      else if (_GEN_228)
        RAT_memories_2_16 <= _GEN_190;
      if (wr_en_17 & _GEN_227)
        RAT_memories_2_17 <= wr_din_17;
      else if (_GEN_228)
        RAT_memories_2_17 <= _GEN_192;
      if (wr_en_18 & _GEN_227)
        RAT_memories_2_18 <= wr_din_18;
      else if (_GEN_228)
        RAT_memories_2_18 <= _GEN_194;
      if (wr_en_19 & _GEN_227)
        RAT_memories_2_19 <= wr_din_19;
      else if (_GEN_228)
        RAT_memories_2_19 <= _GEN_196;
      if (wr_en_20 & _GEN_227)
        RAT_memories_2_20 <= wr_din_20;
      else if (_GEN_228)
        RAT_memories_2_20 <= _GEN_198;
      if (wr_en_21 & _GEN_227)
        RAT_memories_2_21 <= wr_din_21;
      else if (_GEN_228)
        RAT_memories_2_21 <= _GEN_200;
      if (wr_en_22 & _GEN_227)
        RAT_memories_2_22 <= wr_din_22;
      else if (_GEN_228)
        RAT_memories_2_22 <= _GEN_202;
      if (wr_en_23 & _GEN_227)
        RAT_memories_2_23 <= wr_din_23;
      else if (_GEN_228)
        RAT_memories_2_23 <= _GEN_204;
      if (wr_en_24 & _GEN_227)
        RAT_memories_2_24 <= wr_din_24;
      else if (_GEN_228)
        RAT_memories_2_24 <= _GEN_206;
      if (wr_en_25 & _GEN_227)
        RAT_memories_2_25 <= wr_din_25;
      else if (_GEN_228)
        RAT_memories_2_25 <= _GEN_208;
      if (wr_en_26 & _GEN_227)
        RAT_memories_2_26 <= wr_din_26;
      else if (_GEN_228)
        RAT_memories_2_26 <= _GEN_210;
      if (wr_en_27 & _GEN_227)
        RAT_memories_2_27 <= wr_din_27;
      else if (_GEN_228)
        RAT_memories_2_27 <= _GEN_212;
      if (wr_en_28 & _GEN_227)
        RAT_memories_2_28 <= wr_din_28;
      else if (_GEN_228)
        RAT_memories_2_28 <= _GEN_214;
      if (wr_en_29 & _GEN_227)
        RAT_memories_2_29 <= wr_din_29;
      else if (_GEN_228)
        RAT_memories_2_29 <= _GEN_216;
      if (wr_en_30 & _GEN_227)
        RAT_memories_2_30 <= wr_din_30;
      else if (_GEN_228)
        RAT_memories_2_30 <= _GEN_218;
      if (wr_en_31 & _GEN_227)
        RAT_memories_2_31 <= wr_din_31;
      else if (_GEN_228)
        RAT_memories_2_31 <= _GEN_220;
      if (wr_en_0 & _GEN_229)
        RAT_memories_3_0 <= wr_din_0;
      else if (_GEN_230)
        RAT_memories_3_0 <= _GEN_158;
      if (wr_en_1 & _GEN_229)
        RAT_memories_3_1 <= wr_din_1;
      else if (_GEN_230)
        RAT_memories_3_1 <= _GEN_160;
      if (wr_en_2 & _GEN_229)
        RAT_memories_3_2 <= wr_din_2;
      else if (_GEN_230)
        RAT_memories_3_2 <= _GEN_162;
      if (wr_en_3 & _GEN_229)
        RAT_memories_3_3 <= wr_din_3;
      else if (_GEN_230)
        RAT_memories_3_3 <= _GEN_164;
      if (wr_en_4 & _GEN_229)
        RAT_memories_3_4 <= wr_din_4;
      else if (_GEN_230)
        RAT_memories_3_4 <= _GEN_166;
      if (wr_en_5 & _GEN_229)
        RAT_memories_3_5 <= wr_din_5;
      else if (_GEN_230)
        RAT_memories_3_5 <= _GEN_168;
      if (wr_en_6 & _GEN_229)
        RAT_memories_3_6 <= wr_din_6;
      else if (_GEN_230)
        RAT_memories_3_6 <= _GEN_170;
      if (wr_en_7 & _GEN_229)
        RAT_memories_3_7 <= wr_din_7;
      else if (_GEN_230)
        RAT_memories_3_7 <= _GEN_172;
      if (wr_en_8 & _GEN_229)
        RAT_memories_3_8 <= wr_din_8;
      else if (_GEN_230)
        RAT_memories_3_8 <= _GEN_174;
      if (wr_en_9 & _GEN_229)
        RAT_memories_3_9 <= wr_din_9;
      else if (_GEN_230)
        RAT_memories_3_9 <= _GEN_176;
      if (wr_en_10 & _GEN_229)
        RAT_memories_3_10 <= wr_din_10;
      else if (_GEN_230)
        RAT_memories_3_10 <= _GEN_178;
      if (wr_en_11 & _GEN_229)
        RAT_memories_3_11 <= wr_din_11;
      else if (_GEN_230)
        RAT_memories_3_11 <= _GEN_180;
      if (wr_en_12 & _GEN_229)
        RAT_memories_3_12 <= wr_din_12;
      else if (_GEN_230)
        RAT_memories_3_12 <= _GEN_182;
      if (wr_en_13 & _GEN_229)
        RAT_memories_3_13 <= wr_din_13;
      else if (_GEN_230)
        RAT_memories_3_13 <= _GEN_184;
      if (wr_en_14 & _GEN_229)
        RAT_memories_3_14 <= wr_din_14;
      else if (_GEN_230)
        RAT_memories_3_14 <= _GEN_186;
      if (wr_en_15 & _GEN_229)
        RAT_memories_3_15 <= wr_din_15;
      else if (_GEN_230)
        RAT_memories_3_15 <= _GEN_188;
      if (wr_en_16 & _GEN_229)
        RAT_memories_3_16 <= wr_din_16;
      else if (_GEN_230)
        RAT_memories_3_16 <= _GEN_190;
      if (wr_en_17 & _GEN_229)
        RAT_memories_3_17 <= wr_din_17;
      else if (_GEN_230)
        RAT_memories_3_17 <= _GEN_192;
      if (wr_en_18 & _GEN_229)
        RAT_memories_3_18 <= wr_din_18;
      else if (_GEN_230)
        RAT_memories_3_18 <= _GEN_194;
      if (wr_en_19 & _GEN_229)
        RAT_memories_3_19 <= wr_din_19;
      else if (_GEN_230)
        RAT_memories_3_19 <= _GEN_196;
      if (wr_en_20 & _GEN_229)
        RAT_memories_3_20 <= wr_din_20;
      else if (_GEN_230)
        RAT_memories_3_20 <= _GEN_198;
      if (wr_en_21 & _GEN_229)
        RAT_memories_3_21 <= wr_din_21;
      else if (_GEN_230)
        RAT_memories_3_21 <= _GEN_200;
      if (wr_en_22 & _GEN_229)
        RAT_memories_3_22 <= wr_din_22;
      else if (_GEN_230)
        RAT_memories_3_22 <= _GEN_202;
      if (wr_en_23 & _GEN_229)
        RAT_memories_3_23 <= wr_din_23;
      else if (_GEN_230)
        RAT_memories_3_23 <= _GEN_204;
      if (wr_en_24 & _GEN_229)
        RAT_memories_3_24 <= wr_din_24;
      else if (_GEN_230)
        RAT_memories_3_24 <= _GEN_206;
      if (wr_en_25 & _GEN_229)
        RAT_memories_3_25 <= wr_din_25;
      else if (_GEN_230)
        RAT_memories_3_25 <= _GEN_208;
      if (wr_en_26 & _GEN_229)
        RAT_memories_3_26 <= wr_din_26;
      else if (_GEN_230)
        RAT_memories_3_26 <= _GEN_210;
      if (wr_en_27 & _GEN_229)
        RAT_memories_3_27 <= wr_din_27;
      else if (_GEN_230)
        RAT_memories_3_27 <= _GEN_212;
      if (wr_en_28 & _GEN_229)
        RAT_memories_3_28 <= wr_din_28;
      else if (_GEN_230)
        RAT_memories_3_28 <= _GEN_214;
      if (wr_en_29 & _GEN_229)
        RAT_memories_3_29 <= wr_din_29;
      else if (_GEN_230)
        RAT_memories_3_29 <= _GEN_216;
      if (wr_en_30 & _GEN_229)
        RAT_memories_3_30 <= wr_din_30;
      else if (_GEN_230)
        RAT_memories_3_30 <= _GEN_218;
      if (wr_en_31 & _GEN_229)
        RAT_memories_3_31 <= wr_din_31;
      else if (_GEN_230)
        RAT_memories_3_31 <= _GEN_220;
      if (wr_en_0 & _GEN_231)
        RAT_memories_4_0 <= wr_din_0;
      else if (_GEN_232)
        RAT_memories_4_0 <= _GEN_158;
      if (wr_en_1 & _GEN_231)
        RAT_memories_4_1 <= wr_din_1;
      else if (_GEN_232)
        RAT_memories_4_1 <= _GEN_160;
      if (wr_en_2 & _GEN_231)
        RAT_memories_4_2 <= wr_din_2;
      else if (_GEN_232)
        RAT_memories_4_2 <= _GEN_162;
      if (wr_en_3 & _GEN_231)
        RAT_memories_4_3 <= wr_din_3;
      else if (_GEN_232)
        RAT_memories_4_3 <= _GEN_164;
      if (wr_en_4 & _GEN_231)
        RAT_memories_4_4 <= wr_din_4;
      else if (_GEN_232)
        RAT_memories_4_4 <= _GEN_166;
      if (wr_en_5 & _GEN_231)
        RAT_memories_4_5 <= wr_din_5;
      else if (_GEN_232)
        RAT_memories_4_5 <= _GEN_168;
      if (wr_en_6 & _GEN_231)
        RAT_memories_4_6 <= wr_din_6;
      else if (_GEN_232)
        RAT_memories_4_6 <= _GEN_170;
      if (wr_en_7 & _GEN_231)
        RAT_memories_4_7 <= wr_din_7;
      else if (_GEN_232)
        RAT_memories_4_7 <= _GEN_172;
      if (wr_en_8 & _GEN_231)
        RAT_memories_4_8 <= wr_din_8;
      else if (_GEN_232)
        RAT_memories_4_8 <= _GEN_174;
      if (wr_en_9 & _GEN_231)
        RAT_memories_4_9 <= wr_din_9;
      else if (_GEN_232)
        RAT_memories_4_9 <= _GEN_176;
      if (wr_en_10 & _GEN_231)
        RAT_memories_4_10 <= wr_din_10;
      else if (_GEN_232)
        RAT_memories_4_10 <= _GEN_178;
      if (wr_en_11 & _GEN_231)
        RAT_memories_4_11 <= wr_din_11;
      else if (_GEN_232)
        RAT_memories_4_11 <= _GEN_180;
      if (wr_en_12 & _GEN_231)
        RAT_memories_4_12 <= wr_din_12;
      else if (_GEN_232)
        RAT_memories_4_12 <= _GEN_182;
      if (wr_en_13 & _GEN_231)
        RAT_memories_4_13 <= wr_din_13;
      else if (_GEN_232)
        RAT_memories_4_13 <= _GEN_184;
      if (wr_en_14 & _GEN_231)
        RAT_memories_4_14 <= wr_din_14;
      else if (_GEN_232)
        RAT_memories_4_14 <= _GEN_186;
      if (wr_en_15 & _GEN_231)
        RAT_memories_4_15 <= wr_din_15;
      else if (_GEN_232)
        RAT_memories_4_15 <= _GEN_188;
      if (wr_en_16 & _GEN_231)
        RAT_memories_4_16 <= wr_din_16;
      else if (_GEN_232)
        RAT_memories_4_16 <= _GEN_190;
      if (wr_en_17 & _GEN_231)
        RAT_memories_4_17 <= wr_din_17;
      else if (_GEN_232)
        RAT_memories_4_17 <= _GEN_192;
      if (wr_en_18 & _GEN_231)
        RAT_memories_4_18 <= wr_din_18;
      else if (_GEN_232)
        RAT_memories_4_18 <= _GEN_194;
      if (wr_en_19 & _GEN_231)
        RAT_memories_4_19 <= wr_din_19;
      else if (_GEN_232)
        RAT_memories_4_19 <= _GEN_196;
      if (wr_en_20 & _GEN_231)
        RAT_memories_4_20 <= wr_din_20;
      else if (_GEN_232)
        RAT_memories_4_20 <= _GEN_198;
      if (wr_en_21 & _GEN_231)
        RAT_memories_4_21 <= wr_din_21;
      else if (_GEN_232)
        RAT_memories_4_21 <= _GEN_200;
      if (wr_en_22 & _GEN_231)
        RAT_memories_4_22 <= wr_din_22;
      else if (_GEN_232)
        RAT_memories_4_22 <= _GEN_202;
      if (wr_en_23 & _GEN_231)
        RAT_memories_4_23 <= wr_din_23;
      else if (_GEN_232)
        RAT_memories_4_23 <= _GEN_204;
      if (wr_en_24 & _GEN_231)
        RAT_memories_4_24 <= wr_din_24;
      else if (_GEN_232)
        RAT_memories_4_24 <= _GEN_206;
      if (wr_en_25 & _GEN_231)
        RAT_memories_4_25 <= wr_din_25;
      else if (_GEN_232)
        RAT_memories_4_25 <= _GEN_208;
      if (wr_en_26 & _GEN_231)
        RAT_memories_4_26 <= wr_din_26;
      else if (_GEN_232)
        RAT_memories_4_26 <= _GEN_210;
      if (wr_en_27 & _GEN_231)
        RAT_memories_4_27 <= wr_din_27;
      else if (_GEN_232)
        RAT_memories_4_27 <= _GEN_212;
      if (wr_en_28 & _GEN_231)
        RAT_memories_4_28 <= wr_din_28;
      else if (_GEN_232)
        RAT_memories_4_28 <= _GEN_214;
      if (wr_en_29 & _GEN_231)
        RAT_memories_4_29 <= wr_din_29;
      else if (_GEN_232)
        RAT_memories_4_29 <= _GEN_216;
      if (wr_en_30 & _GEN_231)
        RAT_memories_4_30 <= wr_din_30;
      else if (_GEN_232)
        RAT_memories_4_30 <= _GEN_218;
      if (wr_en_31 & _GEN_231)
        RAT_memories_4_31 <= wr_din_31;
      else if (_GEN_232)
        RAT_memories_4_31 <= _GEN_220;
      if (wr_en_0 & _GEN_233)
        RAT_memories_5_0 <= wr_din_0;
      else if (_GEN_234)
        RAT_memories_5_0 <= _GEN_158;
      if (wr_en_1 & _GEN_233)
        RAT_memories_5_1 <= wr_din_1;
      else if (_GEN_234)
        RAT_memories_5_1 <= _GEN_160;
      if (wr_en_2 & _GEN_233)
        RAT_memories_5_2 <= wr_din_2;
      else if (_GEN_234)
        RAT_memories_5_2 <= _GEN_162;
      if (wr_en_3 & _GEN_233)
        RAT_memories_5_3 <= wr_din_3;
      else if (_GEN_234)
        RAT_memories_5_3 <= _GEN_164;
      if (wr_en_4 & _GEN_233)
        RAT_memories_5_4 <= wr_din_4;
      else if (_GEN_234)
        RAT_memories_5_4 <= _GEN_166;
      if (wr_en_5 & _GEN_233)
        RAT_memories_5_5 <= wr_din_5;
      else if (_GEN_234)
        RAT_memories_5_5 <= _GEN_168;
      if (wr_en_6 & _GEN_233)
        RAT_memories_5_6 <= wr_din_6;
      else if (_GEN_234)
        RAT_memories_5_6 <= _GEN_170;
      if (wr_en_7 & _GEN_233)
        RAT_memories_5_7 <= wr_din_7;
      else if (_GEN_234)
        RAT_memories_5_7 <= _GEN_172;
      if (wr_en_8 & _GEN_233)
        RAT_memories_5_8 <= wr_din_8;
      else if (_GEN_234)
        RAT_memories_5_8 <= _GEN_174;
      if (wr_en_9 & _GEN_233)
        RAT_memories_5_9 <= wr_din_9;
      else if (_GEN_234)
        RAT_memories_5_9 <= _GEN_176;
      if (wr_en_10 & _GEN_233)
        RAT_memories_5_10 <= wr_din_10;
      else if (_GEN_234)
        RAT_memories_5_10 <= _GEN_178;
      if (wr_en_11 & _GEN_233)
        RAT_memories_5_11 <= wr_din_11;
      else if (_GEN_234)
        RAT_memories_5_11 <= _GEN_180;
      if (wr_en_12 & _GEN_233)
        RAT_memories_5_12 <= wr_din_12;
      else if (_GEN_234)
        RAT_memories_5_12 <= _GEN_182;
      if (wr_en_13 & _GEN_233)
        RAT_memories_5_13 <= wr_din_13;
      else if (_GEN_234)
        RAT_memories_5_13 <= _GEN_184;
      if (wr_en_14 & _GEN_233)
        RAT_memories_5_14 <= wr_din_14;
      else if (_GEN_234)
        RAT_memories_5_14 <= _GEN_186;
      if (wr_en_15 & _GEN_233)
        RAT_memories_5_15 <= wr_din_15;
      else if (_GEN_234)
        RAT_memories_5_15 <= _GEN_188;
      if (wr_en_16 & _GEN_233)
        RAT_memories_5_16 <= wr_din_16;
      else if (_GEN_234)
        RAT_memories_5_16 <= _GEN_190;
      if (wr_en_17 & _GEN_233)
        RAT_memories_5_17 <= wr_din_17;
      else if (_GEN_234)
        RAT_memories_5_17 <= _GEN_192;
      if (wr_en_18 & _GEN_233)
        RAT_memories_5_18 <= wr_din_18;
      else if (_GEN_234)
        RAT_memories_5_18 <= _GEN_194;
      if (wr_en_19 & _GEN_233)
        RAT_memories_5_19 <= wr_din_19;
      else if (_GEN_234)
        RAT_memories_5_19 <= _GEN_196;
      if (wr_en_20 & _GEN_233)
        RAT_memories_5_20 <= wr_din_20;
      else if (_GEN_234)
        RAT_memories_5_20 <= _GEN_198;
      if (wr_en_21 & _GEN_233)
        RAT_memories_5_21 <= wr_din_21;
      else if (_GEN_234)
        RAT_memories_5_21 <= _GEN_200;
      if (wr_en_22 & _GEN_233)
        RAT_memories_5_22 <= wr_din_22;
      else if (_GEN_234)
        RAT_memories_5_22 <= _GEN_202;
      if (wr_en_23 & _GEN_233)
        RAT_memories_5_23 <= wr_din_23;
      else if (_GEN_234)
        RAT_memories_5_23 <= _GEN_204;
      if (wr_en_24 & _GEN_233)
        RAT_memories_5_24 <= wr_din_24;
      else if (_GEN_234)
        RAT_memories_5_24 <= _GEN_206;
      if (wr_en_25 & _GEN_233)
        RAT_memories_5_25 <= wr_din_25;
      else if (_GEN_234)
        RAT_memories_5_25 <= _GEN_208;
      if (wr_en_26 & _GEN_233)
        RAT_memories_5_26 <= wr_din_26;
      else if (_GEN_234)
        RAT_memories_5_26 <= _GEN_210;
      if (wr_en_27 & _GEN_233)
        RAT_memories_5_27 <= wr_din_27;
      else if (_GEN_234)
        RAT_memories_5_27 <= _GEN_212;
      if (wr_en_28 & _GEN_233)
        RAT_memories_5_28 <= wr_din_28;
      else if (_GEN_234)
        RAT_memories_5_28 <= _GEN_214;
      if (wr_en_29 & _GEN_233)
        RAT_memories_5_29 <= wr_din_29;
      else if (_GEN_234)
        RAT_memories_5_29 <= _GEN_216;
      if (wr_en_30 & _GEN_233)
        RAT_memories_5_30 <= wr_din_30;
      else if (_GEN_234)
        RAT_memories_5_30 <= _GEN_218;
      if (wr_en_31 & _GEN_233)
        RAT_memories_5_31 <= wr_din_31;
      else if (_GEN_234)
        RAT_memories_5_31 <= _GEN_220;
      if (wr_en_0 & _GEN_235)
        RAT_memories_6_0 <= wr_din_0;
      else if (_GEN_236)
        RAT_memories_6_0 <= _GEN_158;
      if (wr_en_1 & _GEN_235)
        RAT_memories_6_1 <= wr_din_1;
      else if (_GEN_236)
        RAT_memories_6_1 <= _GEN_160;
      if (wr_en_2 & _GEN_235)
        RAT_memories_6_2 <= wr_din_2;
      else if (_GEN_236)
        RAT_memories_6_2 <= _GEN_162;
      if (wr_en_3 & _GEN_235)
        RAT_memories_6_3 <= wr_din_3;
      else if (_GEN_236)
        RAT_memories_6_3 <= _GEN_164;
      if (wr_en_4 & _GEN_235)
        RAT_memories_6_4 <= wr_din_4;
      else if (_GEN_236)
        RAT_memories_6_4 <= _GEN_166;
      if (wr_en_5 & _GEN_235)
        RAT_memories_6_5 <= wr_din_5;
      else if (_GEN_236)
        RAT_memories_6_5 <= _GEN_168;
      if (wr_en_6 & _GEN_235)
        RAT_memories_6_6 <= wr_din_6;
      else if (_GEN_236)
        RAT_memories_6_6 <= _GEN_170;
      if (wr_en_7 & _GEN_235)
        RAT_memories_6_7 <= wr_din_7;
      else if (_GEN_236)
        RAT_memories_6_7 <= _GEN_172;
      if (wr_en_8 & _GEN_235)
        RAT_memories_6_8 <= wr_din_8;
      else if (_GEN_236)
        RAT_memories_6_8 <= _GEN_174;
      if (wr_en_9 & _GEN_235)
        RAT_memories_6_9 <= wr_din_9;
      else if (_GEN_236)
        RAT_memories_6_9 <= _GEN_176;
      if (wr_en_10 & _GEN_235)
        RAT_memories_6_10 <= wr_din_10;
      else if (_GEN_236)
        RAT_memories_6_10 <= _GEN_178;
      if (wr_en_11 & _GEN_235)
        RAT_memories_6_11 <= wr_din_11;
      else if (_GEN_236)
        RAT_memories_6_11 <= _GEN_180;
      if (wr_en_12 & _GEN_235)
        RAT_memories_6_12 <= wr_din_12;
      else if (_GEN_236)
        RAT_memories_6_12 <= _GEN_182;
      if (wr_en_13 & _GEN_235)
        RAT_memories_6_13 <= wr_din_13;
      else if (_GEN_236)
        RAT_memories_6_13 <= _GEN_184;
      if (wr_en_14 & _GEN_235)
        RAT_memories_6_14 <= wr_din_14;
      else if (_GEN_236)
        RAT_memories_6_14 <= _GEN_186;
      if (wr_en_15 & _GEN_235)
        RAT_memories_6_15 <= wr_din_15;
      else if (_GEN_236)
        RAT_memories_6_15 <= _GEN_188;
      if (wr_en_16 & _GEN_235)
        RAT_memories_6_16 <= wr_din_16;
      else if (_GEN_236)
        RAT_memories_6_16 <= _GEN_190;
      if (wr_en_17 & _GEN_235)
        RAT_memories_6_17 <= wr_din_17;
      else if (_GEN_236)
        RAT_memories_6_17 <= _GEN_192;
      if (wr_en_18 & _GEN_235)
        RAT_memories_6_18 <= wr_din_18;
      else if (_GEN_236)
        RAT_memories_6_18 <= _GEN_194;
      if (wr_en_19 & _GEN_235)
        RAT_memories_6_19 <= wr_din_19;
      else if (_GEN_236)
        RAT_memories_6_19 <= _GEN_196;
      if (wr_en_20 & _GEN_235)
        RAT_memories_6_20 <= wr_din_20;
      else if (_GEN_236)
        RAT_memories_6_20 <= _GEN_198;
      if (wr_en_21 & _GEN_235)
        RAT_memories_6_21 <= wr_din_21;
      else if (_GEN_236)
        RAT_memories_6_21 <= _GEN_200;
      if (wr_en_22 & _GEN_235)
        RAT_memories_6_22 <= wr_din_22;
      else if (_GEN_236)
        RAT_memories_6_22 <= _GEN_202;
      if (wr_en_23 & _GEN_235)
        RAT_memories_6_23 <= wr_din_23;
      else if (_GEN_236)
        RAT_memories_6_23 <= _GEN_204;
      if (wr_en_24 & _GEN_235)
        RAT_memories_6_24 <= wr_din_24;
      else if (_GEN_236)
        RAT_memories_6_24 <= _GEN_206;
      if (wr_en_25 & _GEN_235)
        RAT_memories_6_25 <= wr_din_25;
      else if (_GEN_236)
        RAT_memories_6_25 <= _GEN_208;
      if (wr_en_26 & _GEN_235)
        RAT_memories_6_26 <= wr_din_26;
      else if (_GEN_236)
        RAT_memories_6_26 <= _GEN_210;
      if (wr_en_27 & _GEN_235)
        RAT_memories_6_27 <= wr_din_27;
      else if (_GEN_236)
        RAT_memories_6_27 <= _GEN_212;
      if (wr_en_28 & _GEN_235)
        RAT_memories_6_28 <= wr_din_28;
      else if (_GEN_236)
        RAT_memories_6_28 <= _GEN_214;
      if (wr_en_29 & _GEN_235)
        RAT_memories_6_29 <= wr_din_29;
      else if (_GEN_236)
        RAT_memories_6_29 <= _GEN_216;
      if (wr_en_30 & _GEN_235)
        RAT_memories_6_30 <= wr_din_30;
      else if (_GEN_236)
        RAT_memories_6_30 <= _GEN_218;
      if (wr_en_31 & _GEN_235)
        RAT_memories_6_31 <= wr_din_31;
      else if (_GEN_236)
        RAT_memories_6_31 <= _GEN_220;
      if (wr_en_0 & _GEN_237)
        RAT_memories_7_0 <= wr_din_0;
      else if (_GEN_238)
        RAT_memories_7_0 <= _GEN_158;
      if (wr_en_1 & _GEN_237)
        RAT_memories_7_1 <= wr_din_1;
      else if (_GEN_238)
        RAT_memories_7_1 <= _GEN_160;
      if (wr_en_2 & _GEN_237)
        RAT_memories_7_2 <= wr_din_2;
      else if (_GEN_238)
        RAT_memories_7_2 <= _GEN_162;
      if (wr_en_3 & _GEN_237)
        RAT_memories_7_3 <= wr_din_3;
      else if (_GEN_238)
        RAT_memories_7_3 <= _GEN_164;
      if (wr_en_4 & _GEN_237)
        RAT_memories_7_4 <= wr_din_4;
      else if (_GEN_238)
        RAT_memories_7_4 <= _GEN_166;
      if (wr_en_5 & _GEN_237)
        RAT_memories_7_5 <= wr_din_5;
      else if (_GEN_238)
        RAT_memories_7_5 <= _GEN_168;
      if (wr_en_6 & _GEN_237)
        RAT_memories_7_6 <= wr_din_6;
      else if (_GEN_238)
        RAT_memories_7_6 <= _GEN_170;
      if (wr_en_7 & _GEN_237)
        RAT_memories_7_7 <= wr_din_7;
      else if (_GEN_238)
        RAT_memories_7_7 <= _GEN_172;
      if (wr_en_8 & _GEN_237)
        RAT_memories_7_8 <= wr_din_8;
      else if (_GEN_238)
        RAT_memories_7_8 <= _GEN_174;
      if (wr_en_9 & _GEN_237)
        RAT_memories_7_9 <= wr_din_9;
      else if (_GEN_238)
        RAT_memories_7_9 <= _GEN_176;
      if (wr_en_10 & _GEN_237)
        RAT_memories_7_10 <= wr_din_10;
      else if (_GEN_238)
        RAT_memories_7_10 <= _GEN_178;
      if (wr_en_11 & _GEN_237)
        RAT_memories_7_11 <= wr_din_11;
      else if (_GEN_238)
        RAT_memories_7_11 <= _GEN_180;
      if (wr_en_12 & _GEN_237)
        RAT_memories_7_12 <= wr_din_12;
      else if (_GEN_238)
        RAT_memories_7_12 <= _GEN_182;
      if (wr_en_13 & _GEN_237)
        RAT_memories_7_13 <= wr_din_13;
      else if (_GEN_238)
        RAT_memories_7_13 <= _GEN_184;
      if (wr_en_14 & _GEN_237)
        RAT_memories_7_14 <= wr_din_14;
      else if (_GEN_238)
        RAT_memories_7_14 <= _GEN_186;
      if (wr_en_15 & _GEN_237)
        RAT_memories_7_15 <= wr_din_15;
      else if (_GEN_238)
        RAT_memories_7_15 <= _GEN_188;
      if (wr_en_16 & _GEN_237)
        RAT_memories_7_16 <= wr_din_16;
      else if (_GEN_238)
        RAT_memories_7_16 <= _GEN_190;
      if (wr_en_17 & _GEN_237)
        RAT_memories_7_17 <= wr_din_17;
      else if (_GEN_238)
        RAT_memories_7_17 <= _GEN_192;
      if (wr_en_18 & _GEN_237)
        RAT_memories_7_18 <= wr_din_18;
      else if (_GEN_238)
        RAT_memories_7_18 <= _GEN_194;
      if (wr_en_19 & _GEN_237)
        RAT_memories_7_19 <= wr_din_19;
      else if (_GEN_238)
        RAT_memories_7_19 <= _GEN_196;
      if (wr_en_20 & _GEN_237)
        RAT_memories_7_20 <= wr_din_20;
      else if (_GEN_238)
        RAT_memories_7_20 <= _GEN_198;
      if (wr_en_21 & _GEN_237)
        RAT_memories_7_21 <= wr_din_21;
      else if (_GEN_238)
        RAT_memories_7_21 <= _GEN_200;
      if (wr_en_22 & _GEN_237)
        RAT_memories_7_22 <= wr_din_22;
      else if (_GEN_238)
        RAT_memories_7_22 <= _GEN_202;
      if (wr_en_23 & _GEN_237)
        RAT_memories_7_23 <= wr_din_23;
      else if (_GEN_238)
        RAT_memories_7_23 <= _GEN_204;
      if (wr_en_24 & _GEN_237)
        RAT_memories_7_24 <= wr_din_24;
      else if (_GEN_238)
        RAT_memories_7_24 <= _GEN_206;
      if (wr_en_25 & _GEN_237)
        RAT_memories_7_25 <= wr_din_25;
      else if (_GEN_238)
        RAT_memories_7_25 <= _GEN_208;
      if (wr_en_26 & _GEN_237)
        RAT_memories_7_26 <= wr_din_26;
      else if (_GEN_238)
        RAT_memories_7_26 <= _GEN_210;
      if (wr_en_27 & _GEN_237)
        RAT_memories_7_27 <= wr_din_27;
      else if (_GEN_238)
        RAT_memories_7_27 <= _GEN_212;
      if (wr_en_28 & _GEN_237)
        RAT_memories_7_28 <= wr_din_28;
      else if (_GEN_238)
        RAT_memories_7_28 <= _GEN_214;
      if (wr_en_29 & _GEN_237)
        RAT_memories_7_29 <= wr_din_29;
      else if (_GEN_238)
        RAT_memories_7_29 <= _GEN_216;
      if (wr_en_30 & _GEN_237)
        RAT_memories_7_30 <= wr_din_30;
      else if (_GEN_238)
        RAT_memories_7_30 <= _GEN_218;
      if (wr_en_31 & _GEN_237)
        RAT_memories_7_31 <= wr_din_31;
      else if (_GEN_238)
        RAT_memories_7_31 <= _GEN_220;
      if (wr_en_0 & _GEN_239)
        RAT_memories_8_0 <= wr_din_0;
      else if (_GEN_240)
        RAT_memories_8_0 <= _GEN_158;
      if (wr_en_1 & _GEN_239)
        RAT_memories_8_1 <= wr_din_1;
      else if (_GEN_240)
        RAT_memories_8_1 <= _GEN_160;
      if (wr_en_2 & _GEN_239)
        RAT_memories_8_2 <= wr_din_2;
      else if (_GEN_240)
        RAT_memories_8_2 <= _GEN_162;
      if (wr_en_3 & _GEN_239)
        RAT_memories_8_3 <= wr_din_3;
      else if (_GEN_240)
        RAT_memories_8_3 <= _GEN_164;
      if (wr_en_4 & _GEN_239)
        RAT_memories_8_4 <= wr_din_4;
      else if (_GEN_240)
        RAT_memories_8_4 <= _GEN_166;
      if (wr_en_5 & _GEN_239)
        RAT_memories_8_5 <= wr_din_5;
      else if (_GEN_240)
        RAT_memories_8_5 <= _GEN_168;
      if (wr_en_6 & _GEN_239)
        RAT_memories_8_6 <= wr_din_6;
      else if (_GEN_240)
        RAT_memories_8_6 <= _GEN_170;
      if (wr_en_7 & _GEN_239)
        RAT_memories_8_7 <= wr_din_7;
      else if (_GEN_240)
        RAT_memories_8_7 <= _GEN_172;
      if (wr_en_8 & _GEN_239)
        RAT_memories_8_8 <= wr_din_8;
      else if (_GEN_240)
        RAT_memories_8_8 <= _GEN_174;
      if (wr_en_9 & _GEN_239)
        RAT_memories_8_9 <= wr_din_9;
      else if (_GEN_240)
        RAT_memories_8_9 <= _GEN_176;
      if (wr_en_10 & _GEN_239)
        RAT_memories_8_10 <= wr_din_10;
      else if (_GEN_240)
        RAT_memories_8_10 <= _GEN_178;
      if (wr_en_11 & _GEN_239)
        RAT_memories_8_11 <= wr_din_11;
      else if (_GEN_240)
        RAT_memories_8_11 <= _GEN_180;
      if (wr_en_12 & _GEN_239)
        RAT_memories_8_12 <= wr_din_12;
      else if (_GEN_240)
        RAT_memories_8_12 <= _GEN_182;
      if (wr_en_13 & _GEN_239)
        RAT_memories_8_13 <= wr_din_13;
      else if (_GEN_240)
        RAT_memories_8_13 <= _GEN_184;
      if (wr_en_14 & _GEN_239)
        RAT_memories_8_14 <= wr_din_14;
      else if (_GEN_240)
        RAT_memories_8_14 <= _GEN_186;
      if (wr_en_15 & _GEN_239)
        RAT_memories_8_15 <= wr_din_15;
      else if (_GEN_240)
        RAT_memories_8_15 <= _GEN_188;
      if (wr_en_16 & _GEN_239)
        RAT_memories_8_16 <= wr_din_16;
      else if (_GEN_240)
        RAT_memories_8_16 <= _GEN_190;
      if (wr_en_17 & _GEN_239)
        RAT_memories_8_17 <= wr_din_17;
      else if (_GEN_240)
        RAT_memories_8_17 <= _GEN_192;
      if (wr_en_18 & _GEN_239)
        RAT_memories_8_18 <= wr_din_18;
      else if (_GEN_240)
        RAT_memories_8_18 <= _GEN_194;
      if (wr_en_19 & _GEN_239)
        RAT_memories_8_19 <= wr_din_19;
      else if (_GEN_240)
        RAT_memories_8_19 <= _GEN_196;
      if (wr_en_20 & _GEN_239)
        RAT_memories_8_20 <= wr_din_20;
      else if (_GEN_240)
        RAT_memories_8_20 <= _GEN_198;
      if (wr_en_21 & _GEN_239)
        RAT_memories_8_21 <= wr_din_21;
      else if (_GEN_240)
        RAT_memories_8_21 <= _GEN_200;
      if (wr_en_22 & _GEN_239)
        RAT_memories_8_22 <= wr_din_22;
      else if (_GEN_240)
        RAT_memories_8_22 <= _GEN_202;
      if (wr_en_23 & _GEN_239)
        RAT_memories_8_23 <= wr_din_23;
      else if (_GEN_240)
        RAT_memories_8_23 <= _GEN_204;
      if (wr_en_24 & _GEN_239)
        RAT_memories_8_24 <= wr_din_24;
      else if (_GEN_240)
        RAT_memories_8_24 <= _GEN_206;
      if (wr_en_25 & _GEN_239)
        RAT_memories_8_25 <= wr_din_25;
      else if (_GEN_240)
        RAT_memories_8_25 <= _GEN_208;
      if (wr_en_26 & _GEN_239)
        RAT_memories_8_26 <= wr_din_26;
      else if (_GEN_240)
        RAT_memories_8_26 <= _GEN_210;
      if (wr_en_27 & _GEN_239)
        RAT_memories_8_27 <= wr_din_27;
      else if (_GEN_240)
        RAT_memories_8_27 <= _GEN_212;
      if (wr_en_28 & _GEN_239)
        RAT_memories_8_28 <= wr_din_28;
      else if (_GEN_240)
        RAT_memories_8_28 <= _GEN_214;
      if (wr_en_29 & _GEN_239)
        RAT_memories_8_29 <= wr_din_29;
      else if (_GEN_240)
        RAT_memories_8_29 <= _GEN_216;
      if (wr_en_30 & _GEN_239)
        RAT_memories_8_30 <= wr_din_30;
      else if (_GEN_240)
        RAT_memories_8_30 <= _GEN_218;
      if (wr_en_31 & _GEN_239)
        RAT_memories_8_31 <= wr_din_31;
      else if (_GEN_240)
        RAT_memories_8_31 <= _GEN_220;
      if (wr_en_0 & _GEN_241)
        RAT_memories_9_0 <= wr_din_0;
      else if (_GEN_242)
        RAT_memories_9_0 <= _GEN_158;
      if (wr_en_1 & _GEN_241)
        RAT_memories_9_1 <= wr_din_1;
      else if (_GEN_242)
        RAT_memories_9_1 <= _GEN_160;
      if (wr_en_2 & _GEN_241)
        RAT_memories_9_2 <= wr_din_2;
      else if (_GEN_242)
        RAT_memories_9_2 <= _GEN_162;
      if (wr_en_3 & _GEN_241)
        RAT_memories_9_3 <= wr_din_3;
      else if (_GEN_242)
        RAT_memories_9_3 <= _GEN_164;
      if (wr_en_4 & _GEN_241)
        RAT_memories_9_4 <= wr_din_4;
      else if (_GEN_242)
        RAT_memories_9_4 <= _GEN_166;
      if (wr_en_5 & _GEN_241)
        RAT_memories_9_5 <= wr_din_5;
      else if (_GEN_242)
        RAT_memories_9_5 <= _GEN_168;
      if (wr_en_6 & _GEN_241)
        RAT_memories_9_6 <= wr_din_6;
      else if (_GEN_242)
        RAT_memories_9_6 <= _GEN_170;
      if (wr_en_7 & _GEN_241)
        RAT_memories_9_7 <= wr_din_7;
      else if (_GEN_242)
        RAT_memories_9_7 <= _GEN_172;
      if (wr_en_8 & _GEN_241)
        RAT_memories_9_8 <= wr_din_8;
      else if (_GEN_242)
        RAT_memories_9_8 <= _GEN_174;
      if (wr_en_9 & _GEN_241)
        RAT_memories_9_9 <= wr_din_9;
      else if (_GEN_242)
        RAT_memories_9_9 <= _GEN_176;
      if (wr_en_10 & _GEN_241)
        RAT_memories_9_10 <= wr_din_10;
      else if (_GEN_242)
        RAT_memories_9_10 <= _GEN_178;
      if (wr_en_11 & _GEN_241)
        RAT_memories_9_11 <= wr_din_11;
      else if (_GEN_242)
        RAT_memories_9_11 <= _GEN_180;
      if (wr_en_12 & _GEN_241)
        RAT_memories_9_12 <= wr_din_12;
      else if (_GEN_242)
        RAT_memories_9_12 <= _GEN_182;
      if (wr_en_13 & _GEN_241)
        RAT_memories_9_13 <= wr_din_13;
      else if (_GEN_242)
        RAT_memories_9_13 <= _GEN_184;
      if (wr_en_14 & _GEN_241)
        RAT_memories_9_14 <= wr_din_14;
      else if (_GEN_242)
        RAT_memories_9_14 <= _GEN_186;
      if (wr_en_15 & _GEN_241)
        RAT_memories_9_15 <= wr_din_15;
      else if (_GEN_242)
        RAT_memories_9_15 <= _GEN_188;
      if (wr_en_16 & _GEN_241)
        RAT_memories_9_16 <= wr_din_16;
      else if (_GEN_242)
        RAT_memories_9_16 <= _GEN_190;
      if (wr_en_17 & _GEN_241)
        RAT_memories_9_17 <= wr_din_17;
      else if (_GEN_242)
        RAT_memories_9_17 <= _GEN_192;
      if (wr_en_18 & _GEN_241)
        RAT_memories_9_18 <= wr_din_18;
      else if (_GEN_242)
        RAT_memories_9_18 <= _GEN_194;
      if (wr_en_19 & _GEN_241)
        RAT_memories_9_19 <= wr_din_19;
      else if (_GEN_242)
        RAT_memories_9_19 <= _GEN_196;
      if (wr_en_20 & _GEN_241)
        RAT_memories_9_20 <= wr_din_20;
      else if (_GEN_242)
        RAT_memories_9_20 <= _GEN_198;
      if (wr_en_21 & _GEN_241)
        RAT_memories_9_21 <= wr_din_21;
      else if (_GEN_242)
        RAT_memories_9_21 <= _GEN_200;
      if (wr_en_22 & _GEN_241)
        RAT_memories_9_22 <= wr_din_22;
      else if (_GEN_242)
        RAT_memories_9_22 <= _GEN_202;
      if (wr_en_23 & _GEN_241)
        RAT_memories_9_23 <= wr_din_23;
      else if (_GEN_242)
        RAT_memories_9_23 <= _GEN_204;
      if (wr_en_24 & _GEN_241)
        RAT_memories_9_24 <= wr_din_24;
      else if (_GEN_242)
        RAT_memories_9_24 <= _GEN_206;
      if (wr_en_25 & _GEN_241)
        RAT_memories_9_25 <= wr_din_25;
      else if (_GEN_242)
        RAT_memories_9_25 <= _GEN_208;
      if (wr_en_26 & _GEN_241)
        RAT_memories_9_26 <= wr_din_26;
      else if (_GEN_242)
        RAT_memories_9_26 <= _GEN_210;
      if (wr_en_27 & _GEN_241)
        RAT_memories_9_27 <= wr_din_27;
      else if (_GEN_242)
        RAT_memories_9_27 <= _GEN_212;
      if (wr_en_28 & _GEN_241)
        RAT_memories_9_28 <= wr_din_28;
      else if (_GEN_242)
        RAT_memories_9_28 <= _GEN_214;
      if (wr_en_29 & _GEN_241)
        RAT_memories_9_29 <= wr_din_29;
      else if (_GEN_242)
        RAT_memories_9_29 <= _GEN_216;
      if (wr_en_30 & _GEN_241)
        RAT_memories_9_30 <= wr_din_30;
      else if (_GEN_242)
        RAT_memories_9_30 <= _GEN_218;
      if (wr_en_31 & _GEN_241)
        RAT_memories_9_31 <= wr_din_31;
      else if (_GEN_242)
        RAT_memories_9_31 <= _GEN_220;
      if (wr_en_0 & _GEN_243)
        RAT_memories_10_0 <= wr_din_0;
      else if (_GEN_244)
        RAT_memories_10_0 <= _GEN_158;
      if (wr_en_1 & _GEN_243)
        RAT_memories_10_1 <= wr_din_1;
      else if (_GEN_244)
        RAT_memories_10_1 <= _GEN_160;
      if (wr_en_2 & _GEN_243)
        RAT_memories_10_2 <= wr_din_2;
      else if (_GEN_244)
        RAT_memories_10_2 <= _GEN_162;
      if (wr_en_3 & _GEN_243)
        RAT_memories_10_3 <= wr_din_3;
      else if (_GEN_244)
        RAT_memories_10_3 <= _GEN_164;
      if (wr_en_4 & _GEN_243)
        RAT_memories_10_4 <= wr_din_4;
      else if (_GEN_244)
        RAT_memories_10_4 <= _GEN_166;
      if (wr_en_5 & _GEN_243)
        RAT_memories_10_5 <= wr_din_5;
      else if (_GEN_244)
        RAT_memories_10_5 <= _GEN_168;
      if (wr_en_6 & _GEN_243)
        RAT_memories_10_6 <= wr_din_6;
      else if (_GEN_244)
        RAT_memories_10_6 <= _GEN_170;
      if (wr_en_7 & _GEN_243)
        RAT_memories_10_7 <= wr_din_7;
      else if (_GEN_244)
        RAT_memories_10_7 <= _GEN_172;
      if (wr_en_8 & _GEN_243)
        RAT_memories_10_8 <= wr_din_8;
      else if (_GEN_244)
        RAT_memories_10_8 <= _GEN_174;
      if (wr_en_9 & _GEN_243)
        RAT_memories_10_9 <= wr_din_9;
      else if (_GEN_244)
        RAT_memories_10_9 <= _GEN_176;
      if (wr_en_10 & _GEN_243)
        RAT_memories_10_10 <= wr_din_10;
      else if (_GEN_244)
        RAT_memories_10_10 <= _GEN_178;
      if (wr_en_11 & _GEN_243)
        RAT_memories_10_11 <= wr_din_11;
      else if (_GEN_244)
        RAT_memories_10_11 <= _GEN_180;
      if (wr_en_12 & _GEN_243)
        RAT_memories_10_12 <= wr_din_12;
      else if (_GEN_244)
        RAT_memories_10_12 <= _GEN_182;
      if (wr_en_13 & _GEN_243)
        RAT_memories_10_13 <= wr_din_13;
      else if (_GEN_244)
        RAT_memories_10_13 <= _GEN_184;
      if (wr_en_14 & _GEN_243)
        RAT_memories_10_14 <= wr_din_14;
      else if (_GEN_244)
        RAT_memories_10_14 <= _GEN_186;
      if (wr_en_15 & _GEN_243)
        RAT_memories_10_15 <= wr_din_15;
      else if (_GEN_244)
        RAT_memories_10_15 <= _GEN_188;
      if (wr_en_16 & _GEN_243)
        RAT_memories_10_16 <= wr_din_16;
      else if (_GEN_244)
        RAT_memories_10_16 <= _GEN_190;
      if (wr_en_17 & _GEN_243)
        RAT_memories_10_17 <= wr_din_17;
      else if (_GEN_244)
        RAT_memories_10_17 <= _GEN_192;
      if (wr_en_18 & _GEN_243)
        RAT_memories_10_18 <= wr_din_18;
      else if (_GEN_244)
        RAT_memories_10_18 <= _GEN_194;
      if (wr_en_19 & _GEN_243)
        RAT_memories_10_19 <= wr_din_19;
      else if (_GEN_244)
        RAT_memories_10_19 <= _GEN_196;
      if (wr_en_20 & _GEN_243)
        RAT_memories_10_20 <= wr_din_20;
      else if (_GEN_244)
        RAT_memories_10_20 <= _GEN_198;
      if (wr_en_21 & _GEN_243)
        RAT_memories_10_21 <= wr_din_21;
      else if (_GEN_244)
        RAT_memories_10_21 <= _GEN_200;
      if (wr_en_22 & _GEN_243)
        RAT_memories_10_22 <= wr_din_22;
      else if (_GEN_244)
        RAT_memories_10_22 <= _GEN_202;
      if (wr_en_23 & _GEN_243)
        RAT_memories_10_23 <= wr_din_23;
      else if (_GEN_244)
        RAT_memories_10_23 <= _GEN_204;
      if (wr_en_24 & _GEN_243)
        RAT_memories_10_24 <= wr_din_24;
      else if (_GEN_244)
        RAT_memories_10_24 <= _GEN_206;
      if (wr_en_25 & _GEN_243)
        RAT_memories_10_25 <= wr_din_25;
      else if (_GEN_244)
        RAT_memories_10_25 <= _GEN_208;
      if (wr_en_26 & _GEN_243)
        RAT_memories_10_26 <= wr_din_26;
      else if (_GEN_244)
        RAT_memories_10_26 <= _GEN_210;
      if (wr_en_27 & _GEN_243)
        RAT_memories_10_27 <= wr_din_27;
      else if (_GEN_244)
        RAT_memories_10_27 <= _GEN_212;
      if (wr_en_28 & _GEN_243)
        RAT_memories_10_28 <= wr_din_28;
      else if (_GEN_244)
        RAT_memories_10_28 <= _GEN_214;
      if (wr_en_29 & _GEN_243)
        RAT_memories_10_29 <= wr_din_29;
      else if (_GEN_244)
        RAT_memories_10_29 <= _GEN_216;
      if (wr_en_30 & _GEN_243)
        RAT_memories_10_30 <= wr_din_30;
      else if (_GEN_244)
        RAT_memories_10_30 <= _GEN_218;
      if (wr_en_31 & _GEN_243)
        RAT_memories_10_31 <= wr_din_31;
      else if (_GEN_244)
        RAT_memories_10_31 <= _GEN_220;
      if (wr_en_0 & _GEN_245)
        RAT_memories_11_0 <= wr_din_0;
      else if (_GEN_246)
        RAT_memories_11_0 <= _GEN_158;
      if (wr_en_1 & _GEN_245)
        RAT_memories_11_1 <= wr_din_1;
      else if (_GEN_246)
        RAT_memories_11_1 <= _GEN_160;
      if (wr_en_2 & _GEN_245)
        RAT_memories_11_2 <= wr_din_2;
      else if (_GEN_246)
        RAT_memories_11_2 <= _GEN_162;
      if (wr_en_3 & _GEN_245)
        RAT_memories_11_3 <= wr_din_3;
      else if (_GEN_246)
        RAT_memories_11_3 <= _GEN_164;
      if (wr_en_4 & _GEN_245)
        RAT_memories_11_4 <= wr_din_4;
      else if (_GEN_246)
        RAT_memories_11_4 <= _GEN_166;
      if (wr_en_5 & _GEN_245)
        RAT_memories_11_5 <= wr_din_5;
      else if (_GEN_246)
        RAT_memories_11_5 <= _GEN_168;
      if (wr_en_6 & _GEN_245)
        RAT_memories_11_6 <= wr_din_6;
      else if (_GEN_246)
        RAT_memories_11_6 <= _GEN_170;
      if (wr_en_7 & _GEN_245)
        RAT_memories_11_7 <= wr_din_7;
      else if (_GEN_246)
        RAT_memories_11_7 <= _GEN_172;
      if (wr_en_8 & _GEN_245)
        RAT_memories_11_8 <= wr_din_8;
      else if (_GEN_246)
        RAT_memories_11_8 <= _GEN_174;
      if (wr_en_9 & _GEN_245)
        RAT_memories_11_9 <= wr_din_9;
      else if (_GEN_246)
        RAT_memories_11_9 <= _GEN_176;
      if (wr_en_10 & _GEN_245)
        RAT_memories_11_10 <= wr_din_10;
      else if (_GEN_246)
        RAT_memories_11_10 <= _GEN_178;
      if (wr_en_11 & _GEN_245)
        RAT_memories_11_11 <= wr_din_11;
      else if (_GEN_246)
        RAT_memories_11_11 <= _GEN_180;
      if (wr_en_12 & _GEN_245)
        RAT_memories_11_12 <= wr_din_12;
      else if (_GEN_246)
        RAT_memories_11_12 <= _GEN_182;
      if (wr_en_13 & _GEN_245)
        RAT_memories_11_13 <= wr_din_13;
      else if (_GEN_246)
        RAT_memories_11_13 <= _GEN_184;
      if (wr_en_14 & _GEN_245)
        RAT_memories_11_14 <= wr_din_14;
      else if (_GEN_246)
        RAT_memories_11_14 <= _GEN_186;
      if (wr_en_15 & _GEN_245)
        RAT_memories_11_15 <= wr_din_15;
      else if (_GEN_246)
        RAT_memories_11_15 <= _GEN_188;
      if (wr_en_16 & _GEN_245)
        RAT_memories_11_16 <= wr_din_16;
      else if (_GEN_246)
        RAT_memories_11_16 <= _GEN_190;
      if (wr_en_17 & _GEN_245)
        RAT_memories_11_17 <= wr_din_17;
      else if (_GEN_246)
        RAT_memories_11_17 <= _GEN_192;
      if (wr_en_18 & _GEN_245)
        RAT_memories_11_18 <= wr_din_18;
      else if (_GEN_246)
        RAT_memories_11_18 <= _GEN_194;
      if (wr_en_19 & _GEN_245)
        RAT_memories_11_19 <= wr_din_19;
      else if (_GEN_246)
        RAT_memories_11_19 <= _GEN_196;
      if (wr_en_20 & _GEN_245)
        RAT_memories_11_20 <= wr_din_20;
      else if (_GEN_246)
        RAT_memories_11_20 <= _GEN_198;
      if (wr_en_21 & _GEN_245)
        RAT_memories_11_21 <= wr_din_21;
      else if (_GEN_246)
        RAT_memories_11_21 <= _GEN_200;
      if (wr_en_22 & _GEN_245)
        RAT_memories_11_22 <= wr_din_22;
      else if (_GEN_246)
        RAT_memories_11_22 <= _GEN_202;
      if (wr_en_23 & _GEN_245)
        RAT_memories_11_23 <= wr_din_23;
      else if (_GEN_246)
        RAT_memories_11_23 <= _GEN_204;
      if (wr_en_24 & _GEN_245)
        RAT_memories_11_24 <= wr_din_24;
      else if (_GEN_246)
        RAT_memories_11_24 <= _GEN_206;
      if (wr_en_25 & _GEN_245)
        RAT_memories_11_25 <= wr_din_25;
      else if (_GEN_246)
        RAT_memories_11_25 <= _GEN_208;
      if (wr_en_26 & _GEN_245)
        RAT_memories_11_26 <= wr_din_26;
      else if (_GEN_246)
        RAT_memories_11_26 <= _GEN_210;
      if (wr_en_27 & _GEN_245)
        RAT_memories_11_27 <= wr_din_27;
      else if (_GEN_246)
        RAT_memories_11_27 <= _GEN_212;
      if (wr_en_28 & _GEN_245)
        RAT_memories_11_28 <= wr_din_28;
      else if (_GEN_246)
        RAT_memories_11_28 <= _GEN_214;
      if (wr_en_29 & _GEN_245)
        RAT_memories_11_29 <= wr_din_29;
      else if (_GEN_246)
        RAT_memories_11_29 <= _GEN_216;
      if (wr_en_30 & _GEN_245)
        RAT_memories_11_30 <= wr_din_30;
      else if (_GEN_246)
        RAT_memories_11_30 <= _GEN_218;
      if (wr_en_31 & _GEN_245)
        RAT_memories_11_31 <= wr_din_31;
      else if (_GEN_246)
        RAT_memories_11_31 <= _GEN_220;
      if (wr_en_0 & _GEN_247)
        RAT_memories_12_0 <= wr_din_0;
      else if (_GEN_248)
        RAT_memories_12_0 <= _GEN_158;
      if (wr_en_1 & _GEN_247)
        RAT_memories_12_1 <= wr_din_1;
      else if (_GEN_248)
        RAT_memories_12_1 <= _GEN_160;
      if (wr_en_2 & _GEN_247)
        RAT_memories_12_2 <= wr_din_2;
      else if (_GEN_248)
        RAT_memories_12_2 <= _GEN_162;
      if (wr_en_3 & _GEN_247)
        RAT_memories_12_3 <= wr_din_3;
      else if (_GEN_248)
        RAT_memories_12_3 <= _GEN_164;
      if (wr_en_4 & _GEN_247)
        RAT_memories_12_4 <= wr_din_4;
      else if (_GEN_248)
        RAT_memories_12_4 <= _GEN_166;
      if (wr_en_5 & _GEN_247)
        RAT_memories_12_5 <= wr_din_5;
      else if (_GEN_248)
        RAT_memories_12_5 <= _GEN_168;
      if (wr_en_6 & _GEN_247)
        RAT_memories_12_6 <= wr_din_6;
      else if (_GEN_248)
        RAT_memories_12_6 <= _GEN_170;
      if (wr_en_7 & _GEN_247)
        RAT_memories_12_7 <= wr_din_7;
      else if (_GEN_248)
        RAT_memories_12_7 <= _GEN_172;
      if (wr_en_8 & _GEN_247)
        RAT_memories_12_8 <= wr_din_8;
      else if (_GEN_248)
        RAT_memories_12_8 <= _GEN_174;
      if (wr_en_9 & _GEN_247)
        RAT_memories_12_9 <= wr_din_9;
      else if (_GEN_248)
        RAT_memories_12_9 <= _GEN_176;
      if (wr_en_10 & _GEN_247)
        RAT_memories_12_10 <= wr_din_10;
      else if (_GEN_248)
        RAT_memories_12_10 <= _GEN_178;
      if (wr_en_11 & _GEN_247)
        RAT_memories_12_11 <= wr_din_11;
      else if (_GEN_248)
        RAT_memories_12_11 <= _GEN_180;
      if (wr_en_12 & _GEN_247)
        RAT_memories_12_12 <= wr_din_12;
      else if (_GEN_248)
        RAT_memories_12_12 <= _GEN_182;
      if (wr_en_13 & _GEN_247)
        RAT_memories_12_13 <= wr_din_13;
      else if (_GEN_248)
        RAT_memories_12_13 <= _GEN_184;
      if (wr_en_14 & _GEN_247)
        RAT_memories_12_14 <= wr_din_14;
      else if (_GEN_248)
        RAT_memories_12_14 <= _GEN_186;
      if (wr_en_15 & _GEN_247)
        RAT_memories_12_15 <= wr_din_15;
      else if (_GEN_248)
        RAT_memories_12_15 <= _GEN_188;
      if (wr_en_16 & _GEN_247)
        RAT_memories_12_16 <= wr_din_16;
      else if (_GEN_248)
        RAT_memories_12_16 <= _GEN_190;
      if (wr_en_17 & _GEN_247)
        RAT_memories_12_17 <= wr_din_17;
      else if (_GEN_248)
        RAT_memories_12_17 <= _GEN_192;
      if (wr_en_18 & _GEN_247)
        RAT_memories_12_18 <= wr_din_18;
      else if (_GEN_248)
        RAT_memories_12_18 <= _GEN_194;
      if (wr_en_19 & _GEN_247)
        RAT_memories_12_19 <= wr_din_19;
      else if (_GEN_248)
        RAT_memories_12_19 <= _GEN_196;
      if (wr_en_20 & _GEN_247)
        RAT_memories_12_20 <= wr_din_20;
      else if (_GEN_248)
        RAT_memories_12_20 <= _GEN_198;
      if (wr_en_21 & _GEN_247)
        RAT_memories_12_21 <= wr_din_21;
      else if (_GEN_248)
        RAT_memories_12_21 <= _GEN_200;
      if (wr_en_22 & _GEN_247)
        RAT_memories_12_22 <= wr_din_22;
      else if (_GEN_248)
        RAT_memories_12_22 <= _GEN_202;
      if (wr_en_23 & _GEN_247)
        RAT_memories_12_23 <= wr_din_23;
      else if (_GEN_248)
        RAT_memories_12_23 <= _GEN_204;
      if (wr_en_24 & _GEN_247)
        RAT_memories_12_24 <= wr_din_24;
      else if (_GEN_248)
        RAT_memories_12_24 <= _GEN_206;
      if (wr_en_25 & _GEN_247)
        RAT_memories_12_25 <= wr_din_25;
      else if (_GEN_248)
        RAT_memories_12_25 <= _GEN_208;
      if (wr_en_26 & _GEN_247)
        RAT_memories_12_26 <= wr_din_26;
      else if (_GEN_248)
        RAT_memories_12_26 <= _GEN_210;
      if (wr_en_27 & _GEN_247)
        RAT_memories_12_27 <= wr_din_27;
      else if (_GEN_248)
        RAT_memories_12_27 <= _GEN_212;
      if (wr_en_28 & _GEN_247)
        RAT_memories_12_28 <= wr_din_28;
      else if (_GEN_248)
        RAT_memories_12_28 <= _GEN_214;
      if (wr_en_29 & _GEN_247)
        RAT_memories_12_29 <= wr_din_29;
      else if (_GEN_248)
        RAT_memories_12_29 <= _GEN_216;
      if (wr_en_30 & _GEN_247)
        RAT_memories_12_30 <= wr_din_30;
      else if (_GEN_248)
        RAT_memories_12_30 <= _GEN_218;
      if (wr_en_31 & _GEN_247)
        RAT_memories_12_31 <= wr_din_31;
      else if (_GEN_248)
        RAT_memories_12_31 <= _GEN_220;
      if (wr_en_0 & _GEN_249)
        RAT_memories_13_0 <= wr_din_0;
      else if (_GEN_250)
        RAT_memories_13_0 <= _GEN_158;
      if (wr_en_1 & _GEN_249)
        RAT_memories_13_1 <= wr_din_1;
      else if (_GEN_250)
        RAT_memories_13_1 <= _GEN_160;
      if (wr_en_2 & _GEN_249)
        RAT_memories_13_2 <= wr_din_2;
      else if (_GEN_250)
        RAT_memories_13_2 <= _GEN_162;
      if (wr_en_3 & _GEN_249)
        RAT_memories_13_3 <= wr_din_3;
      else if (_GEN_250)
        RAT_memories_13_3 <= _GEN_164;
      if (wr_en_4 & _GEN_249)
        RAT_memories_13_4 <= wr_din_4;
      else if (_GEN_250)
        RAT_memories_13_4 <= _GEN_166;
      if (wr_en_5 & _GEN_249)
        RAT_memories_13_5 <= wr_din_5;
      else if (_GEN_250)
        RAT_memories_13_5 <= _GEN_168;
      if (wr_en_6 & _GEN_249)
        RAT_memories_13_6 <= wr_din_6;
      else if (_GEN_250)
        RAT_memories_13_6 <= _GEN_170;
      if (wr_en_7 & _GEN_249)
        RAT_memories_13_7 <= wr_din_7;
      else if (_GEN_250)
        RAT_memories_13_7 <= _GEN_172;
      if (wr_en_8 & _GEN_249)
        RAT_memories_13_8 <= wr_din_8;
      else if (_GEN_250)
        RAT_memories_13_8 <= _GEN_174;
      if (wr_en_9 & _GEN_249)
        RAT_memories_13_9 <= wr_din_9;
      else if (_GEN_250)
        RAT_memories_13_9 <= _GEN_176;
      if (wr_en_10 & _GEN_249)
        RAT_memories_13_10 <= wr_din_10;
      else if (_GEN_250)
        RAT_memories_13_10 <= _GEN_178;
      if (wr_en_11 & _GEN_249)
        RAT_memories_13_11 <= wr_din_11;
      else if (_GEN_250)
        RAT_memories_13_11 <= _GEN_180;
      if (wr_en_12 & _GEN_249)
        RAT_memories_13_12 <= wr_din_12;
      else if (_GEN_250)
        RAT_memories_13_12 <= _GEN_182;
      if (wr_en_13 & _GEN_249)
        RAT_memories_13_13 <= wr_din_13;
      else if (_GEN_250)
        RAT_memories_13_13 <= _GEN_184;
      if (wr_en_14 & _GEN_249)
        RAT_memories_13_14 <= wr_din_14;
      else if (_GEN_250)
        RAT_memories_13_14 <= _GEN_186;
      if (wr_en_15 & _GEN_249)
        RAT_memories_13_15 <= wr_din_15;
      else if (_GEN_250)
        RAT_memories_13_15 <= _GEN_188;
      if (wr_en_16 & _GEN_249)
        RAT_memories_13_16 <= wr_din_16;
      else if (_GEN_250)
        RAT_memories_13_16 <= _GEN_190;
      if (wr_en_17 & _GEN_249)
        RAT_memories_13_17 <= wr_din_17;
      else if (_GEN_250)
        RAT_memories_13_17 <= _GEN_192;
      if (wr_en_18 & _GEN_249)
        RAT_memories_13_18 <= wr_din_18;
      else if (_GEN_250)
        RAT_memories_13_18 <= _GEN_194;
      if (wr_en_19 & _GEN_249)
        RAT_memories_13_19 <= wr_din_19;
      else if (_GEN_250)
        RAT_memories_13_19 <= _GEN_196;
      if (wr_en_20 & _GEN_249)
        RAT_memories_13_20 <= wr_din_20;
      else if (_GEN_250)
        RAT_memories_13_20 <= _GEN_198;
      if (wr_en_21 & _GEN_249)
        RAT_memories_13_21 <= wr_din_21;
      else if (_GEN_250)
        RAT_memories_13_21 <= _GEN_200;
      if (wr_en_22 & _GEN_249)
        RAT_memories_13_22 <= wr_din_22;
      else if (_GEN_250)
        RAT_memories_13_22 <= _GEN_202;
      if (wr_en_23 & _GEN_249)
        RAT_memories_13_23 <= wr_din_23;
      else if (_GEN_250)
        RAT_memories_13_23 <= _GEN_204;
      if (wr_en_24 & _GEN_249)
        RAT_memories_13_24 <= wr_din_24;
      else if (_GEN_250)
        RAT_memories_13_24 <= _GEN_206;
      if (wr_en_25 & _GEN_249)
        RAT_memories_13_25 <= wr_din_25;
      else if (_GEN_250)
        RAT_memories_13_25 <= _GEN_208;
      if (wr_en_26 & _GEN_249)
        RAT_memories_13_26 <= wr_din_26;
      else if (_GEN_250)
        RAT_memories_13_26 <= _GEN_210;
      if (wr_en_27 & _GEN_249)
        RAT_memories_13_27 <= wr_din_27;
      else if (_GEN_250)
        RAT_memories_13_27 <= _GEN_212;
      if (wr_en_28 & _GEN_249)
        RAT_memories_13_28 <= wr_din_28;
      else if (_GEN_250)
        RAT_memories_13_28 <= _GEN_214;
      if (wr_en_29 & _GEN_249)
        RAT_memories_13_29 <= wr_din_29;
      else if (_GEN_250)
        RAT_memories_13_29 <= _GEN_216;
      if (wr_en_30 & _GEN_249)
        RAT_memories_13_30 <= wr_din_30;
      else if (_GEN_250)
        RAT_memories_13_30 <= _GEN_218;
      if (wr_en_31 & _GEN_249)
        RAT_memories_13_31 <= wr_din_31;
      else if (_GEN_250)
        RAT_memories_13_31 <= _GEN_220;
      if (wr_en_0 & _GEN_251)
        RAT_memories_14_0 <= wr_din_0;
      else if (_GEN_252)
        RAT_memories_14_0 <= _GEN_158;
      if (wr_en_1 & _GEN_251)
        RAT_memories_14_1 <= wr_din_1;
      else if (_GEN_252)
        RAT_memories_14_1 <= _GEN_160;
      if (wr_en_2 & _GEN_251)
        RAT_memories_14_2 <= wr_din_2;
      else if (_GEN_252)
        RAT_memories_14_2 <= _GEN_162;
      if (wr_en_3 & _GEN_251)
        RAT_memories_14_3 <= wr_din_3;
      else if (_GEN_252)
        RAT_memories_14_3 <= _GEN_164;
      if (wr_en_4 & _GEN_251)
        RAT_memories_14_4 <= wr_din_4;
      else if (_GEN_252)
        RAT_memories_14_4 <= _GEN_166;
      if (wr_en_5 & _GEN_251)
        RAT_memories_14_5 <= wr_din_5;
      else if (_GEN_252)
        RAT_memories_14_5 <= _GEN_168;
      if (wr_en_6 & _GEN_251)
        RAT_memories_14_6 <= wr_din_6;
      else if (_GEN_252)
        RAT_memories_14_6 <= _GEN_170;
      if (wr_en_7 & _GEN_251)
        RAT_memories_14_7 <= wr_din_7;
      else if (_GEN_252)
        RAT_memories_14_7 <= _GEN_172;
      if (wr_en_8 & _GEN_251)
        RAT_memories_14_8 <= wr_din_8;
      else if (_GEN_252)
        RAT_memories_14_8 <= _GEN_174;
      if (wr_en_9 & _GEN_251)
        RAT_memories_14_9 <= wr_din_9;
      else if (_GEN_252)
        RAT_memories_14_9 <= _GEN_176;
      if (wr_en_10 & _GEN_251)
        RAT_memories_14_10 <= wr_din_10;
      else if (_GEN_252)
        RAT_memories_14_10 <= _GEN_178;
      if (wr_en_11 & _GEN_251)
        RAT_memories_14_11 <= wr_din_11;
      else if (_GEN_252)
        RAT_memories_14_11 <= _GEN_180;
      if (wr_en_12 & _GEN_251)
        RAT_memories_14_12 <= wr_din_12;
      else if (_GEN_252)
        RAT_memories_14_12 <= _GEN_182;
      if (wr_en_13 & _GEN_251)
        RAT_memories_14_13 <= wr_din_13;
      else if (_GEN_252)
        RAT_memories_14_13 <= _GEN_184;
      if (wr_en_14 & _GEN_251)
        RAT_memories_14_14 <= wr_din_14;
      else if (_GEN_252)
        RAT_memories_14_14 <= _GEN_186;
      if (wr_en_15 & _GEN_251)
        RAT_memories_14_15 <= wr_din_15;
      else if (_GEN_252)
        RAT_memories_14_15 <= _GEN_188;
      if (wr_en_16 & _GEN_251)
        RAT_memories_14_16 <= wr_din_16;
      else if (_GEN_252)
        RAT_memories_14_16 <= _GEN_190;
      if (wr_en_17 & _GEN_251)
        RAT_memories_14_17 <= wr_din_17;
      else if (_GEN_252)
        RAT_memories_14_17 <= _GEN_192;
      if (wr_en_18 & _GEN_251)
        RAT_memories_14_18 <= wr_din_18;
      else if (_GEN_252)
        RAT_memories_14_18 <= _GEN_194;
      if (wr_en_19 & _GEN_251)
        RAT_memories_14_19 <= wr_din_19;
      else if (_GEN_252)
        RAT_memories_14_19 <= _GEN_196;
      if (wr_en_20 & _GEN_251)
        RAT_memories_14_20 <= wr_din_20;
      else if (_GEN_252)
        RAT_memories_14_20 <= _GEN_198;
      if (wr_en_21 & _GEN_251)
        RAT_memories_14_21 <= wr_din_21;
      else if (_GEN_252)
        RAT_memories_14_21 <= _GEN_200;
      if (wr_en_22 & _GEN_251)
        RAT_memories_14_22 <= wr_din_22;
      else if (_GEN_252)
        RAT_memories_14_22 <= _GEN_202;
      if (wr_en_23 & _GEN_251)
        RAT_memories_14_23 <= wr_din_23;
      else if (_GEN_252)
        RAT_memories_14_23 <= _GEN_204;
      if (wr_en_24 & _GEN_251)
        RAT_memories_14_24 <= wr_din_24;
      else if (_GEN_252)
        RAT_memories_14_24 <= _GEN_206;
      if (wr_en_25 & _GEN_251)
        RAT_memories_14_25 <= wr_din_25;
      else if (_GEN_252)
        RAT_memories_14_25 <= _GEN_208;
      if (wr_en_26 & _GEN_251)
        RAT_memories_14_26 <= wr_din_26;
      else if (_GEN_252)
        RAT_memories_14_26 <= _GEN_210;
      if (wr_en_27 & _GEN_251)
        RAT_memories_14_27 <= wr_din_27;
      else if (_GEN_252)
        RAT_memories_14_27 <= _GEN_212;
      if (wr_en_28 & _GEN_251)
        RAT_memories_14_28 <= wr_din_28;
      else if (_GEN_252)
        RAT_memories_14_28 <= _GEN_214;
      if (wr_en_29 & _GEN_251)
        RAT_memories_14_29 <= wr_din_29;
      else if (_GEN_252)
        RAT_memories_14_29 <= _GEN_216;
      if (wr_en_30 & _GEN_251)
        RAT_memories_14_30 <= wr_din_30;
      else if (_GEN_252)
        RAT_memories_14_30 <= _GEN_218;
      if (wr_en_31 & _GEN_251)
        RAT_memories_14_31 <= wr_din_31;
      else if (_GEN_252)
        RAT_memories_14_31 <= _GEN_220;
      if (wr_en_0 & (&active_RAT_front_index))
        RAT_memories_15_0 <= wr_din_0;
      else if (_GEN_253)
        RAT_memories_15_0 <= _GEN_158;
      if (wr_en_1 & (&active_RAT_front_index))
        RAT_memories_15_1 <= wr_din_1;
      else if (_GEN_253)
        RAT_memories_15_1 <= _GEN_160;
      if (wr_en_2 & (&active_RAT_front_index))
        RAT_memories_15_2 <= wr_din_2;
      else if (_GEN_253)
        RAT_memories_15_2 <= _GEN_162;
      if (wr_en_3 & (&active_RAT_front_index))
        RAT_memories_15_3 <= wr_din_3;
      else if (_GEN_253)
        RAT_memories_15_3 <= _GEN_164;
      if (wr_en_4 & (&active_RAT_front_index))
        RAT_memories_15_4 <= wr_din_4;
      else if (_GEN_253)
        RAT_memories_15_4 <= _GEN_166;
      if (wr_en_5 & (&active_RAT_front_index))
        RAT_memories_15_5 <= wr_din_5;
      else if (_GEN_253)
        RAT_memories_15_5 <= _GEN_168;
      if (wr_en_6 & (&active_RAT_front_index))
        RAT_memories_15_6 <= wr_din_6;
      else if (_GEN_253)
        RAT_memories_15_6 <= _GEN_170;
      if (wr_en_7 & (&active_RAT_front_index))
        RAT_memories_15_7 <= wr_din_7;
      else if (_GEN_253)
        RAT_memories_15_7 <= _GEN_172;
      if (wr_en_8 & (&active_RAT_front_index))
        RAT_memories_15_8 <= wr_din_8;
      else if (_GEN_253)
        RAT_memories_15_8 <= _GEN_174;
      if (wr_en_9 & (&active_RAT_front_index))
        RAT_memories_15_9 <= wr_din_9;
      else if (_GEN_253)
        RAT_memories_15_9 <= _GEN_176;
      if (wr_en_10 & (&active_RAT_front_index))
        RAT_memories_15_10 <= wr_din_10;
      else if (_GEN_253)
        RAT_memories_15_10 <= _GEN_178;
      if (wr_en_11 & (&active_RAT_front_index))
        RAT_memories_15_11 <= wr_din_11;
      else if (_GEN_253)
        RAT_memories_15_11 <= _GEN_180;
      if (wr_en_12 & (&active_RAT_front_index))
        RAT_memories_15_12 <= wr_din_12;
      else if (_GEN_253)
        RAT_memories_15_12 <= _GEN_182;
      if (wr_en_13 & (&active_RAT_front_index))
        RAT_memories_15_13 <= wr_din_13;
      else if (_GEN_253)
        RAT_memories_15_13 <= _GEN_184;
      if (wr_en_14 & (&active_RAT_front_index))
        RAT_memories_15_14 <= wr_din_14;
      else if (_GEN_253)
        RAT_memories_15_14 <= _GEN_186;
      if (wr_en_15 & (&active_RAT_front_index))
        RAT_memories_15_15 <= wr_din_15;
      else if (_GEN_253)
        RAT_memories_15_15 <= _GEN_188;
      if (wr_en_16 & (&active_RAT_front_index))
        RAT_memories_15_16 <= wr_din_16;
      else if (_GEN_253)
        RAT_memories_15_16 <= _GEN_190;
      if (wr_en_17 & (&active_RAT_front_index))
        RAT_memories_15_17 <= wr_din_17;
      else if (_GEN_253)
        RAT_memories_15_17 <= _GEN_192;
      if (wr_en_18 & (&active_RAT_front_index))
        RAT_memories_15_18 <= wr_din_18;
      else if (_GEN_253)
        RAT_memories_15_18 <= _GEN_194;
      if (wr_en_19 & (&active_RAT_front_index))
        RAT_memories_15_19 <= wr_din_19;
      else if (_GEN_253)
        RAT_memories_15_19 <= _GEN_196;
      if (wr_en_20 & (&active_RAT_front_index))
        RAT_memories_15_20 <= wr_din_20;
      else if (_GEN_253)
        RAT_memories_15_20 <= _GEN_198;
      if (wr_en_21 & (&active_RAT_front_index))
        RAT_memories_15_21 <= wr_din_21;
      else if (_GEN_253)
        RAT_memories_15_21 <= _GEN_200;
      if (wr_en_22 & (&active_RAT_front_index))
        RAT_memories_15_22 <= wr_din_22;
      else if (_GEN_253)
        RAT_memories_15_22 <= _GEN_202;
      if (wr_en_23 & (&active_RAT_front_index))
        RAT_memories_15_23 <= wr_din_23;
      else if (_GEN_253)
        RAT_memories_15_23 <= _GEN_204;
      if (wr_en_24 & (&active_RAT_front_index))
        RAT_memories_15_24 <= wr_din_24;
      else if (_GEN_253)
        RAT_memories_15_24 <= _GEN_206;
      if (wr_en_25 & (&active_RAT_front_index))
        RAT_memories_15_25 <= wr_din_25;
      else if (_GEN_253)
        RAT_memories_15_25 <= _GEN_208;
      if (wr_en_26 & (&active_RAT_front_index))
        RAT_memories_15_26 <= wr_din_26;
      else if (_GEN_253)
        RAT_memories_15_26 <= _GEN_210;
      if (wr_en_27 & (&active_RAT_front_index))
        RAT_memories_15_27 <= wr_din_27;
      else if (_GEN_253)
        RAT_memories_15_27 <= _GEN_212;
      if (wr_en_28 & (&active_RAT_front_index))
        RAT_memories_15_28 <= wr_din_28;
      else if (_GEN_253)
        RAT_memories_15_28 <= _GEN_214;
      if (wr_en_29 & (&active_RAT_front_index))
        RAT_memories_15_29 <= wr_din_29;
      else if (_GEN_253)
        RAT_memories_15_29 <= _GEN_216;
      if (wr_en_30 & (&active_RAT_front_index))
        RAT_memories_15_30 <= wr_din_30;
      else if (_GEN_253)
        RAT_memories_15_30 <= _GEN_218;
      if (wr_en_31 & (&active_RAT_front_index))
        RAT_memories_15_31 <= wr_din_31;
      else if (_GEN_253)
        RAT_memories_15_31 <= _GEN_220;
      if (io_restore_checkpoint)
        RAT_front_pointer <= {1'h0, io_restore_checkpoint_value};
      else if (io_create_checkpoint & ~io_checkpoints_full_0)
        RAT_front_pointer <= RAT_front_pointer + 5'h1;
      if (io_free_checkpoint
          & ~(RAT_front_pointer == RAT_back_pointer & ~io_checkpoints_full_0))
        RAT_back_pointer <= RAT_back_pointer + 5'h1;
    end
    io_RAT_RS1_0_REG <= _GEN_221[io_instruction_RS1_0];
    io_RAT_RS2_0_REG <= _GEN_221[io_instruction_RS2_0];
    io_RAT_RS1_1_REG <= _GEN_221[io_instruction_RS1_1];
    io_RAT_RS2_1_REG <= _GEN_221[io_instruction_RS2_1];
    io_RAT_RS1_2_REG <= _GEN_221[io_instruction_RS1_2];
    io_RAT_RS2_2_REG <= _GEN_221[io_instruction_RS2_2];
    io_RAT_RS1_3_REG <= _GEN_221[io_instruction_RS1_3];
    io_RAT_RS2_3_REG <= _GEN_221[io_instruction_RS2_3];
  end // always @(posedge)
  assign io_active_checkpoint_value = RAT_front_index;
  assign io_checkpoints_full = io_checkpoints_full_0;
  assign io_RAT_RS1_0 = io_RAT_RS1_0_REG;
  assign io_RAT_RS1_1 = io_RAT_RS1_1_REG;
  assign io_RAT_RS1_2 = io_RAT_RS1_2_REG;
  assign io_RAT_RS1_3 = io_RAT_RS1_3_REG;
  assign io_RAT_RS2_0 = io_RAT_RS2_0_REG;
  assign io_RAT_RS2_1 = io_RAT_RS2_1_REG;
  assign io_RAT_RS2_2 = io_RAT_RS2_2_REG;
  assign io_RAT_RS2_3 = io_RAT_RS2_3_REG;
endmodule

module rename(
  input         clock,
                reset,
                io_flush,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [3:0]  io_commit_bits_RAT_index,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output        io_decoded_fetch_packet_ready,
  input         io_decoded_fetch_packet_valid,
  input  [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_0_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_0_is_store,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_1_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_1_is_store,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_2_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_2_is_store,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
                io_decoded_fetch_packet_bits_decoded_instruction_3_is_load,
                io_decoded_fetch_packet_bits_decoded_instruction_3_is_store,
                io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3,
  input  [3:0]  io_decoded_fetch_packet_bits_RAT_index,
  input  [7:0]  io_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_renamed_decoded_fetch_packet_ready,
  output        io_renamed_decoded_fetch_packet_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store,
                io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_RAT_index,
  output [7:0]  io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
);

  wire         renamed_decoded_fetch_packet_ready;
  wire         io_decoded_fetch_packet_ready_0;
  wire         _renamed_decoded_fetch_packet_skid_buffer_io_deq_valid;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD;
  wire
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD_valid;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS1;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS2;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD;
  wire
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD_valid;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS1;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS2;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD;
  wire
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD_valid;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS1;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS2;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD;
  wire
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD_valid;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS1;
  wire [6:0]
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS2;
  wire [3:0]   _RAT_io_active_checkpoint_value;
  wire         _RAT_io_checkpoints_full;
  wire [6:0]   _RAT_io_RAT_RS1_1;
  wire [6:0]   _RAT_io_RAT_RS1_2;
  wire [6:0]   _RAT_io_RAT_RS1_3;
  wire [6:0]   _RAT_io_RAT_RS2_1;
  wire [6:0]   _RAT_io_RAT_RS2_2;
  wire [6:0]   _RAT_io_RAT_RS2_3;
  wire         _WAW_handler_io_RAT_wr_en_0;
  wire         _WAW_handler_io_RAT_wr_en_1;
  wire         _WAW_handler_io_RAT_wr_en_2;
  wire         _WAW_handler_io_RAT_wr_en_3;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_0;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_1;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_2;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_3;
  wire [6:0]   _WAW_handler_io_FL_RD_values_0;
  wire [6:0]   _WAW_handler_io_FL_RD_values_1;
  wire [6:0]   _WAW_handler_io_FL_RD_values_2;
  wire [6:0]   _WAW_handler_io_FL_RD_values_3;
  wire [6:0]   _free_list_io_renamed_values_0;
  wire [6:0]   _free_list_io_renamed_values_1;
  wire [6:0]   _free_list_io_renamed_values_2;
  wire [6:0]   _free_list_io_renamed_values_3;
  wire [6:0]   _free_list_io_free_list_front_pointer;
  wire         _free_list_io_can_allocate;
  wire         comb_ready_bits_0 = 1'h1;
  wire         fire =
    io_decoded_fetch_packet_ready_0 & io_decoded_fetch_packet_valid & ~io_flush;
  wire [6:0]   renamed_RS1_0;
  wire [6:0]   renamed_RS2_0;
  wire [6:0]   renamed_RS1_1;
  wire [6:0]   renamed_RS2_1;
  wire [6:0]   renamed_RS1_2;
  wire [6:0]   renamed_RS2_2;
  wire [6:0]   renamed_RS1_3;
  wire [6:0]   renamed_RS2_3;
  reg  [31:0]  renamed_decoded_fetch_packet_bits_REG_fetch_PC;
  wire [31:0]  renamed_decoded_fetch_packet_bits_fetch_PC =
    renamed_decoded_fetch_packet_bits_REG_fetch_PC;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ready_bits_RS1_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ready_bits_RS1_ready;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ready_bits_RS2_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ready_bits_RS2_ready;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RD_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RD_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS1_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS1_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS2_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS2_valid;
  reg  [20:0]  renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMM;
  wire [20:0]  renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMM;
  reg  [2:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_FUNCT3;
  wire [2:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3 =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_FUNCT3;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_packet_index;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_packet_index;
  reg  [5:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ROB_index;
  wire [5:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ROB_index;
  reg  [4:0]
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_instructionType;
  wire [4:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_instructionType;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_portID;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_portID;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS_type;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS_type;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_ALU;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_ALU;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_branch_unit;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_branch_unit;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_CSRs;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_CSRs;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_SUBTRACT;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_SUBTRACT;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_MULTIPLY;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_MULTIPLY;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_IMM;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_IMM;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_is_load;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_is_load;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_is_store;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_is_store;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ready_bits_RS1_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ready_bits_RS1_ready;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ready_bits_RS2_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ready_bits_RS2_ready;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RD_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RD_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS1_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS1_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS2_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS2_valid;
  reg  [20:0]  renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMM;
  wire [20:0]  renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMM;
  reg  [2:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_FUNCT3;
  wire [2:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3 =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_FUNCT3;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_packet_index;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_packet_index;
  reg  [5:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ROB_index;
  wire [5:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ROB_index;
  reg  [4:0]
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_instructionType;
  wire [4:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_instructionType;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_portID;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_portID;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS_type;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS_type;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_ALU;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_ALU;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_branch_unit;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_branch_unit;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_CSRs;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_CSRs;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_SUBTRACT;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_SUBTRACT;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_MULTIPLY;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_MULTIPLY;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_IMM;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_IMM;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_is_load;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_is_load;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_is_store;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_is_store;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ready_bits_RS1_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ready_bits_RS1_ready;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ready_bits_RS2_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ready_bits_RS2_ready;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RD_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RD_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS1_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS1_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS2_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS2_valid;
  reg  [20:0]  renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMM;
  wire [20:0]  renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMM;
  reg  [2:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_FUNCT3;
  wire [2:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3 =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_FUNCT3;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_packet_index;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_packet_index;
  reg  [5:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ROB_index;
  wire [5:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ROB_index;
  reg  [4:0]
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_instructionType;
  wire [4:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_instructionType;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_portID;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_portID;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS_type;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS_type;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_ALU;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_ALU;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_branch_unit;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_branch_unit;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_CSRs;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_CSRs;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_SUBTRACT;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_SUBTRACT;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_MULTIPLY;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_MULTIPLY;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_IMM;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_IMM;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_is_load;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_is_load;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_is_store;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_is_store;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ready_bits_RS1_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ready_bits_RS1_ready;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ready_bits_RS2_ready;
  wire
    renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ready_bits_RS2_ready;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RD_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RD_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS1_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS1_valid;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS2_valid;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS2_valid;
  reg  [20:0]  renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMM;
  wire [20:0]  renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMM;
  reg  [2:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_FUNCT3;
  wire [2:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3 =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_FUNCT3;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_packet_index;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_packet_index;
  reg  [5:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ROB_index;
  wire [5:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ROB_index;
  reg  [4:0]
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_instructionType;
  wire [4:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_instructionType;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_portID;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_portID;
  reg  [1:0]   renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS_type;
  wire [1:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS_type;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_ALU;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_ALU;
  reg
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_branch_unit;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_branch_unit;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_CSRs;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_CSRs;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_SUBTRACT;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_SUBTRACT;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_MULTIPLY;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_MULTIPLY;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_IMM;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_IMM;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_is_load;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_is_load;
  reg          renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_is_store;
  wire         renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store =
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_is_store;
  reg          renamed_decoded_fetch_packet_bits_REG_valid_bits_0;
  wire         renamed_decoded_fetch_packet_bits_valid_bits_0 =
    renamed_decoded_fetch_packet_bits_REG_valid_bits_0;
  reg          renamed_decoded_fetch_packet_bits_REG_valid_bits_1;
  wire         renamed_decoded_fetch_packet_bits_valid_bits_1 =
    renamed_decoded_fetch_packet_bits_REG_valid_bits_1;
  reg          renamed_decoded_fetch_packet_bits_REG_valid_bits_2;
  wire         renamed_decoded_fetch_packet_bits_valid_bits_2 =
    renamed_decoded_fetch_packet_bits_REG_valid_bits_2;
  reg          renamed_decoded_fetch_packet_bits_REG_valid_bits_3;
  wire         renamed_decoded_fetch_packet_bits_valid_bits_3 =
    renamed_decoded_fetch_packet_bits_REG_valid_bits_3;
  reg          renamed_decoded_fetch_packet_valid_REG;
  wire         renamed_decoded_fetch_packet_valid =
    renamed_decoded_fetch_packet_valid_REG;
  reg  [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD =
    renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG;
  reg  [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD =
    renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG;
  reg  [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD =
    renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG;
  reg  [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD =
    renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG;
  reg  [6:0]   renamed_decoded_fetch_packet_bits_free_list_front_pointer_REG;
  wire [7:0]   renamed_decoded_fetch_packet_bits_free_list_front_pointer =
    {1'h0, renamed_decoded_fetch_packet_bits_free_list_front_pointer_REG};
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1 =
    renamed_RS1_0;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1 =
    renamed_RS1_1;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1 =
    renamed_RS1_2;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1 =
    renamed_RS1_3;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2 =
    renamed_RS2_0;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2 =
    renamed_RS2_1;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2 =
    renamed_RS2_2;
  wire [6:0]   renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2 =
    renamed_RS2_3;
  reg  [6:0]   REG;
  reg  [6:0]   REG_1;
  reg          REG_2;
  reg          REG_3;
  reg  [6:0]   renamed_RS1_1_REG;
  assign renamed_RS1_1 =
    REG == REG_1 & REG_2 & REG_3 ? renamed_RS1_1_REG : _RAT_io_RAT_RS1_1;
  reg  [6:0]   REG_4;
  reg  [6:0]   REG_5;
  reg          REG_6;
  reg          REG_7;
  reg  [6:0]   renamed_RS2_1_REG;
  assign renamed_RS2_1 =
    REG_4 == REG_5 & REG_6 & REG_7 ? renamed_RS2_1_REG : _RAT_io_RAT_RS2_1;
  reg  [6:0]   REG_8;
  reg  [6:0]   REG_9;
  reg          REG_10;
  reg          REG_11;
  reg  [6:0]   renamed_RS1_2_REG;
  reg  [6:0]   REG_12;
  reg  [6:0]   REG_13;
  reg          REG_14;
  reg          REG_15;
  reg  [6:0]   renamed_RS2_2_REG;
  reg  [6:0]   REG_16;
  reg  [6:0]   REG_17;
  reg          REG_18;
  reg          REG_19;
  reg  [6:0]   renamed_RS1_2_REG_1;
  assign renamed_RS1_2 =
    REG_16 == REG_17 & REG_18 & REG_19
      ? renamed_RS1_2_REG_1
      : REG_8 == REG_9 & REG_10 & REG_11 ? renamed_RS1_2_REG : _RAT_io_RAT_RS1_2;
  reg  [6:0]   REG_20;
  reg  [6:0]   REG_21;
  reg          REG_22;
  reg          REG_23;
  reg  [6:0]   renamed_RS2_2_REG_1;
  assign renamed_RS2_2 =
    REG_20 == REG_21 & REG_22 & REG_23
      ? renamed_RS2_2_REG_1
      : REG_12 == REG_13 & REG_14 & REG_15 ? renamed_RS2_2_REG : _RAT_io_RAT_RS2_2;
  reg  [6:0]   REG_24;
  reg  [6:0]   REG_25;
  reg          REG_26;
  reg          REG_27;
  reg  [6:0]   renamed_RS1_3_REG;
  reg  [6:0]   REG_28;
  reg  [6:0]   REG_29;
  reg          REG_30;
  reg          REG_31;
  reg  [6:0]   renamed_RS2_3_REG;
  reg  [6:0]   REG_32;
  reg  [6:0]   REG_33;
  reg          REG_34;
  reg          REG_35;
  reg  [6:0]   renamed_RS1_3_REG_1;
  reg  [6:0]   REG_36;
  reg  [6:0]   REG_37;
  reg          REG_38;
  reg          REG_39;
  reg  [6:0]   renamed_RS2_3_REG_1;
  reg  [6:0]   REG_40;
  reg  [6:0]   REG_41;
  reg          REG_42;
  reg          REG_43;
  reg  [6:0]   renamed_RS1_3_REG_2;
  assign renamed_RS1_3 =
    REG_40 == REG_41 & REG_42 & REG_43
      ? renamed_RS1_3_REG_2
      : REG_32 == REG_33 & REG_34 & REG_35
          ? renamed_RS1_3_REG_1
          : REG_24 == REG_25 & REG_26 & REG_27 ? renamed_RS1_3_REG : _RAT_io_RAT_RS1_3;
  reg  [6:0]   REG_44;
  reg  [6:0]   REG_45;
  reg          REG_46;
  reg          REG_47;
  reg  [6:0]   renamed_RS2_3_REG_2;
  assign renamed_RS2_3 =
    REG_44 == REG_45 & REG_46 & REG_47
      ? renamed_RS2_3_REG_2
      : REG_36 == REG_37 & REG_38 & REG_39
          ? renamed_RS2_3_REG_1
          : REG_28 == REG_29 & REG_30 & REG_31 ? renamed_RS2_3_REG : _RAT_io_RAT_RS2_3;
  reg  [3:0]   renamed_decoded_fetch_packet_bits_RAT_index_REG;
  wire [3:0]   renamed_decoded_fetch_packet_bits_RAT_index =
    renamed_decoded_fetch_packet_bits_RAT_index_REG;
  reg          ready_memory_1;
  reg          ready_memory_2;
  reg          ready_memory_3;
  reg          ready_memory_4;
  reg          ready_memory_5;
  reg          ready_memory_6;
  reg          ready_memory_7;
  reg          ready_memory_8;
  reg          ready_memory_9;
  reg          ready_memory_10;
  reg          ready_memory_11;
  reg          ready_memory_12;
  reg          ready_memory_13;
  reg          ready_memory_14;
  reg          ready_memory_15;
  reg          ready_memory_16;
  reg          ready_memory_17;
  reg          ready_memory_18;
  reg          ready_memory_19;
  reg          ready_memory_20;
  reg          ready_memory_21;
  reg          ready_memory_22;
  reg          ready_memory_23;
  reg          ready_memory_24;
  reg          ready_memory_25;
  reg          ready_memory_26;
  reg          ready_memory_27;
  reg          ready_memory_28;
  reg          ready_memory_29;
  reg          ready_memory_30;
  reg          ready_memory_31;
  reg          ready_memory_32;
  reg          ready_memory_33;
  reg          ready_memory_34;
  reg          ready_memory_35;
  reg          ready_memory_36;
  reg          ready_memory_37;
  reg          ready_memory_38;
  reg          ready_memory_39;
  reg          ready_memory_40;
  reg          ready_memory_41;
  reg          ready_memory_42;
  reg          ready_memory_43;
  reg          ready_memory_44;
  reg          ready_memory_45;
  reg          ready_memory_46;
  reg          ready_memory_47;
  reg          ready_memory_48;
  reg          ready_memory_49;
  reg          ready_memory_50;
  reg          ready_memory_51;
  reg          ready_memory_52;
  reg          ready_memory_53;
  reg          ready_memory_54;
  reg          ready_memory_55;
  reg          ready_memory_56;
  reg          ready_memory_57;
  reg          ready_memory_58;
  reg          ready_memory_59;
  reg          ready_memory_60;
  reg          ready_memory_61;
  reg          ready_memory_62;
  reg          ready_memory_63;
  reg          ready_memory_64;
  reg          ready_memory_65;
  wire         RD_valid = io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid;
  wire         _GEN = RD_valid & io_FU_outputs_0_bits_RD == 7'h1;
  wire         _GEN_0 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2;
  wire         _GEN_1 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3;
  wire         _GEN_2 = RD_valid & io_FU_outputs_0_bits_RD == 7'h4;
  wire         _GEN_3 = RD_valid & io_FU_outputs_0_bits_RD == 7'h5;
  wire         _GEN_4 = RD_valid & io_FU_outputs_0_bits_RD == 7'h6;
  wire         _GEN_5 = RD_valid & io_FU_outputs_0_bits_RD == 7'h7;
  wire         _GEN_6 = RD_valid & io_FU_outputs_0_bits_RD == 7'h8;
  wire         _GEN_7 = RD_valid & io_FU_outputs_0_bits_RD == 7'h9;
  wire         _GEN_8 = RD_valid & io_FU_outputs_0_bits_RD == 7'hA;
  wire         _GEN_9 = RD_valid & io_FU_outputs_0_bits_RD == 7'hB;
  wire         _GEN_10 = RD_valid & io_FU_outputs_0_bits_RD == 7'hC;
  wire         _GEN_11 = RD_valid & io_FU_outputs_0_bits_RD == 7'hD;
  wire         _GEN_12 = RD_valid & io_FU_outputs_0_bits_RD == 7'hE;
  wire         _GEN_13 = RD_valid & io_FU_outputs_0_bits_RD == 7'hF;
  wire         _GEN_14 = RD_valid & io_FU_outputs_0_bits_RD == 7'h10;
  wire         _GEN_15 = RD_valid & io_FU_outputs_0_bits_RD == 7'h11;
  wire         _GEN_16 = RD_valid & io_FU_outputs_0_bits_RD == 7'h12;
  wire         _GEN_17 = RD_valid & io_FU_outputs_0_bits_RD == 7'h13;
  wire         _GEN_18 = RD_valid & io_FU_outputs_0_bits_RD == 7'h14;
  wire         _GEN_19 = RD_valid & io_FU_outputs_0_bits_RD == 7'h15;
  wire         _GEN_20 = RD_valid & io_FU_outputs_0_bits_RD == 7'h16;
  wire         _GEN_21 = RD_valid & io_FU_outputs_0_bits_RD == 7'h17;
  wire         _GEN_22 = RD_valid & io_FU_outputs_0_bits_RD == 7'h18;
  wire         _GEN_23 = RD_valid & io_FU_outputs_0_bits_RD == 7'h19;
  wire         _GEN_24 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1A;
  wire         _GEN_25 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1B;
  wire         _GEN_26 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1C;
  wire         _GEN_27 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1D;
  wire         _GEN_28 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1E;
  wire         _GEN_29 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1F;
  wire         _GEN_30 = RD_valid & io_FU_outputs_0_bits_RD == 7'h20;
  wire         _GEN_31 = RD_valid & io_FU_outputs_0_bits_RD == 7'h21;
  wire         _GEN_32 = RD_valid & io_FU_outputs_0_bits_RD == 7'h22;
  wire         _GEN_33 = RD_valid & io_FU_outputs_0_bits_RD == 7'h23;
  wire         _GEN_34 = RD_valid & io_FU_outputs_0_bits_RD == 7'h24;
  wire         _GEN_35 = RD_valid & io_FU_outputs_0_bits_RD == 7'h25;
  wire         _GEN_36 = RD_valid & io_FU_outputs_0_bits_RD == 7'h26;
  wire         _GEN_37 = RD_valid & io_FU_outputs_0_bits_RD == 7'h27;
  wire         _GEN_38 = RD_valid & io_FU_outputs_0_bits_RD == 7'h28;
  wire         _GEN_39 = RD_valid & io_FU_outputs_0_bits_RD == 7'h29;
  wire         _GEN_40 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2A;
  wire         _GEN_41 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2B;
  wire         _GEN_42 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2C;
  wire         _GEN_43 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2D;
  wire         _GEN_44 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2E;
  wire         _GEN_45 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2F;
  wire         _GEN_46 = RD_valid & io_FU_outputs_0_bits_RD == 7'h30;
  wire         _GEN_47 = RD_valid & io_FU_outputs_0_bits_RD == 7'h31;
  wire         _GEN_48 = RD_valid & io_FU_outputs_0_bits_RD == 7'h32;
  wire         _GEN_49 = RD_valid & io_FU_outputs_0_bits_RD == 7'h33;
  wire         _GEN_50 = RD_valid & io_FU_outputs_0_bits_RD == 7'h34;
  wire         _GEN_51 = RD_valid & io_FU_outputs_0_bits_RD == 7'h35;
  wire         _GEN_52 = RD_valid & io_FU_outputs_0_bits_RD == 7'h36;
  wire         _GEN_53 = RD_valid & io_FU_outputs_0_bits_RD == 7'h37;
  wire         _GEN_54 = RD_valid & io_FU_outputs_0_bits_RD == 7'h38;
  wire         _GEN_55 = RD_valid & io_FU_outputs_0_bits_RD == 7'h39;
  wire         _GEN_56 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3A;
  wire         _GEN_57 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3B;
  wire         _GEN_58 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3C;
  wire         _GEN_59 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3D;
  wire         _GEN_60 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3E;
  wire         _GEN_61 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3F;
  wire         _GEN_62 = RD_valid & io_FU_outputs_0_bits_RD == 7'h40;
  wire         _GEN_63 = RD_valid & io_FU_outputs_0_bits_RD == 7'h41;
  wire         RD_valid_1 = io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid;
  wire         _GEN_64 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1 | _GEN | ready_memory_1
      : _GEN | ready_memory_1;
  wire         _GEN_65 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2 | _GEN_0 | ready_memory_2
      : _GEN_0 | ready_memory_2;
  wire         _GEN_66 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3 | _GEN_1 | ready_memory_3
      : _GEN_1 | ready_memory_3;
  wire         _GEN_67 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h4 | _GEN_2 | ready_memory_4
      : _GEN_2 | ready_memory_4;
  wire         _GEN_68 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h5 | _GEN_3 | ready_memory_5
      : _GEN_3 | ready_memory_5;
  wire         _GEN_69 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h6 | _GEN_4 | ready_memory_6
      : _GEN_4 | ready_memory_6;
  wire         _GEN_70 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h7 | _GEN_5 | ready_memory_7
      : _GEN_5 | ready_memory_7;
  wire         _GEN_71 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h8 | _GEN_6 | ready_memory_8
      : _GEN_6 | ready_memory_8;
  wire         _GEN_72 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h9 | _GEN_7 | ready_memory_9
      : _GEN_7 | ready_memory_9;
  wire         _GEN_73 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hA | _GEN_8 | ready_memory_10
      : _GEN_8 | ready_memory_10;
  wire         _GEN_74 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hB | _GEN_9 | ready_memory_11
      : _GEN_9 | ready_memory_11;
  wire         _GEN_75 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hC | _GEN_10 | ready_memory_12
      : _GEN_10 | ready_memory_12;
  wire         _GEN_76 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hD | _GEN_11 | ready_memory_13
      : _GEN_11 | ready_memory_13;
  wire         _GEN_77 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hE | _GEN_12 | ready_memory_14
      : _GEN_12 | ready_memory_14;
  wire         _GEN_78 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hF | _GEN_13 | ready_memory_15
      : _GEN_13 | ready_memory_15;
  wire         _GEN_79 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h10 | _GEN_14 | ready_memory_16
      : _GEN_14 | ready_memory_16;
  wire         _GEN_80 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h11 | _GEN_15 | ready_memory_17
      : _GEN_15 | ready_memory_17;
  wire         _GEN_81 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h12 | _GEN_16 | ready_memory_18
      : _GEN_16 | ready_memory_18;
  wire         _GEN_82 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h13 | _GEN_17 | ready_memory_19
      : _GEN_17 | ready_memory_19;
  wire         _GEN_83 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h14 | _GEN_18 | ready_memory_20
      : _GEN_18 | ready_memory_20;
  wire         _GEN_84 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h15 | _GEN_19 | ready_memory_21
      : _GEN_19 | ready_memory_21;
  wire         _GEN_85 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h16 | _GEN_20 | ready_memory_22
      : _GEN_20 | ready_memory_22;
  wire         _GEN_86 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h17 | _GEN_21 | ready_memory_23
      : _GEN_21 | ready_memory_23;
  wire         _GEN_87 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h18 | _GEN_22 | ready_memory_24
      : _GEN_22 | ready_memory_24;
  wire         _GEN_88 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h19 | _GEN_23 | ready_memory_25
      : _GEN_23 | ready_memory_25;
  wire         _GEN_89 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1A | _GEN_24 | ready_memory_26
      : _GEN_24 | ready_memory_26;
  wire         _GEN_90 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1B | _GEN_25 | ready_memory_27
      : _GEN_25 | ready_memory_27;
  wire         _GEN_91 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1C | _GEN_26 | ready_memory_28
      : _GEN_26 | ready_memory_28;
  wire         _GEN_92 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1D | _GEN_27 | ready_memory_29
      : _GEN_27 | ready_memory_29;
  wire         _GEN_93 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1E | _GEN_28 | ready_memory_30
      : _GEN_28 | ready_memory_30;
  wire         _GEN_94 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1F | _GEN_29 | ready_memory_31
      : _GEN_29 | ready_memory_31;
  wire         _GEN_95 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h20 | _GEN_30 | ready_memory_32
      : _GEN_30 | ready_memory_32;
  wire         _GEN_96 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h21 | _GEN_31 | ready_memory_33
      : _GEN_31 | ready_memory_33;
  wire         _GEN_97 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h22 | _GEN_32 | ready_memory_34
      : _GEN_32 | ready_memory_34;
  wire         _GEN_98 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h23 | _GEN_33 | ready_memory_35
      : _GEN_33 | ready_memory_35;
  wire         _GEN_99 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h24 | _GEN_34 | ready_memory_36
      : _GEN_34 | ready_memory_36;
  wire         _GEN_100 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h25 | _GEN_35 | ready_memory_37
      : _GEN_35 | ready_memory_37;
  wire         _GEN_101 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h26 | _GEN_36 | ready_memory_38
      : _GEN_36 | ready_memory_38;
  wire         _GEN_102 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h27 | _GEN_37 | ready_memory_39
      : _GEN_37 | ready_memory_39;
  wire         _GEN_103 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h28 | _GEN_38 | ready_memory_40
      : _GEN_38 | ready_memory_40;
  wire         _GEN_104 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h29 | _GEN_39 | ready_memory_41
      : _GEN_39 | ready_memory_41;
  wire         _GEN_105 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2A | _GEN_40 | ready_memory_42
      : _GEN_40 | ready_memory_42;
  wire         _GEN_106 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2B | _GEN_41 | ready_memory_43
      : _GEN_41 | ready_memory_43;
  wire         _GEN_107 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2C | _GEN_42 | ready_memory_44
      : _GEN_42 | ready_memory_44;
  wire         _GEN_108 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2D | _GEN_43 | ready_memory_45
      : _GEN_43 | ready_memory_45;
  wire         _GEN_109 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2E | _GEN_44 | ready_memory_46
      : _GEN_44 | ready_memory_46;
  wire         _GEN_110 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2F | _GEN_45 | ready_memory_47
      : _GEN_45 | ready_memory_47;
  wire         _GEN_111 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h30 | _GEN_46 | ready_memory_48
      : _GEN_46 | ready_memory_48;
  wire         _GEN_112 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h31 | _GEN_47 | ready_memory_49
      : _GEN_47 | ready_memory_49;
  wire         _GEN_113 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h32 | _GEN_48 | ready_memory_50
      : _GEN_48 | ready_memory_50;
  wire         _GEN_114 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h33 | _GEN_49 | ready_memory_51
      : _GEN_49 | ready_memory_51;
  wire         _GEN_115 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h34 | _GEN_50 | ready_memory_52
      : _GEN_50 | ready_memory_52;
  wire         _GEN_116 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h35 | _GEN_51 | ready_memory_53
      : _GEN_51 | ready_memory_53;
  wire         _GEN_117 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h36 | _GEN_52 | ready_memory_54
      : _GEN_52 | ready_memory_54;
  wire         _GEN_118 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h37 | _GEN_53 | ready_memory_55
      : _GEN_53 | ready_memory_55;
  wire         _GEN_119 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h38 | _GEN_54 | ready_memory_56
      : _GEN_54 | ready_memory_56;
  wire         _GEN_120 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h39 | _GEN_55 | ready_memory_57
      : _GEN_55 | ready_memory_57;
  wire         _GEN_121 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3A | _GEN_56 | ready_memory_58
      : _GEN_56 | ready_memory_58;
  wire         _GEN_122 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3B | _GEN_57 | ready_memory_59
      : _GEN_57 | ready_memory_59;
  wire         _GEN_123 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3C | _GEN_58 | ready_memory_60
      : _GEN_58 | ready_memory_60;
  wire         _GEN_124 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3D | _GEN_59 | ready_memory_61
      : _GEN_59 | ready_memory_61;
  wire         _GEN_125 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3E | _GEN_60 | ready_memory_62
      : _GEN_60 | ready_memory_62;
  wire         _GEN_126 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3F | _GEN_61 | ready_memory_63
      : _GEN_61 | ready_memory_63;
  wire         _GEN_127 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h40 | _GEN_62 | ready_memory_64
      : _GEN_62 | ready_memory_64;
  wire         _GEN_128 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h41 | _GEN_63 | ready_memory_65
      : _GEN_63 | ready_memory_65;
  wire         RD_valid_2 = io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid;
  wire         _GEN_129 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1;
  wire         _GEN_130 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2;
  wire         _GEN_131 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3;
  wire         _GEN_132 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h4;
  wire         _GEN_133 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h5;
  wire         _GEN_134 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h6;
  wire         _GEN_135 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h7;
  wire         _GEN_136 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h8;
  wire         _GEN_137 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h9;
  wire         _GEN_138 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hA;
  wire         _GEN_139 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hB;
  wire         _GEN_140 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hC;
  wire         _GEN_141 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hD;
  wire         _GEN_142 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hE;
  wire         _GEN_143 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hF;
  wire         _GEN_144 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h10;
  wire         _GEN_145 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h11;
  wire         _GEN_146 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h12;
  wire         _GEN_147 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h13;
  wire         _GEN_148 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h14;
  wire         _GEN_149 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h15;
  wire         _GEN_150 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h16;
  wire         _GEN_151 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h17;
  wire         _GEN_152 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h18;
  wire         _GEN_153 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h19;
  wire         _GEN_154 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1A;
  wire         _GEN_155 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1B;
  wire         _GEN_156 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1C;
  wire         _GEN_157 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1D;
  wire         _GEN_158 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1E;
  wire         _GEN_159 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1F;
  wire         _GEN_160 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h20;
  wire         _GEN_161 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h21;
  wire         _GEN_162 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h22;
  wire         _GEN_163 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h23;
  wire         _GEN_164 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h24;
  wire         _GEN_165 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h25;
  wire         _GEN_166 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h26;
  wire         _GEN_167 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h27;
  wire         _GEN_168 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h28;
  wire         _GEN_169 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h29;
  wire         _GEN_170 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2A;
  wire         _GEN_171 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2B;
  wire         _GEN_172 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2C;
  wire         _GEN_173 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2D;
  wire         _GEN_174 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2E;
  wire         _GEN_175 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2F;
  wire         _GEN_176 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h30;
  wire         _GEN_177 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h31;
  wire         _GEN_178 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h32;
  wire         _GEN_179 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h33;
  wire         _GEN_180 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h34;
  wire         _GEN_181 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h35;
  wire         _GEN_182 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h36;
  wire         _GEN_183 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h37;
  wire         _GEN_184 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h38;
  wire         _GEN_185 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h39;
  wire         _GEN_186 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3A;
  wire         _GEN_187 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3B;
  wire         _GEN_188 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3C;
  wire         _GEN_189 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3D;
  wire         _GEN_190 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3E;
  wire         _GEN_191 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3F;
  wire         _GEN_192 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h40;
  wire         _GEN_193 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h41;
  wire         RD_valid_3 = io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire         _GEN_194 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1 | _GEN_129 | _GEN_64
      : _GEN_129 | _GEN_64;
  wire         _GEN_195 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2 | _GEN_130 | _GEN_65
      : _GEN_130 | _GEN_65;
  wire         _GEN_196 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3 | _GEN_131 | _GEN_66
      : _GEN_131 | _GEN_66;
  wire         _GEN_197 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h4 | _GEN_132 | _GEN_67
      : _GEN_132 | _GEN_67;
  wire         _GEN_198 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h5 | _GEN_133 | _GEN_68
      : _GEN_133 | _GEN_68;
  wire         _GEN_199 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h6 | _GEN_134 | _GEN_69
      : _GEN_134 | _GEN_69;
  wire         _GEN_200 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h7 | _GEN_135 | _GEN_70
      : _GEN_135 | _GEN_70;
  wire         _GEN_201 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h8 | _GEN_136 | _GEN_71
      : _GEN_136 | _GEN_71;
  wire         _GEN_202 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h9 | _GEN_137 | _GEN_72
      : _GEN_137 | _GEN_72;
  wire         _GEN_203 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hA | _GEN_138 | _GEN_73
      : _GEN_138 | _GEN_73;
  wire         _GEN_204 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hB | _GEN_139 | _GEN_74
      : _GEN_139 | _GEN_74;
  wire         _GEN_205 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hC | _GEN_140 | _GEN_75
      : _GEN_140 | _GEN_75;
  wire         _GEN_206 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hD | _GEN_141 | _GEN_76
      : _GEN_141 | _GEN_76;
  wire         _GEN_207 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hE | _GEN_142 | _GEN_77
      : _GEN_142 | _GEN_77;
  wire         _GEN_208 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hF | _GEN_143 | _GEN_78
      : _GEN_143 | _GEN_78;
  wire         _GEN_209 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h10 | _GEN_144 | _GEN_79
      : _GEN_144 | _GEN_79;
  wire         _GEN_210 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h11 | _GEN_145 | _GEN_80
      : _GEN_145 | _GEN_80;
  wire         _GEN_211 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h12 | _GEN_146 | _GEN_81
      : _GEN_146 | _GEN_81;
  wire         _GEN_212 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h13 | _GEN_147 | _GEN_82
      : _GEN_147 | _GEN_82;
  wire         _GEN_213 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h14 | _GEN_148 | _GEN_83
      : _GEN_148 | _GEN_83;
  wire         _GEN_214 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h15 | _GEN_149 | _GEN_84
      : _GEN_149 | _GEN_84;
  wire         _GEN_215 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h16 | _GEN_150 | _GEN_85
      : _GEN_150 | _GEN_85;
  wire         _GEN_216 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h17 | _GEN_151 | _GEN_86
      : _GEN_151 | _GEN_86;
  wire         _GEN_217 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h18 | _GEN_152 | _GEN_87
      : _GEN_152 | _GEN_87;
  wire         _GEN_218 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h19 | _GEN_153 | _GEN_88
      : _GEN_153 | _GEN_88;
  wire         _GEN_219 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1A | _GEN_154 | _GEN_89
      : _GEN_154 | _GEN_89;
  wire         _GEN_220 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1B | _GEN_155 | _GEN_90
      : _GEN_155 | _GEN_90;
  wire         _GEN_221 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1C | _GEN_156 | _GEN_91
      : _GEN_156 | _GEN_91;
  wire         _GEN_222 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1D | _GEN_157 | _GEN_92
      : _GEN_157 | _GEN_92;
  wire         _GEN_223 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1E | _GEN_158 | _GEN_93
      : _GEN_158 | _GEN_93;
  wire         _GEN_224 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1F | _GEN_159 | _GEN_94
      : _GEN_159 | _GEN_94;
  wire         _GEN_225 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h20 | _GEN_160 | _GEN_95
      : _GEN_160 | _GEN_95;
  wire         _GEN_226 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h21 | _GEN_161 | _GEN_96
      : _GEN_161 | _GEN_96;
  wire         _GEN_227 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h22 | _GEN_162 | _GEN_97
      : _GEN_162 | _GEN_97;
  wire         _GEN_228 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h23 | _GEN_163 | _GEN_98
      : _GEN_163 | _GEN_98;
  wire         _GEN_229 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h24 | _GEN_164 | _GEN_99
      : _GEN_164 | _GEN_99;
  wire         _GEN_230 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h25 | _GEN_165 | _GEN_100
      : _GEN_165 | _GEN_100;
  wire         _GEN_231 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h26 | _GEN_166 | _GEN_101
      : _GEN_166 | _GEN_101;
  wire         _GEN_232 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h27 | _GEN_167 | _GEN_102
      : _GEN_167 | _GEN_102;
  wire         _GEN_233 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h28 | _GEN_168 | _GEN_103
      : _GEN_168 | _GEN_103;
  wire         _GEN_234 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h29 | _GEN_169 | _GEN_104
      : _GEN_169 | _GEN_104;
  wire         _GEN_235 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2A | _GEN_170 | _GEN_105
      : _GEN_170 | _GEN_105;
  wire         _GEN_236 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2B | _GEN_171 | _GEN_106
      : _GEN_171 | _GEN_106;
  wire         _GEN_237 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2C | _GEN_172 | _GEN_107
      : _GEN_172 | _GEN_107;
  wire         _GEN_238 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2D | _GEN_173 | _GEN_108
      : _GEN_173 | _GEN_108;
  wire         _GEN_239 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2E | _GEN_174 | _GEN_109
      : _GEN_174 | _GEN_109;
  wire         _GEN_240 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2F | _GEN_175 | _GEN_110
      : _GEN_175 | _GEN_110;
  wire         _GEN_241 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h30 | _GEN_176 | _GEN_111
      : _GEN_176 | _GEN_111;
  wire         _GEN_242 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h31 | _GEN_177 | _GEN_112
      : _GEN_177 | _GEN_112;
  wire         _GEN_243 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h32 | _GEN_178 | _GEN_113
      : _GEN_178 | _GEN_113;
  wire         _GEN_244 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h33 | _GEN_179 | _GEN_114
      : _GEN_179 | _GEN_114;
  wire         _GEN_245 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h34 | _GEN_180 | _GEN_115
      : _GEN_180 | _GEN_115;
  wire         _GEN_246 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h35 | _GEN_181 | _GEN_116
      : _GEN_181 | _GEN_116;
  wire         _GEN_247 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h36 | _GEN_182 | _GEN_117
      : _GEN_182 | _GEN_117;
  wire         _GEN_248 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h37 | _GEN_183 | _GEN_118
      : _GEN_183 | _GEN_118;
  wire         _GEN_249 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h38 | _GEN_184 | _GEN_119
      : _GEN_184 | _GEN_119;
  wire         _GEN_250 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h39 | _GEN_185 | _GEN_120
      : _GEN_185 | _GEN_120;
  wire         _GEN_251 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3A | _GEN_186 | _GEN_121
      : _GEN_186 | _GEN_121;
  wire         _GEN_252 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3B | _GEN_187 | _GEN_122
      : _GEN_187 | _GEN_122;
  wire         _GEN_253 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3C | _GEN_188 | _GEN_123
      : _GEN_188 | _GEN_123;
  wire         _GEN_254 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3D | _GEN_189 | _GEN_124
      : _GEN_189 | _GEN_124;
  wire         _GEN_255 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3E | _GEN_190 | _GEN_125
      : _GEN_190 | _GEN_125;
  wire         _GEN_256 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3F | _GEN_191 | _GEN_126
      : _GEN_191 | _GEN_126;
  wire         _GEN_257 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h40 | _GEN_192 | _GEN_127
      : _GEN_192 | _GEN_127;
  wire         _GEN_258 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h41 | _GEN_193 | _GEN_128
      : _GEN_193 | _GEN_128;
  wire         _GEN_259 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD_valid
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_valid;
  wire         _GEN_260 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1;
  wire         _GEN_261 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2;
  wire         _GEN_262 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3;
  wire         _GEN_263 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h4;
  wire         _GEN_264 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h5;
  wire         _GEN_265 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h6;
  wire         _GEN_266 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h7;
  wire         _GEN_267 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h8;
  wire         _GEN_268 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h9;
  wire         _GEN_269 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'hA;
  wire         _GEN_270 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'hB;
  wire         _GEN_271 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'hC;
  wire         _GEN_272 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'hD;
  wire         _GEN_273 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'hE;
  wire         _GEN_274 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'hF;
  wire         _GEN_275 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h10;
  wire         _GEN_276 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h11;
  wire         _GEN_277 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h12;
  wire         _GEN_278 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h13;
  wire         _GEN_279 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h14;
  wire         _GEN_280 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h15;
  wire         _GEN_281 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h16;
  wire         _GEN_282 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h17;
  wire         _GEN_283 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h18;
  wire         _GEN_284 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h19;
  wire         _GEN_285 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1A;
  wire         _GEN_286 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1B;
  wire         _GEN_287 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1C;
  wire         _GEN_288 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1D;
  wire         _GEN_289 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1E;
  wire         _GEN_290 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h1F;
  wire         _GEN_291 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h20;
  wire         _GEN_292 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h21;
  wire         _GEN_293 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h22;
  wire         _GEN_294 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h23;
  wire         _GEN_295 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h24;
  wire         _GEN_296 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h25;
  wire         _GEN_297 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h26;
  wire         _GEN_298 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h27;
  wire         _GEN_299 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h28;
  wire         _GEN_300 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h29;
  wire         _GEN_301 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2A;
  wire         _GEN_302 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2B;
  wire         _GEN_303 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2C;
  wire         _GEN_304 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2D;
  wire         _GEN_305 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2E;
  wire         _GEN_306 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h2F;
  wire         _GEN_307 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h30;
  wire         _GEN_308 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h31;
  wire         _GEN_309 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h32;
  wire         _GEN_310 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h33;
  wire         _GEN_311 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h34;
  wire         _GEN_312 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h35;
  wire         _GEN_313 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h36;
  wire         _GEN_314 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h37;
  wire         _GEN_315 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h38;
  wire         _GEN_316 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h39;
  wire         _GEN_317 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3A;
  wire         _GEN_318 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3B;
  wire         _GEN_319 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3C;
  wire         _GEN_320 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3D;
  wire         _GEN_321 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3E;
  wire         _GEN_322 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h3F;
  wire         _GEN_323 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h40;
  wire         _GEN_324 =
    _GEN_259
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD == 7'h41;
  wire         _GEN_325 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD_valid
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_valid;
  wire         _GEN_326 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1
          | _GEN_260) & _GEN_194
      : ~_GEN_260 & _GEN_194;
  wire         _GEN_327 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2
          | _GEN_261) & _GEN_195
      : ~_GEN_261 & _GEN_195;
  wire         _GEN_328 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3
          | _GEN_262) & _GEN_196
      : ~_GEN_262 & _GEN_196;
  wire         _GEN_329 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h4
          | _GEN_263) & _GEN_197
      : ~_GEN_263 & _GEN_197;
  wire         _GEN_330 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h5
          | _GEN_264) & _GEN_198
      : ~_GEN_264 & _GEN_198;
  wire         _GEN_331 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h6
          | _GEN_265) & _GEN_199
      : ~_GEN_265 & _GEN_199;
  wire         _GEN_332 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h7
          | _GEN_266) & _GEN_200
      : ~_GEN_266 & _GEN_200;
  wire         _GEN_333 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h8
          | _GEN_267) & _GEN_201
      : ~_GEN_267 & _GEN_201;
  wire         _GEN_334 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h9
          | _GEN_268) & _GEN_202
      : ~_GEN_268 & _GEN_202;
  wire         _GEN_335 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'hA
          | _GEN_269) & _GEN_203
      : ~_GEN_269 & _GEN_203;
  wire         _GEN_336 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'hB
          | _GEN_270) & _GEN_204
      : ~_GEN_270 & _GEN_204;
  wire         _GEN_337 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'hC
          | _GEN_271) & _GEN_205
      : ~_GEN_271 & _GEN_205;
  wire         _GEN_338 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'hD
          | _GEN_272) & _GEN_206
      : ~_GEN_272 & _GEN_206;
  wire         _GEN_339 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'hE
          | _GEN_273) & _GEN_207
      : ~_GEN_273 & _GEN_207;
  wire         _GEN_340 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'hF
          | _GEN_274) & _GEN_208
      : ~_GEN_274 & _GEN_208;
  wire         _GEN_341 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h10
          | _GEN_275) & _GEN_209
      : ~_GEN_275 & _GEN_209;
  wire         _GEN_342 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h11
          | _GEN_276) & _GEN_210
      : ~_GEN_276 & _GEN_210;
  wire         _GEN_343 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h12
          | _GEN_277) & _GEN_211
      : ~_GEN_277 & _GEN_211;
  wire         _GEN_344 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h13
          | _GEN_278) & _GEN_212
      : ~_GEN_278 & _GEN_212;
  wire         _GEN_345 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h14
          | _GEN_279) & _GEN_213
      : ~_GEN_279 & _GEN_213;
  wire         _GEN_346 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h15
          | _GEN_280) & _GEN_214
      : ~_GEN_280 & _GEN_214;
  wire         _GEN_347 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h16
          | _GEN_281) & _GEN_215
      : ~_GEN_281 & _GEN_215;
  wire         _GEN_348 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h17
          | _GEN_282) & _GEN_216
      : ~_GEN_282 & _GEN_216;
  wire         _GEN_349 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h18
          | _GEN_283) & _GEN_217
      : ~_GEN_283 & _GEN_217;
  wire         _GEN_350 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h19
          | _GEN_284) & _GEN_218
      : ~_GEN_284 & _GEN_218;
  wire         _GEN_351 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1A
          | _GEN_285) & _GEN_219
      : ~_GEN_285 & _GEN_219;
  wire         _GEN_352 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1B
          | _GEN_286) & _GEN_220
      : ~_GEN_286 & _GEN_220;
  wire         _GEN_353 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1C
          | _GEN_287) & _GEN_221
      : ~_GEN_287 & _GEN_221;
  wire         _GEN_354 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1D
          | _GEN_288) & _GEN_222
      : ~_GEN_288 & _GEN_222;
  wire         _GEN_355 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1E
          | _GEN_289) & _GEN_223
      : ~_GEN_289 & _GEN_223;
  wire         _GEN_356 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h1F
          | _GEN_290) & _GEN_224
      : ~_GEN_290 & _GEN_224;
  wire         _GEN_357 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h20
          | _GEN_291) & _GEN_225
      : ~_GEN_291 & _GEN_225;
  wire         _GEN_358 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h21
          | _GEN_292) & _GEN_226
      : ~_GEN_292 & _GEN_226;
  wire         _GEN_359 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h22
          | _GEN_293) & _GEN_227
      : ~_GEN_293 & _GEN_227;
  wire         _GEN_360 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h23
          | _GEN_294) & _GEN_228
      : ~_GEN_294 & _GEN_228;
  wire         _GEN_361 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h24
          | _GEN_295) & _GEN_229
      : ~_GEN_295 & _GEN_229;
  wire         _GEN_362 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h25
          | _GEN_296) & _GEN_230
      : ~_GEN_296 & _GEN_230;
  wire         _GEN_363 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h26
          | _GEN_297) & _GEN_231
      : ~_GEN_297 & _GEN_231;
  wire         _GEN_364 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h27
          | _GEN_298) & _GEN_232
      : ~_GEN_298 & _GEN_232;
  wire         _GEN_365 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h28
          | _GEN_299) & _GEN_233
      : ~_GEN_299 & _GEN_233;
  wire         _GEN_366 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h29
          | _GEN_300) & _GEN_234
      : ~_GEN_300 & _GEN_234;
  wire         _GEN_367 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2A
          | _GEN_301) & _GEN_235
      : ~_GEN_301 & _GEN_235;
  wire         _GEN_368 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2B
          | _GEN_302) & _GEN_236
      : ~_GEN_302 & _GEN_236;
  wire         _GEN_369 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2C
          | _GEN_303) & _GEN_237
      : ~_GEN_303 & _GEN_237;
  wire         _GEN_370 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2D
          | _GEN_304) & _GEN_238
      : ~_GEN_304 & _GEN_238;
  wire         _GEN_371 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2E
          | _GEN_305) & _GEN_239
      : ~_GEN_305 & _GEN_239;
  wire         _GEN_372 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h2F
          | _GEN_306) & _GEN_240
      : ~_GEN_306 & _GEN_240;
  wire         _GEN_373 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h30
          | _GEN_307) & _GEN_241
      : ~_GEN_307 & _GEN_241;
  wire         _GEN_374 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h31
          | _GEN_308) & _GEN_242
      : ~_GEN_308 & _GEN_242;
  wire         _GEN_375 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h32
          | _GEN_309) & _GEN_243
      : ~_GEN_309 & _GEN_243;
  wire         _GEN_376 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h33
          | _GEN_310) & _GEN_244
      : ~_GEN_310 & _GEN_244;
  wire         _GEN_377 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h34
          | _GEN_311) & _GEN_245
      : ~_GEN_311 & _GEN_245;
  wire         _GEN_378 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h35
          | _GEN_312) & _GEN_246
      : ~_GEN_312 & _GEN_246;
  wire         _GEN_379 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h36
          | _GEN_313) & _GEN_247
      : ~_GEN_313 & _GEN_247;
  wire         _GEN_380 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h37
          | _GEN_314) & _GEN_248
      : ~_GEN_314 & _GEN_248;
  wire         _GEN_381 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h38
          | _GEN_315) & _GEN_249
      : ~_GEN_315 & _GEN_249;
  wire         _GEN_382 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h39
          | _GEN_316) & _GEN_250
      : ~_GEN_316 & _GEN_250;
  wire         _GEN_383 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3A
          | _GEN_317) & _GEN_251
      : ~_GEN_317 & _GEN_251;
  wire         _GEN_384 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3B
          | _GEN_318) & _GEN_252
      : ~_GEN_318 & _GEN_252;
  wire         _GEN_385 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3C
          | _GEN_319) & _GEN_253
      : ~_GEN_319 & _GEN_253;
  wire         _GEN_386 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3D
          | _GEN_320) & _GEN_254
      : ~_GEN_320 & _GEN_254;
  wire         _GEN_387 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3E
          | _GEN_321) & _GEN_255
      : ~_GEN_321 & _GEN_255;
  wire         _GEN_388 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h3F
          | _GEN_322) & _GEN_256
      : ~_GEN_322 & _GEN_256;
  wire         _GEN_389 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h40
          | _GEN_323) & _GEN_257
      : ~_GEN_323 & _GEN_257;
  wire         _GEN_390 =
    _GEN_325
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD == 7'h41
          | _GEN_324) & _GEN_258
      : ~_GEN_324 & _GEN_258;
  wire         _GEN_391 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD_valid
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_valid;
  wire         _GEN_392 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1;
  wire         _GEN_393 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2;
  wire         _GEN_394 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3;
  wire         _GEN_395 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h4;
  wire         _GEN_396 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h5;
  wire         _GEN_397 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h6;
  wire         _GEN_398 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h7;
  wire         _GEN_399 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h8;
  wire         _GEN_400 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h9;
  wire         _GEN_401 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'hA;
  wire         _GEN_402 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'hB;
  wire         _GEN_403 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'hC;
  wire         _GEN_404 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'hD;
  wire         _GEN_405 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'hE;
  wire         _GEN_406 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'hF;
  wire         _GEN_407 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h10;
  wire         _GEN_408 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h11;
  wire         _GEN_409 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h12;
  wire         _GEN_410 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h13;
  wire         _GEN_411 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h14;
  wire         _GEN_412 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h15;
  wire         _GEN_413 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h16;
  wire         _GEN_414 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h17;
  wire         _GEN_415 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h18;
  wire         _GEN_416 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h19;
  wire         _GEN_417 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1A;
  wire         _GEN_418 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1B;
  wire         _GEN_419 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1C;
  wire         _GEN_420 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1D;
  wire         _GEN_421 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1E;
  wire         _GEN_422 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h1F;
  wire         _GEN_423 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h20;
  wire         _GEN_424 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h21;
  wire         _GEN_425 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h22;
  wire         _GEN_426 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h23;
  wire         _GEN_427 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h24;
  wire         _GEN_428 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h25;
  wire         _GEN_429 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h26;
  wire         _GEN_430 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h27;
  wire         _GEN_431 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h28;
  wire         _GEN_432 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h29;
  wire         _GEN_433 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2A;
  wire         _GEN_434 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2B;
  wire         _GEN_435 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2C;
  wire         _GEN_436 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2D;
  wire         _GEN_437 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2E;
  wire         _GEN_438 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h2F;
  wire         _GEN_439 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h30;
  wire         _GEN_440 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h31;
  wire         _GEN_441 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h32;
  wire         _GEN_442 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h33;
  wire         _GEN_443 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h34;
  wire         _GEN_444 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h35;
  wire         _GEN_445 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h36;
  wire         _GEN_446 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h37;
  wire         _GEN_447 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h38;
  wire         _GEN_448 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h39;
  wire         _GEN_449 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3A;
  wire         _GEN_450 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3B;
  wire         _GEN_451 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3C;
  wire         _GEN_452 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3D;
  wire         _GEN_453 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3E;
  wire         _GEN_454 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h3F;
  wire         _GEN_455 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h40;
  wire         _GEN_456 =
    _GEN_391
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD == 7'h41;
  wire         _GEN_457 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD_valid
    & _renamed_decoded_fetch_packet_skid_buffer_io_deq_valid;
  wire         comb_ready_bits_1 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1
          | _GEN_392) & _GEN_326
      : ~_GEN_392 & _GEN_326;
  wire         comb_ready_bits_2 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2
          | _GEN_393) & _GEN_327
      : ~_GEN_393 & _GEN_327;
  wire         comb_ready_bits_3 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3
          | _GEN_394) & _GEN_328
      : ~_GEN_394 & _GEN_328;
  wire         comb_ready_bits_4 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h4
          | _GEN_395) & _GEN_329
      : ~_GEN_395 & _GEN_329;
  wire         comb_ready_bits_5 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h5
          | _GEN_396) & _GEN_330
      : ~_GEN_396 & _GEN_330;
  wire         comb_ready_bits_6 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h6
          | _GEN_397) & _GEN_331
      : ~_GEN_397 & _GEN_331;
  wire         comb_ready_bits_7 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h7
          | _GEN_398) & _GEN_332
      : ~_GEN_398 & _GEN_332;
  wire         comb_ready_bits_8 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h8
          | _GEN_399) & _GEN_333
      : ~_GEN_399 & _GEN_333;
  wire         comb_ready_bits_9 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h9
          | _GEN_400) & _GEN_334
      : ~_GEN_400 & _GEN_334;
  wire         comb_ready_bits_10 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'hA
          | _GEN_401) & _GEN_335
      : ~_GEN_401 & _GEN_335;
  wire         comb_ready_bits_11 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'hB
          | _GEN_402) & _GEN_336
      : ~_GEN_402 & _GEN_336;
  wire         comb_ready_bits_12 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'hC
          | _GEN_403) & _GEN_337
      : ~_GEN_403 & _GEN_337;
  wire         comb_ready_bits_13 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'hD
          | _GEN_404) & _GEN_338
      : ~_GEN_404 & _GEN_338;
  wire         comb_ready_bits_14 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'hE
          | _GEN_405) & _GEN_339
      : ~_GEN_405 & _GEN_339;
  wire         comb_ready_bits_15 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'hF
          | _GEN_406) & _GEN_340
      : ~_GEN_406 & _GEN_340;
  wire         comb_ready_bits_16 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h10
          | _GEN_407) & _GEN_341
      : ~_GEN_407 & _GEN_341;
  wire         comb_ready_bits_17 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h11
          | _GEN_408) & _GEN_342
      : ~_GEN_408 & _GEN_342;
  wire         comb_ready_bits_18 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h12
          | _GEN_409) & _GEN_343
      : ~_GEN_409 & _GEN_343;
  wire         comb_ready_bits_19 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h13
          | _GEN_410) & _GEN_344
      : ~_GEN_410 & _GEN_344;
  wire         comb_ready_bits_20 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h14
          | _GEN_411) & _GEN_345
      : ~_GEN_411 & _GEN_345;
  wire         comb_ready_bits_21 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h15
          | _GEN_412) & _GEN_346
      : ~_GEN_412 & _GEN_346;
  wire         comb_ready_bits_22 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h16
          | _GEN_413) & _GEN_347
      : ~_GEN_413 & _GEN_347;
  wire         comb_ready_bits_23 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h17
          | _GEN_414) & _GEN_348
      : ~_GEN_414 & _GEN_348;
  wire         comb_ready_bits_24 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h18
          | _GEN_415) & _GEN_349
      : ~_GEN_415 & _GEN_349;
  wire         comb_ready_bits_25 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h19
          | _GEN_416) & _GEN_350
      : ~_GEN_416 & _GEN_350;
  wire         comb_ready_bits_26 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1A
          | _GEN_417) & _GEN_351
      : ~_GEN_417 & _GEN_351;
  wire         comb_ready_bits_27 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1B
          | _GEN_418) & _GEN_352
      : ~_GEN_418 & _GEN_352;
  wire         comb_ready_bits_28 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1C
          | _GEN_419) & _GEN_353
      : ~_GEN_419 & _GEN_353;
  wire         comb_ready_bits_29 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1D
          | _GEN_420) & _GEN_354
      : ~_GEN_420 & _GEN_354;
  wire         comb_ready_bits_30 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1E
          | _GEN_421) & _GEN_355
      : ~_GEN_421 & _GEN_355;
  wire         comb_ready_bits_31 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h1F
          | _GEN_422) & _GEN_356
      : ~_GEN_422 & _GEN_356;
  wire         comb_ready_bits_32 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h20
          | _GEN_423) & _GEN_357
      : ~_GEN_423 & _GEN_357;
  wire         comb_ready_bits_33 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h21
          | _GEN_424) & _GEN_358
      : ~_GEN_424 & _GEN_358;
  wire         comb_ready_bits_34 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h22
          | _GEN_425) & _GEN_359
      : ~_GEN_425 & _GEN_359;
  wire         comb_ready_bits_35 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h23
          | _GEN_426) & _GEN_360
      : ~_GEN_426 & _GEN_360;
  wire         comb_ready_bits_36 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h24
          | _GEN_427) & _GEN_361
      : ~_GEN_427 & _GEN_361;
  wire         comb_ready_bits_37 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h25
          | _GEN_428) & _GEN_362
      : ~_GEN_428 & _GEN_362;
  wire         comb_ready_bits_38 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h26
          | _GEN_429) & _GEN_363
      : ~_GEN_429 & _GEN_363;
  wire         comb_ready_bits_39 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h27
          | _GEN_430) & _GEN_364
      : ~_GEN_430 & _GEN_364;
  wire         comb_ready_bits_40 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h28
          | _GEN_431) & _GEN_365
      : ~_GEN_431 & _GEN_365;
  wire         comb_ready_bits_41 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h29
          | _GEN_432) & _GEN_366
      : ~_GEN_432 & _GEN_366;
  wire         comb_ready_bits_42 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2A
          | _GEN_433) & _GEN_367
      : ~_GEN_433 & _GEN_367;
  wire         comb_ready_bits_43 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2B
          | _GEN_434) & _GEN_368
      : ~_GEN_434 & _GEN_368;
  wire         comb_ready_bits_44 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2C
          | _GEN_435) & _GEN_369
      : ~_GEN_435 & _GEN_369;
  wire         comb_ready_bits_45 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2D
          | _GEN_436) & _GEN_370
      : ~_GEN_436 & _GEN_370;
  wire         comb_ready_bits_46 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2E
          | _GEN_437) & _GEN_371
      : ~_GEN_437 & _GEN_371;
  wire         comb_ready_bits_47 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h2F
          | _GEN_438) & _GEN_372
      : ~_GEN_438 & _GEN_372;
  wire         comb_ready_bits_48 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h30
          | _GEN_439) & _GEN_373
      : ~_GEN_439 & _GEN_373;
  wire         comb_ready_bits_49 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h31
          | _GEN_440) & _GEN_374
      : ~_GEN_440 & _GEN_374;
  wire         comb_ready_bits_50 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h32
          | _GEN_441) & _GEN_375
      : ~_GEN_441 & _GEN_375;
  wire         comb_ready_bits_51 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h33
          | _GEN_442) & _GEN_376
      : ~_GEN_442 & _GEN_376;
  wire         comb_ready_bits_52 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h34
          | _GEN_443) & _GEN_377
      : ~_GEN_443 & _GEN_377;
  wire         comb_ready_bits_53 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h35
          | _GEN_444) & _GEN_378
      : ~_GEN_444 & _GEN_378;
  wire         comb_ready_bits_54 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h36
          | _GEN_445) & _GEN_379
      : ~_GEN_445 & _GEN_379;
  wire         comb_ready_bits_55 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h37
          | _GEN_446) & _GEN_380
      : ~_GEN_446 & _GEN_380;
  wire         comb_ready_bits_56 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h38
          | _GEN_447) & _GEN_381
      : ~_GEN_447 & _GEN_381;
  wire         comb_ready_bits_57 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h39
          | _GEN_448) & _GEN_382
      : ~_GEN_448 & _GEN_382;
  wire         comb_ready_bits_58 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3A
          | _GEN_449) & _GEN_383
      : ~_GEN_449 & _GEN_383;
  wire         comb_ready_bits_59 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3B
          | _GEN_450) & _GEN_384
      : ~_GEN_450 & _GEN_384;
  wire         comb_ready_bits_60 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3C
          | _GEN_451) & _GEN_385
      : ~_GEN_451 & _GEN_385;
  wire         comb_ready_bits_61 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3D
          | _GEN_452) & _GEN_386
      : ~_GEN_452 & _GEN_386;
  wire         comb_ready_bits_62 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3E
          | _GEN_453) & _GEN_387
      : ~_GEN_453 & _GEN_387;
  wire         comb_ready_bits_63 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h3F
          | _GEN_454) & _GEN_388
      : ~_GEN_454 & _GEN_388;
  wire         comb_ready_bits_64 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h40
          | _GEN_455) & _GEN_389
      : ~_GEN_455 & _GEN_389;
  wire         comb_ready_bits_65 =
    _GEN_457
      ? ~(_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD == 7'h41
          | _GEN_456) & _GEN_390
      : ~_GEN_456 & _GEN_390;
  wire [127:0] _GEN_458 =
    {{comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_0},
     {comb_ready_bits_65},
     {comb_ready_bits_64},
     {comb_ready_bits_63},
     {comb_ready_bits_62},
     {comb_ready_bits_61},
     {comb_ready_bits_60},
     {comb_ready_bits_59},
     {comb_ready_bits_58},
     {comb_ready_bits_57},
     {comb_ready_bits_56},
     {comb_ready_bits_55},
     {comb_ready_bits_54},
     {comb_ready_bits_53},
     {comb_ready_bits_52},
     {comb_ready_bits_51},
     {comb_ready_bits_50},
     {comb_ready_bits_49},
     {comb_ready_bits_48},
     {comb_ready_bits_47},
     {comb_ready_bits_46},
     {comb_ready_bits_45},
     {comb_ready_bits_44},
     {comb_ready_bits_43},
     {comb_ready_bits_42},
     {comb_ready_bits_41},
     {comb_ready_bits_40},
     {comb_ready_bits_39},
     {comb_ready_bits_38},
     {comb_ready_bits_37},
     {comb_ready_bits_36},
     {comb_ready_bits_35},
     {comb_ready_bits_34},
     {comb_ready_bits_33},
     {comb_ready_bits_32},
     {comb_ready_bits_31},
     {comb_ready_bits_30},
     {comb_ready_bits_29},
     {comb_ready_bits_28},
     {comb_ready_bits_27},
     {comb_ready_bits_26},
     {comb_ready_bits_25},
     {comb_ready_bits_24},
     {comb_ready_bits_23},
     {comb_ready_bits_22},
     {comb_ready_bits_21},
     {comb_ready_bits_20},
     {comb_ready_bits_19},
     {comb_ready_bits_18},
     {comb_ready_bits_17},
     {comb_ready_bits_16},
     {comb_ready_bits_15},
     {comb_ready_bits_14},
     {comb_ready_bits_13},
     {comb_ready_bits_12},
     {comb_ready_bits_11},
     {comb_ready_bits_10},
     {comb_ready_bits_9},
     {comb_ready_bits_8},
     {comb_ready_bits_7},
     {comb_ready_bits_6},
     {comb_ready_bits_5},
     {comb_ready_bits_4},
     {comb_ready_bits_3},
     {comb_ready_bits_2},
     {comb_ready_bits_1},
     {comb_ready_bits_0}};
  assign io_decoded_fetch_packet_ready_0 =
    _free_list_io_can_allocate & ~_RAT_io_checkpoints_full
    & io_renamed_decoded_fetch_packet_ready;
  always @(posedge clock) begin
    renamed_decoded_fetch_packet_bits_REG_fetch_PC <=
      io_decoded_fetch_packet_bits_fetch_PC;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ready_bits_RS1_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ready_bits_RS2_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RD_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_ROB_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_portID;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_IS_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_is_load <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_is_load;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_0_is_store <=
      io_decoded_fetch_packet_bits_decoded_instruction_0_is_store;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ready_bits_RS1_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ready_bits_RS2_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RD_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_ROB_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_portID;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_IS_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_is_load <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_is_load;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_1_is_store <=
      io_decoded_fetch_packet_bits_decoded_instruction_1_is_store;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ready_bits_RS1_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ready_bits_RS2_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RD_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_ROB_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_portID;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_IS_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_is_load <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_is_load;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_2_is_store <=
      io_decoded_fetch_packet_bits_decoded_instruction_2_is_store;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ready_bits_RS1_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ready_bits_RS2_ready <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RD_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS1_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS2_valid <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_FUNCT3 <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_packet_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_ROB_index <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_instructionType <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_portID <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_portID;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_RS_type <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_ALU <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_branch_unit <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_needs_CSRs <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_SUBTRACT <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_MULTIPLY <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_IS_IMM <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_is_load <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_is_load;
    renamed_decoded_fetch_packet_bits_REG_decoded_instruction_3_is_store <=
      io_decoded_fetch_packet_bits_decoded_instruction_3_is_store;
    renamed_decoded_fetch_packet_bits_REG_valid_bits_0 <=
      io_decoded_fetch_packet_bits_valid_bits_0;
    renamed_decoded_fetch_packet_bits_REG_valid_bits_1 <=
      io_decoded_fetch_packet_bits_valid_bits_1;
    renamed_decoded_fetch_packet_bits_REG_valid_bits_2 <=
      io_decoded_fetch_packet_bits_valid_bits_2;
    renamed_decoded_fetch_packet_bits_REG_valid_bits_3 <=
      io_decoded_fetch_packet_bits_valid_bits_3;
    renamed_decoded_fetch_packet_valid_REG <= fire;
    renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_REG <=
      _free_list_io_renamed_values_0;
    renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_REG <=
      _free_list_io_renamed_values_1;
    renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_REG <=
      _free_list_io_renamed_values_2;
    renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_REG <=
      _free_list_io_renamed_values_3;
    renamed_decoded_fetch_packet_bits_free_list_front_pointer_REG <=
      _free_list_io_free_list_front_pointer;
    REG <= io_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
    REG_1 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    REG_2 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
    REG_3 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_RS1_1_REG <= _free_list_io_renamed_values_0;
    REG_4 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
    REG_5 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    REG_6 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
    REG_7 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_RS2_1_REG <= _free_list_io_renamed_values_0;
    REG_8 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
    REG_9 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    REG_10 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
    REG_11 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_RS1_2_REG <= _free_list_io_renamed_values_0;
    REG_12 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
    REG_13 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    REG_14 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
    REG_15 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_RS2_2_REG <= _free_list_io_renamed_values_0;
    REG_16 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
    REG_17 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    REG_18 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
    REG_19 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
    renamed_RS1_2_REG_1 <= _free_list_io_renamed_values_1;
    REG_20 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
    REG_21 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    REG_22 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
    REG_23 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
    renamed_RS2_2_REG_1 <= _free_list_io_renamed_values_1;
    REG_24 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
    REG_25 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    REG_26 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
    REG_27 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_RS1_3_REG <= _free_list_io_renamed_values_0;
    REG_28 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
    REG_29 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
    REG_30 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
    REG_31 <= io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
    renamed_RS2_3_REG <= _free_list_io_renamed_values_0;
    REG_32 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
    REG_33 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    REG_34 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
    REG_35 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
    renamed_RS1_3_REG_1 <= _free_list_io_renamed_values_1;
    REG_36 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
    REG_37 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
    REG_38 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
    REG_39 <= io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
    renamed_RS2_3_REG_1 <= _free_list_io_renamed_values_1;
    REG_40 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
    REG_41 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
    REG_42 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
    REG_43 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
    renamed_RS1_3_REG_2 <= _free_list_io_renamed_values_2;
    REG_44 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
    REG_45 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
    REG_46 <= io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
    REG_47 <= io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
    renamed_RS2_3_REG_2 <= _free_list_io_renamed_values_2;
    renamed_decoded_fetch_packet_bits_RAT_index_REG <= _RAT_io_active_checkpoint_value;
    if (reset) begin
      ready_memory_1 <= 1'h0;
      ready_memory_2 <= 1'h0;
      ready_memory_3 <= 1'h0;
      ready_memory_4 <= 1'h0;
      ready_memory_5 <= 1'h0;
      ready_memory_6 <= 1'h0;
      ready_memory_7 <= 1'h0;
      ready_memory_8 <= 1'h0;
      ready_memory_9 <= 1'h0;
      ready_memory_10 <= 1'h0;
      ready_memory_11 <= 1'h0;
      ready_memory_12 <= 1'h0;
      ready_memory_13 <= 1'h0;
      ready_memory_14 <= 1'h0;
      ready_memory_15 <= 1'h0;
      ready_memory_16 <= 1'h0;
      ready_memory_17 <= 1'h0;
      ready_memory_18 <= 1'h0;
      ready_memory_19 <= 1'h0;
      ready_memory_20 <= 1'h0;
      ready_memory_21 <= 1'h0;
      ready_memory_22 <= 1'h0;
      ready_memory_23 <= 1'h0;
      ready_memory_24 <= 1'h0;
      ready_memory_25 <= 1'h0;
      ready_memory_26 <= 1'h0;
      ready_memory_27 <= 1'h0;
      ready_memory_28 <= 1'h0;
      ready_memory_29 <= 1'h0;
      ready_memory_30 <= 1'h0;
      ready_memory_31 <= 1'h0;
      ready_memory_32 <= 1'h0;
      ready_memory_33 <= 1'h0;
      ready_memory_34 <= 1'h0;
      ready_memory_35 <= 1'h0;
      ready_memory_36 <= 1'h0;
      ready_memory_37 <= 1'h0;
      ready_memory_38 <= 1'h0;
      ready_memory_39 <= 1'h0;
      ready_memory_40 <= 1'h0;
      ready_memory_41 <= 1'h0;
      ready_memory_42 <= 1'h0;
      ready_memory_43 <= 1'h0;
      ready_memory_44 <= 1'h0;
      ready_memory_45 <= 1'h0;
      ready_memory_46 <= 1'h0;
      ready_memory_47 <= 1'h0;
      ready_memory_48 <= 1'h0;
      ready_memory_49 <= 1'h0;
      ready_memory_50 <= 1'h0;
      ready_memory_51 <= 1'h0;
      ready_memory_52 <= 1'h0;
      ready_memory_53 <= 1'h0;
      ready_memory_54 <= 1'h0;
      ready_memory_55 <= 1'h0;
      ready_memory_56 <= 1'h0;
      ready_memory_57 <= 1'h0;
      ready_memory_58 <= 1'h0;
      ready_memory_59 <= 1'h0;
      ready_memory_60 <= 1'h0;
      ready_memory_61 <= 1'h0;
      ready_memory_62 <= 1'h0;
      ready_memory_63 <= 1'h0;
      ready_memory_64 <= 1'h0;
      ready_memory_65 <= 1'h0;
    end
    else begin
      ready_memory_1 <= comb_ready_bits_1;
      ready_memory_2 <= comb_ready_bits_2;
      ready_memory_3 <= comb_ready_bits_3;
      ready_memory_4 <= comb_ready_bits_4;
      ready_memory_5 <= comb_ready_bits_5;
      ready_memory_6 <= comb_ready_bits_6;
      ready_memory_7 <= comb_ready_bits_7;
      ready_memory_8 <= comb_ready_bits_8;
      ready_memory_9 <= comb_ready_bits_9;
      ready_memory_10 <= comb_ready_bits_10;
      ready_memory_11 <= comb_ready_bits_11;
      ready_memory_12 <= comb_ready_bits_12;
      ready_memory_13 <= comb_ready_bits_13;
      ready_memory_14 <= comb_ready_bits_14;
      ready_memory_15 <= comb_ready_bits_15;
      ready_memory_16 <= comb_ready_bits_16;
      ready_memory_17 <= comb_ready_bits_17;
      ready_memory_18 <= comb_ready_bits_18;
      ready_memory_19 <= comb_ready_bits_19;
      ready_memory_20 <= comb_ready_bits_20;
      ready_memory_21 <= comb_ready_bits_21;
      ready_memory_22 <= comb_ready_bits_22;
      ready_memory_23 <= comb_ready_bits_23;
      ready_memory_24 <= comb_ready_bits_24;
      ready_memory_25 <= comb_ready_bits_25;
      ready_memory_26 <= comb_ready_bits_26;
      ready_memory_27 <= comb_ready_bits_27;
      ready_memory_28 <= comb_ready_bits_28;
      ready_memory_29 <= comb_ready_bits_29;
      ready_memory_30 <= comb_ready_bits_30;
      ready_memory_31 <= comb_ready_bits_31;
      ready_memory_32 <= comb_ready_bits_32;
      ready_memory_33 <= comb_ready_bits_33;
      ready_memory_34 <= comb_ready_bits_34;
      ready_memory_35 <= comb_ready_bits_35;
      ready_memory_36 <= comb_ready_bits_36;
      ready_memory_37 <= comb_ready_bits_37;
      ready_memory_38 <= comb_ready_bits_38;
      ready_memory_39 <= comb_ready_bits_39;
      ready_memory_40 <= comb_ready_bits_40;
      ready_memory_41 <= comb_ready_bits_41;
      ready_memory_42 <= comb_ready_bits_42;
      ready_memory_43 <= comb_ready_bits_43;
      ready_memory_44 <= comb_ready_bits_44;
      ready_memory_45 <= comb_ready_bits_45;
      ready_memory_46 <= comb_ready_bits_46;
      ready_memory_47 <= comb_ready_bits_47;
      ready_memory_48 <= comb_ready_bits_48;
      ready_memory_49 <= comb_ready_bits_49;
      ready_memory_50 <= comb_ready_bits_50;
      ready_memory_51 <= comb_ready_bits_51;
      ready_memory_52 <= comb_ready_bits_52;
      ready_memory_53 <= comb_ready_bits_53;
      ready_memory_54 <= comb_ready_bits_54;
      ready_memory_55 <= comb_ready_bits_55;
      ready_memory_56 <= comb_ready_bits_56;
      ready_memory_57 <= comb_ready_bits_57;
      ready_memory_58 <= comb_ready_bits_58;
      ready_memory_59 <= comb_ready_bits_59;
      ready_memory_60 <= comb_ready_bits_60;
      ready_memory_61 <= comb_ready_bits_61;
      ready_memory_62 <= comb_ready_bits_62;
      ready_memory_63 <= comb_ready_bits_63;
      ready_memory_64 <= comb_ready_bits_64;
      ready_memory_65 <= comb_ready_bits_65;
    end
  end // always @(posedge)
  free_list free_list (
    .clock                                  (clock),
    .reset                                  (reset),
    .io_rename_valid_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_0_RD) & fire),
    .io_rename_valid_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_1_RD) & fire),
    .io_rename_valid_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_2_RD) & fire),
    .io_rename_valid_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_3_RD) & fire),
    .io_renamed_values_0                    (_free_list_io_renamed_values_0),
    .io_renamed_values_1                    (_free_list_io_renamed_values_1),
    .io_renamed_values_2                    (_free_list_io_renamed_values_2),
    .io_renamed_values_3                    (_free_list_io_renamed_values_3),
    .io_commit_valid                        (io_commit_valid),
    .io_commit_bits_is_misprediction        (io_commit_bits_is_misprediction),
    .io_commit_bits_free_list_front_pointer (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (io_commit_bits_RD_valid_3),
    .io_free_list_front_pointer             (_free_list_io_free_list_front_pointer),
    .io_can_allocate                        (_free_list_io_can_allocate)
  );
  WAW_handler WAW_handler (
    .io_decoder_RD_valid_bits_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid & fire),
    .io_decoder_RD_valid_bits_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid & fire),
    .io_decoder_RD_valid_bits_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid & fire),
    .io_decoder_RD_valid_bits_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid & fire),
    .io_decoder_RD_values_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD[4:0]),
    .io_decoder_RD_values_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD[4:0]),
    .io_decoder_RD_values_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD[4:0]),
    .io_decoder_RD_values_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD[4:0]),
    .io_free_list_RD_values_0   (_free_list_io_renamed_values_0),
    .io_free_list_RD_values_1   (_free_list_io_renamed_values_1),
    .io_free_list_RD_values_2   (_free_list_io_renamed_values_2),
    .io_free_list_RD_values_3   (_free_list_io_renamed_values_3),
    .io_RAT_wr_en_0             (_WAW_handler_io_RAT_wr_en_0),
    .io_RAT_wr_en_1             (_WAW_handler_io_RAT_wr_en_1),
    .io_RAT_wr_en_2             (_WAW_handler_io_RAT_wr_en_2),
    .io_RAT_wr_en_3             (_WAW_handler_io_RAT_wr_en_3),
    .io_RAT_RD_values_0         (_WAW_handler_io_RAT_RD_values_0),
    .io_RAT_RD_values_1         (_WAW_handler_io_RAT_RD_values_1),
    .io_RAT_RD_values_2         (_WAW_handler_io_RAT_RD_values_2),
    .io_RAT_RD_values_3         (_WAW_handler_io_RAT_RD_values_3),
    .io_FL_RD_values_0          (_WAW_handler_io_FL_RD_values_0),
    .io_FL_RD_values_1          (_WAW_handler_io_FL_RD_values_1),
    .io_FL_RD_values_2          (_WAW_handler_io_FL_RD_values_2),
    .io_FL_RD_values_3          (_WAW_handler_io_FL_RD_values_3)
  );
  RAT RAT (
    .clock                       (clock),
    .reset                       (reset),
    .io_instruction_RS1_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1[4:0]),
    .io_instruction_RS1_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1[4:0]),
    .io_instruction_RS1_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1[4:0]),
    .io_instruction_RS1_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1[4:0]),
    .io_instruction_RS2_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2[4:0]),
    .io_instruction_RS2_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2[4:0]),
    .io_instruction_RS2_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2[4:0]),
    .io_instruction_RS2_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2[4:0]),
    .io_instruction_RD_0         (_WAW_handler_io_RAT_RD_values_0),
    .io_instruction_RD_1         (_WAW_handler_io_RAT_RD_values_1),
    .io_instruction_RD_2         (_WAW_handler_io_RAT_RD_values_2),
    .io_instruction_RD_3         (_WAW_handler_io_RAT_RD_values_3),
    .io_free_list_wr_en_0        (_WAW_handler_io_RAT_wr_en_0),
    .io_free_list_wr_en_1        (_WAW_handler_io_RAT_wr_en_1),
    .io_free_list_wr_en_2        (_WAW_handler_io_RAT_wr_en_2),
    .io_free_list_wr_en_3        (_WAW_handler_io_RAT_wr_en_3),
    .io_free_list_RD_0           (_WAW_handler_io_FL_RD_values_0),
    .io_free_list_RD_1           (_WAW_handler_io_FL_RD_values_1),
    .io_free_list_RD_2           (_WAW_handler_io_FL_RD_values_2),
    .io_free_list_RD_3           (_WAW_handler_io_FL_RD_values_3),
    .io_create_checkpoint
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
       & io_decoded_fetch_packet_bits_valid_bits_0 & fire
       | io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
       & io_decoded_fetch_packet_bits_valid_bits_1 & fire
       | io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
       & io_decoded_fetch_packet_bits_valid_bits_2 & fire
       | io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
       & io_decoded_fetch_packet_bits_valid_bits_3 & fire),
    .io_restore_checkpoint       (io_commit_valid & io_commit_bits_is_misprediction),
    .io_free_checkpoint
      (io_commit_valid & ~io_commit_bits_is_misprediction & (|io_commit_bits_br_type)),
    .io_restore_checkpoint_value (io_commit_bits_RAT_index),
    .io_active_checkpoint_value  (_RAT_io_active_checkpoint_value),
    .io_checkpoints_full         (_RAT_io_checkpoints_full),
    .io_RAT_RS1_0                (renamed_RS1_0),
    .io_RAT_RS1_1                (_RAT_io_RAT_RS1_1),
    .io_RAT_RS1_2                (_RAT_io_RAT_RS1_2),
    .io_RAT_RS1_3                (_RAT_io_RAT_RS1_3),
    .io_RAT_RS2_0                (renamed_RS2_0),
    .io_RAT_RS2_1                (_RAT_io_RAT_RS2_1),
    .io_RAT_RS2_2                (_RAT_io_RAT_RS2_2),
    .io_RAT_RS2_3                (_RAT_io_RAT_RS2_3)
  );
  Queue1_decoded_fetch_packet renamed_decoded_fetch_packet_skid_buffer (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_ready
      (renamed_decoded_fetch_packet_ready),
    .io_enq_valid
      (renamed_decoded_fetch_packet_valid),
    .io_enq_bits_fetch_PC
      (renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RD
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_enq_bits_decoded_instruction_0_is_load
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_enq_bits_decoded_instruction_0_is_store
      (renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RD
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_enq_bits_decoded_instruction_1_is_load
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_enq_bits_decoded_instruction_1_is_store
      (renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RD
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_enq_bits_decoded_instruction_2_is_load
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_enq_bits_decoded_instruction_2_is_store
      (renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RD
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_enq_bits_decoded_instruction_3_is_load
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_enq_bits_decoded_instruction_3_is_store
      (renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_enq_bits_valid_bits_0
      (renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1
      (renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2
      (renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3
      (renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_enq_bits_RAT_index
      (renamed_decoded_fetch_packet_bits_RAT_index),
    .io_enq_bits_free_list_front_pointer
      (renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_deq_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_deq_valid
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_valid),
    .io_deq_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_0_RD
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_deq_bits_decoded_instruction_0_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_1_RD
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_deq_bits_decoded_instruction_1_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_2_RD
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_deq_bits_decoded_instruction_2_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready (/* unused */),
    .io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready (/* unused */),
    .io_deq_bits_decoded_instruction_3_RD
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_deq_bits_decoded_instruction_3_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_deq_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_RAT_index
      (io_renamed_decoded_fetch_packet_bits_RAT_index),
    .io_deq_bits_free_list_front_pointer
      (io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  assign io_decoded_fetch_packet_ready = io_decoded_fetch_packet_ready_0;
  assign io_renamed_decoded_fetch_packet_valid =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_0_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_1_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_2_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready =
    _GEN_458[_renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2 =
    _renamed_decoded_fetch_packet_skid_buffer_io_deq_bits_decoded_instruction_3_RS2;
endmodule

module frontend(
  input         clock,
                reset,
                io_flush,
                io_memory_request_ready,
  output        io_memory_request_valid,
  output [31:0] io_memory_request_bits_addr,
                io_memory_request_bits_wr_data,
  output        io_memory_request_bits_wr_en,
                io_memory_response_ready,
  input         io_memory_response_valid,
  input  [31:0] io_memory_response_bits_fetch_PC,
  input         io_memory_response_bits_valid_bits_0,
                io_memory_response_bits_valid_bits_1,
                io_memory_response_bits_valid_bits_2,
                io_memory_response_bits_valid_bits_3,
  input  [31:0] io_memory_response_bits_instructions_0_instruction,
  input  [3:0]  io_memory_response_bits_instructions_0_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_0_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_1_instruction,
  input  [3:0]  io_memory_response_bits_instructions_1_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_1_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_2_instruction,
  input  [3:0]  io_memory_response_bits_instructions_2_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_2_ROB_index,
  input  [31:0] io_memory_response_bits_instructions_3_instruction,
  input  [3:0]  io_memory_response_bits_instructions_3_packet_index,
  input  [5:0]  io_memory_response_bits_instructions_3_ROB_index,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [3:0]  io_commit_bits_RAT_index,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_predictions_ready,
  output        io_predictions_valid,
                io_predictions_bits_valid,
  output [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  output        io_predictions_bits_T_NT,
  output [2:0]  io_predictions_bits_br_type,
  output [15:0] io_predictions_bits_GHR,
  output [6:0]  io_predictions_bits_NEXT,
                io_predictions_bits_TOS,
  output [1:0]  io_predictions_bits_dominant_index,
  output [31:0] io_predictions_bits_resolved_PC,
  input         io_renamed_decoded_fetch_packet_ready,
  output        io_renamed_decoded_fetch_packet_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store,
                io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_RAT_index,
  output [7:0]  io_renamed_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  output        io_revert_valid,
  output [31:0] io_revert_bits_PC
);

  wire        _rename_io_decoded_fetch_packet_ready;
  wire        _FTQ_queue_io_in_ready;
  wire        _instruction_queue_io_in_ready;
  wire        _instruction_queue_io_out_valid;
  wire [31:0] _instruction_queue_io_out_bits_fetch_PC;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RD_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid;
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_0_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_packet_index;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_0_ROB_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_0_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_IS_IMM;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_is_load;
  wire        _instruction_queue_io_out_bits_decoded_instruction_0_is_store;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RD_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid;
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_1_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_packet_index;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_1_ROB_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_1_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_IS_IMM;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_is_load;
  wire        _instruction_queue_io_out_bits_decoded_instruction_1_is_store;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RD_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid;
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_2_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_packet_index;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_2_ROB_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_2_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_IS_IMM;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_is_load;
  wire        _instruction_queue_io_out_bits_decoded_instruction_2_is_store;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RD;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RD_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS1;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid;
  wire [6:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS2;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid;
  wire [20:0] _instruction_queue_io_out_bits_decoded_instruction_3_IMM;
  wire [2:0]  _instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_packet_index;
  wire [5:0]  _instruction_queue_io_out_bits_decoded_instruction_3_ROB_index;
  wire [4:0]  _instruction_queue_io_out_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_portID;
  wire [1:0]  _instruction_queue_io_out_bits_decoded_instruction_3_RS_type;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_IS_IMM;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_is_load;
  wire        _instruction_queue_io_out_bits_decoded_instruction_3_is_store;
  wire        _instruction_queue_io_out_bits_valid_bits_0;
  wire        _instruction_queue_io_out_bits_valid_bits_1;
  wire        _instruction_queue_io_out_bits_valid_bits_2;
  wire        _instruction_queue_io_out_bits_valid_bits_3;
  wire [3:0]  _instruction_queue_io_out_bits_RAT_index;
  wire [7:0]  _instruction_queue_io_out_bits_free_list_front_pointer;
  wire        _decoders_io_fetch_packet_ready;
  wire        _decoders_io_predictions_in_ready;
  wire        _decoders_io_decoded_fetch_packet_valid;
  wire [31:0] _decoders_io_decoded_fetch_packet_bits_fetch_PC;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_load;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_store;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_load;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_store;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_load;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_store;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
  wire [6:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
  wire [20:0] _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
  wire [2:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
  wire [5:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;
  wire [4:0]
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID;
  wire [1:0]  _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
  wire
    _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_load;
  wire        _decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_store;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_0;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_1;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_2;
  wire        _decoders_io_decoded_fetch_packet_bits_valid_bits_3;
  wire [3:0]  _decoders_io_decoded_fetch_packet_bits_RAT_index;
  wire [7:0]  _decoders_io_decoded_fetch_packet_bits_free_list_front_pointer;
  wire        _decoders_io_predictions_out_valid;
  wire        _decoders_io_predictions_out_bits_valid;
  wire [31:0] _decoders_io_predictions_out_bits_fetch_PC;
  wire        _decoders_io_predictions_out_bits_is_misprediction;
  wire [31:0] _decoders_io_predictions_out_bits_predicted_PC;
  wire        _decoders_io_predictions_out_bits_T_NT;
  wire [2:0]  _decoders_io_predictions_out_bits_br_type;
  wire [15:0] _decoders_io_predictions_out_bits_GHR;
  wire [6:0]  _decoders_io_predictions_out_bits_NEXT;
  wire [6:0]  _decoders_io_predictions_out_bits_TOS;
  wire [1:0]  _decoders_io_predictions_out_bits_dominant_index;
  wire [31:0] _decoders_io_predictions_out_bits_resolved_PC;
  wire        _instruction_fetch_io_fetch_packet_valid;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_fetch_PC;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_0;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_1;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_2;
  wire        _instruction_fetch_io_fetch_packet_bits_valid_bits_3;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_0_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_1_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_2_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index;
  wire [31:0] _instruction_fetch_io_fetch_packet_bits_instructions_3_instruction;
  wire [3:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index;
  wire [5:0]  _instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index;
  wire        _instruction_fetch_io_predictions_valid;
  wire        _instruction_fetch_io_predictions_bits_valid;
  wire [31:0] _instruction_fetch_io_predictions_bits_fetch_PC;
  wire        _instruction_fetch_io_predictions_bits_is_misprediction;
  wire [31:0] _instruction_fetch_io_predictions_bits_predicted_PC;
  wire        _instruction_fetch_io_predictions_bits_T_NT;
  wire [2:0]  _instruction_fetch_io_predictions_bits_br_type;
  wire [15:0] _instruction_fetch_io_predictions_bits_GHR;
  wire [6:0]  _instruction_fetch_io_predictions_bits_NEXT;
  wire [6:0]  _instruction_fetch_io_predictions_bits_TOS;
  wire [1:0]  _instruction_fetch_io_predictions_bits_dominant_index;
  wire [31:0] _instruction_fetch_io_predictions_bits_resolved_PC;
  instruction_fetch instruction_fetch (
    .clock                                               (clock),
    .reset                                               (reset),
    .io_flush                                            (io_flush),
    .io_commit_valid                                     (io_commit_valid),
    .io_commit_bits_fetch_PC                             (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                                 (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                            (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                              (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC                          (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                                  (io_commit_bits_GHR),
    .io_commit_bits_TOS                                  (io_commit_bits_TOS),
    .io_commit_bits_NEXT                                 (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index                            (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                                 (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                                 (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                                 (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                                 (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0                           (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1                           (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2                           (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3                           (io_commit_bits_RD_valid_3),
    .io_memory_response_ready                            (io_memory_response_ready),
    .io_memory_response_valid                            (io_memory_response_valid),
    .io_memory_response_bits_fetch_PC
      (io_memory_response_bits_fetch_PC),
    .io_memory_response_bits_valid_bits_0
      (io_memory_response_bits_valid_bits_0),
    .io_memory_response_bits_valid_bits_1
      (io_memory_response_bits_valid_bits_1),
    .io_memory_response_bits_valid_bits_2
      (io_memory_response_bits_valid_bits_2),
    .io_memory_response_bits_valid_bits_3
      (io_memory_response_bits_valid_bits_3),
    .io_memory_response_bits_instructions_0_instruction
      (io_memory_response_bits_instructions_0_instruction),
    .io_memory_response_bits_instructions_0_packet_index
      (io_memory_response_bits_instructions_0_packet_index),
    .io_memory_response_bits_instructions_0_ROB_index
      (io_memory_response_bits_instructions_0_ROB_index),
    .io_memory_response_bits_instructions_1_instruction
      (io_memory_response_bits_instructions_1_instruction),
    .io_memory_response_bits_instructions_1_packet_index
      (io_memory_response_bits_instructions_1_packet_index),
    .io_memory_response_bits_instructions_1_ROB_index
      (io_memory_response_bits_instructions_1_ROB_index),
    .io_memory_response_bits_instructions_2_instruction
      (io_memory_response_bits_instructions_2_instruction),
    .io_memory_response_bits_instructions_2_packet_index
      (io_memory_response_bits_instructions_2_packet_index),
    .io_memory_response_bits_instructions_2_ROB_index
      (io_memory_response_bits_instructions_2_ROB_index),
    .io_memory_response_bits_instructions_3_instruction
      (io_memory_response_bits_instructions_3_instruction),
    .io_memory_response_bits_instructions_3_packet_index
      (io_memory_response_bits_instructions_3_packet_index),
    .io_memory_response_bits_instructions_3_ROB_index
      (io_memory_response_bits_instructions_3_ROB_index),
    .io_memory_request_ready                             (io_memory_request_ready),
    .io_memory_request_valid                             (io_memory_request_valid),
    .io_memory_request_bits_addr                         (io_memory_request_bits_addr),
    .io_memory_request_bits_wr_data                      (io_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en                        (io_memory_request_bits_wr_en),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_predictions_ready
      (_decoders_io_predictions_in_ready),
    .io_predictions_valid
      (_instruction_fetch_io_predictions_valid),
    .io_predictions_bits_valid
      (_instruction_fetch_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (_instruction_fetch_io_predictions_bits_fetch_PC),
    .io_predictions_bits_is_misprediction
      (_instruction_fetch_io_predictions_bits_is_misprediction),
    .io_predictions_bits_predicted_PC
      (_instruction_fetch_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT
      (_instruction_fetch_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_instruction_fetch_io_predictions_bits_br_type),
    .io_predictions_bits_GHR
      (_instruction_fetch_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT
      (_instruction_fetch_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS
      (_instruction_fetch_io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (_instruction_fetch_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (_instruction_fetch_io_predictions_bits_resolved_PC),
    .io_revert_valid                                     (io_revert_valid),
    .io_revert_bits_PC                                   (io_revert_bits_PC)
  );
  fetch_packet_decoder decoders (
    .clock                                                                   (clock),
    .reset                                                                   (reset),
    .io_flush                                                                (io_flush),
    .io_fetch_packet_ready
      (_decoders_io_fetch_packet_ready),
    .io_fetch_packet_valid
      (_instruction_fetch_io_fetch_packet_valid),
    .io_fetch_packet_bits_fetch_PC
      (_instruction_fetch_io_fetch_packet_bits_fetch_PC),
    .io_fetch_packet_bits_valid_bits_0
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_0),
    .io_fetch_packet_bits_valid_bits_1
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_1),
    .io_fetch_packet_bits_valid_bits_2
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_2),
    .io_fetch_packet_bits_valid_bits_3
      (_instruction_fetch_io_fetch_packet_bits_valid_bits_3),
    .io_fetch_packet_bits_instructions_0_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_instruction),
    .io_fetch_packet_bits_instructions_0_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_packet_index),
    .io_fetch_packet_bits_instructions_0_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_0_ROB_index),
    .io_fetch_packet_bits_instructions_1_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_instruction),
    .io_fetch_packet_bits_instructions_1_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_packet_index),
    .io_fetch_packet_bits_instructions_1_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_1_ROB_index),
    .io_fetch_packet_bits_instructions_2_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_instruction),
    .io_fetch_packet_bits_instructions_2_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_packet_index),
    .io_fetch_packet_bits_instructions_2_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_2_ROB_index),
    .io_fetch_packet_bits_instructions_3_instruction
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_instruction),
    .io_fetch_packet_bits_instructions_3_packet_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_packet_index),
    .io_fetch_packet_bits_instructions_3_ROB_index
      (_instruction_fetch_io_fetch_packet_bits_instructions_3_ROB_index),
    .io_predictions_in_ready
      (_decoders_io_predictions_in_ready),
    .io_predictions_in_valid
      (_instruction_fetch_io_predictions_valid),
    .io_predictions_in_bits_valid
      (_instruction_fetch_io_predictions_bits_valid),
    .io_predictions_in_bits_fetch_PC
      (_instruction_fetch_io_predictions_bits_fetch_PC),
    .io_predictions_in_bits_is_misprediction
      (_instruction_fetch_io_predictions_bits_is_misprediction),
    .io_predictions_in_bits_predicted_PC
      (_instruction_fetch_io_predictions_bits_predicted_PC),
    .io_predictions_in_bits_T_NT
      (_instruction_fetch_io_predictions_bits_T_NT),
    .io_predictions_in_bits_br_type
      (_instruction_fetch_io_predictions_bits_br_type),
    .io_predictions_in_bits_GHR
      (_instruction_fetch_io_predictions_bits_GHR),
    .io_predictions_in_bits_NEXT
      (_instruction_fetch_io_predictions_bits_NEXT),
    .io_predictions_in_bits_TOS
      (_instruction_fetch_io_predictions_bits_TOS),
    .io_predictions_in_bits_dominant_index
      (_instruction_fetch_io_predictions_bits_dominant_index),
    .io_predictions_in_bits_resolved_PC
      (_instruction_fetch_io_predictions_bits_resolved_PC),
    .io_decoded_fetch_packet_ready
      (_instruction_queue_io_in_ready),
    .io_decoded_fetch_packet_valid
      (_decoders_io_decoded_fetch_packet_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),
    .io_decoded_fetch_packet_bits_RAT_index
      (_decoders_io_decoded_fetch_packet_bits_RAT_index),
    .io_decoded_fetch_packet_bits_free_list_front_pointer
      (_decoders_io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_predictions_out_ready
      (_FTQ_queue_io_in_ready),
    .io_predictions_out_valid
      (_decoders_io_predictions_out_valid),
    .io_predictions_out_bits_valid
      (_decoders_io_predictions_out_bits_valid),
    .io_predictions_out_bits_fetch_PC
      (_decoders_io_predictions_out_bits_fetch_PC),
    .io_predictions_out_bits_is_misprediction
      (_decoders_io_predictions_out_bits_is_misprediction),
    .io_predictions_out_bits_predicted_PC
      (_decoders_io_predictions_out_bits_predicted_PC),
    .io_predictions_out_bits_T_NT
      (_decoders_io_predictions_out_bits_T_NT),
    .io_predictions_out_bits_br_type
      (_decoders_io_predictions_out_bits_br_type),
    .io_predictions_out_bits_GHR
      (_decoders_io_predictions_out_bits_GHR),
    .io_predictions_out_bits_NEXT
      (_decoders_io_predictions_out_bits_NEXT),
    .io_predictions_out_bits_TOS
      (_decoders_io_predictions_out_bits_TOS),
    .io_predictions_out_bits_dominant_index
      (_decoders_io_predictions_out_bits_dominant_index),
    .io_predictions_out_bits_resolved_PC
      (_decoders_io_predictions_out_bits_resolved_PC)
  );
  Q_3 instruction_queue (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_in_ready
      (_instruction_queue_io_in_ready),
    .io_in_valid
      (_decoders_io_decoded_fetch_packet_valid & _FTQ_queue_io_in_ready),
    .io_in_bits_fetch_PC
      (_decoders_io_decoded_fetch_packet_bits_fetch_PC),
    .io_in_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_0_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_in_bits_decoded_instruction_0_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_in_bits_decoded_instruction_0_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_in_bits_decoded_instruction_0_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_in_bits_decoded_instruction_0_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_in_bits_decoded_instruction_0_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_in_bits_decoded_instruction_0_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_in_bits_decoded_instruction_0_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_in_bits_decoded_instruction_0_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_in_bits_decoded_instruction_0_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_in_bits_decoded_instruction_0_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_in_bits_decoded_instruction_0_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_in_bits_decoded_instruction_0_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_in_bits_decoded_instruction_0_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_in_bits_decoded_instruction_0_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_in_bits_decoded_instruction_0_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_in_bits_decoded_instruction_0_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_in_bits_decoded_instruction_0_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_in_bits_decoded_instruction_0_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_in_bits_decoded_instruction_0_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_in_bits_decoded_instruction_0_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_in_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_1_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_in_bits_decoded_instruction_1_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_in_bits_decoded_instruction_1_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_in_bits_decoded_instruction_1_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_in_bits_decoded_instruction_1_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_in_bits_decoded_instruction_1_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_in_bits_decoded_instruction_1_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_in_bits_decoded_instruction_1_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_in_bits_decoded_instruction_1_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_in_bits_decoded_instruction_1_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_in_bits_decoded_instruction_1_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_in_bits_decoded_instruction_1_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_in_bits_decoded_instruction_1_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_in_bits_decoded_instruction_1_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_in_bits_decoded_instruction_1_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_in_bits_decoded_instruction_1_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_in_bits_decoded_instruction_1_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_in_bits_decoded_instruction_1_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_in_bits_decoded_instruction_1_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_in_bits_decoded_instruction_1_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_in_bits_decoded_instruction_1_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_in_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_2_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_in_bits_decoded_instruction_2_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_in_bits_decoded_instruction_2_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_in_bits_decoded_instruction_2_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_in_bits_decoded_instruction_2_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_in_bits_decoded_instruction_2_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_in_bits_decoded_instruction_2_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_in_bits_decoded_instruction_2_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_in_bits_decoded_instruction_2_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_in_bits_decoded_instruction_2_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_in_bits_decoded_instruction_2_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_in_bits_decoded_instruction_2_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_in_bits_decoded_instruction_2_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_in_bits_decoded_instruction_2_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_in_bits_decoded_instruction_2_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_in_bits_decoded_instruction_2_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_in_bits_decoded_instruction_2_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_in_bits_decoded_instruction_2_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_in_bits_decoded_instruction_2_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_in_bits_decoded_instruction_2_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_in_bits_decoded_instruction_2_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_in_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_in_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_in_bits_decoded_instruction_3_RD
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_in_bits_decoded_instruction_3_RD_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_in_bits_decoded_instruction_3_RS1
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_in_bits_decoded_instruction_3_RS1_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_in_bits_decoded_instruction_3_RS2
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_in_bits_decoded_instruction_3_RS2_valid
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_in_bits_decoded_instruction_3_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_in_bits_decoded_instruction_3_FUNCT3
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_in_bits_decoded_instruction_3_packet_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_in_bits_decoded_instruction_3_ROB_index
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_in_bits_decoded_instruction_3_instructionType
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_in_bits_decoded_instruction_3_portID
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_in_bits_decoded_instruction_3_RS_type
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_in_bits_decoded_instruction_3_needs_ALU
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_in_bits_decoded_instruction_3_needs_branch_unit
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_in_bits_decoded_instruction_3_needs_CSRs
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_in_bits_decoded_instruction_3_SUBTRACT
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_in_bits_decoded_instruction_3_MULTIPLY
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_in_bits_decoded_instruction_3_IS_IMM
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_in_bits_decoded_instruction_3_is_load
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_in_bits_decoded_instruction_3_is_store
      (_decoders_io_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_in_bits_valid_bits_0
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_0),
    .io_in_bits_valid_bits_1
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_1),
    .io_in_bits_valid_bits_2
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_2),
    .io_in_bits_valid_bits_3
      (_decoders_io_decoded_fetch_packet_bits_valid_bits_3),
    .io_in_bits_RAT_index
      (_decoders_io_decoded_fetch_packet_bits_RAT_index),
    .io_in_bits_free_list_front_pointer
      (_decoders_io_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_out_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_out_valid
      (_instruction_queue_io_out_valid),
    .io_out_bits_fetch_PC
      (_instruction_queue_io_out_bits_fetch_PC),
    .io_out_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_0_RD
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD),
    .io_out_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD_valid),
    .io_out_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1),
    .io_out_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid),
    .io_out_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2),
    .io_out_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid),
    .io_out_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMM),
    .io_out_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3),
    .io_out_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_packet_index),
    .io_out_bits_decoded_instruction_0_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_ROB_index),
    .io_out_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_0_instructionType),
    .io_out_bits_decoded_instruction_0_portID
      (_instruction_queue_io_out_bits_decoded_instruction_0_portID),
    .io_out_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS_type),
    .io_out_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU),
    .io_out_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_out_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_out_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_out_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_out_bits_decoded_instruction_0_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_IMM),
    .io_out_bits_decoded_instruction_0_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_load),
    .io_out_bits_decoded_instruction_0_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_store),
    .io_out_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_1_RD
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD),
    .io_out_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD_valid),
    .io_out_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1),
    .io_out_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid),
    .io_out_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2),
    .io_out_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid),
    .io_out_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMM),
    .io_out_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3),
    .io_out_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_packet_index),
    .io_out_bits_decoded_instruction_1_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_ROB_index),
    .io_out_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_1_instructionType),
    .io_out_bits_decoded_instruction_1_portID
      (_instruction_queue_io_out_bits_decoded_instruction_1_portID),
    .io_out_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS_type),
    .io_out_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU),
    .io_out_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_out_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_out_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_out_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_out_bits_decoded_instruction_1_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_IMM),
    .io_out_bits_decoded_instruction_1_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_load),
    .io_out_bits_decoded_instruction_1_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_store),
    .io_out_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_2_RD
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD),
    .io_out_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD_valid),
    .io_out_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1),
    .io_out_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid),
    .io_out_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2),
    .io_out_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid),
    .io_out_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMM),
    .io_out_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3),
    .io_out_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_packet_index),
    .io_out_bits_decoded_instruction_2_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_ROB_index),
    .io_out_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_2_instructionType),
    .io_out_bits_decoded_instruction_2_portID
      (_instruction_queue_io_out_bits_decoded_instruction_2_portID),
    .io_out_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS_type),
    .io_out_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU),
    .io_out_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_out_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_out_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_out_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_out_bits_decoded_instruction_2_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_IMM),
    .io_out_bits_decoded_instruction_2_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_load),
    .io_out_bits_decoded_instruction_2_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_store),
    .io_out_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_out_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_out_bits_decoded_instruction_3_RD
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD),
    .io_out_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD_valid),
    .io_out_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1),
    .io_out_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid),
    .io_out_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2),
    .io_out_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid),
    .io_out_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMM),
    .io_out_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3),
    .io_out_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_packet_index),
    .io_out_bits_decoded_instruction_3_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_ROB_index),
    .io_out_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_3_instructionType),
    .io_out_bits_decoded_instruction_3_portID
      (_instruction_queue_io_out_bits_decoded_instruction_3_portID),
    .io_out_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS_type),
    .io_out_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU),
    .io_out_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_out_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_out_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_out_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_out_bits_decoded_instruction_3_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_IMM),
    .io_out_bits_decoded_instruction_3_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_load),
    .io_out_bits_decoded_instruction_3_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_store),
    .io_out_bits_valid_bits_0
      (_instruction_queue_io_out_bits_valid_bits_0),
    .io_out_bits_valid_bits_1
      (_instruction_queue_io_out_bits_valid_bits_1),
    .io_out_bits_valid_bits_2
      (_instruction_queue_io_out_bits_valid_bits_2),
    .io_out_bits_valid_bits_3
      (_instruction_queue_io_out_bits_valid_bits_3),
    .io_out_bits_RAT_index
      (_instruction_queue_io_out_bits_RAT_index),
    .io_out_bits_free_list_front_pointer
      (_instruction_queue_io_out_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  Q_4 FTQ_queue (
    .clock                       (clock),
    .reset                       (reset),
    .io_in_ready                 (_FTQ_queue_io_in_ready),
    .io_in_valid
      (_decoders_io_predictions_out_valid & _instruction_queue_io_in_ready),
    .io_in_bits_valid            (_decoders_io_predictions_out_bits_valid),
    .io_in_bits_fetch_PC         (_decoders_io_predictions_out_bits_fetch_PC),
    .io_in_bits_is_misprediction (_decoders_io_predictions_out_bits_is_misprediction),
    .io_in_bits_predicted_PC     (_decoders_io_predictions_out_bits_predicted_PC),
    .io_in_bits_T_NT             (_decoders_io_predictions_out_bits_T_NT),
    .io_in_bits_br_type          (_decoders_io_predictions_out_bits_br_type),
    .io_in_bits_GHR              (_decoders_io_predictions_out_bits_GHR),
    .io_in_bits_NEXT             (_decoders_io_predictions_out_bits_NEXT),
    .io_in_bits_TOS              (_decoders_io_predictions_out_bits_TOS),
    .io_in_bits_dominant_index   (_decoders_io_predictions_out_bits_dominant_index),
    .io_in_bits_resolved_PC      (_decoders_io_predictions_out_bits_resolved_PC),
    .io_out_ready                (io_predictions_ready),
    .io_out_valid                (io_predictions_valid),
    .io_out_bits_valid           (io_predictions_bits_valid),
    .io_out_bits_fetch_PC        (io_predictions_bits_fetch_PC),
    .io_out_bits_predicted_PC    (io_predictions_bits_predicted_PC),
    .io_out_bits_T_NT            (io_predictions_bits_T_NT),
    .io_out_bits_br_type         (io_predictions_bits_br_type),
    .io_out_bits_GHR             (io_predictions_bits_GHR),
    .io_out_bits_NEXT            (io_predictions_bits_NEXT),
    .io_out_bits_TOS             (io_predictions_bits_TOS),
    .io_out_bits_dominant_index  (io_predictions_bits_dominant_index),
    .io_out_bits_resolved_PC     (io_predictions_bits_resolved_PC),
    .io_flush                    (io_flush)
  );
  rename rename (
    .clock
      (clock),
    .reset
      (reset),
    .io_flush
      (io_flush),
    .io_commit_valid
      (io_commit_valid),
    .io_commit_bits_fetch_PC
      (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC
      (io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (io_commit_bits_GHR),
    .io_commit_bits_TOS
      (io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (io_commit_bits_NEXT),
    .io_commit_bits_RAT_index
      (io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0
      (io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (io_commit_bits_RD_valid_3),
    .io_decoded_fetch_packet_ready
      (_rename_io_decoded_fetch_packet_ready),
    .io_decoded_fetch_packet_valid
      (_instruction_queue_io_out_valid),
    .io_decoded_fetch_packet_bits_fetch_PC
      (_instruction_queue_io_out_bits_fetch_PC),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_0_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_0_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_0_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_instruction_queue_io_out_bits_decoded_instruction_0_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_0_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_0_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_0_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_0_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_0_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_0_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_1_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_1_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_1_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_instruction_queue_io_out_bits_decoded_instruction_1_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_1_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_1_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_1_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_1_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_1_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_1_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_2_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_2_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_2_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_instruction_queue_io_out_bits_decoded_instruction_2_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_2_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_2_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_2_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_2_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_2_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_2_is_store),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_instruction_queue_io_out_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RD_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS1_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS2_valid),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_instruction_queue_io_out_bits_decoded_instruction_3_FUNCT3),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_packet_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_instruction_queue_io_out_bits_decoded_instruction_3_ROB_index),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_instruction_queue_io_out_bits_decoded_instruction_3_instructionType),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_instruction_queue_io_out_bits_decoded_instruction_3_portID),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_instruction_queue_io_out_bits_decoded_instruction_3_RS_type),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_ALU),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_branch_unit),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_instruction_queue_io_out_bits_decoded_instruction_3_needs_CSRs),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_instruction_queue_io_out_bits_decoded_instruction_3_SUBTRACT),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_instruction_queue_io_out_bits_decoded_instruction_3_MULTIPLY),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_instruction_queue_io_out_bits_decoded_instruction_3_IS_IMM),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_load),
    .io_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (_instruction_queue_io_out_bits_decoded_instruction_3_is_store),
    .io_decoded_fetch_packet_bits_valid_bits_0
      (_instruction_queue_io_out_bits_valid_bits_0),
    .io_decoded_fetch_packet_bits_valid_bits_1
      (_instruction_queue_io_out_bits_valid_bits_1),
    .io_decoded_fetch_packet_bits_valid_bits_2
      (_instruction_queue_io_out_bits_valid_bits_2),
    .io_decoded_fetch_packet_bits_valid_bits_3
      (_instruction_queue_io_out_bits_valid_bits_3),
    .io_decoded_fetch_packet_bits_RAT_index
      (_instruction_queue_io_out_bits_RAT_index),
    .io_decoded_fetch_packet_bits_free_list_front_pointer
      (_instruction_queue_io_out_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_ROB_index
      (io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_ROB_index
      (io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_ROB_index
      (io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_ROB_index
      (io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (io_FU_outputs_3_bits_fetch_packet_index),
    .io_renamed_decoded_fetch_packet_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_renamed_decoded_fetch_packet_valid
      (io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_RAT_index
      (io_renamed_decoded_fetch_packet_bits_RAT_index),
    .io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
      (io_renamed_decoded_fetch_packet_bits_free_list_front_pointer)
  );
endmodule

module RS(
  input         clock,
                reset,
                io_flush,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [6:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [6:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [1:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IS_IMM,
                io_backend_packet_0_bits_is_load,
                io_backend_packet_0_bits_is_store,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [6:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [6:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [1:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IS_IMM,
                io_backend_packet_1_bits_is_load,
                io_backend_packet_1_bits_is_store,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [6:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [6:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [1:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IS_IMM,
                io_backend_packet_2_bits_is_load,
                io_backend_packet_2_bits_is_store,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [6:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [6:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [1:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IS_IMM,
                io_backend_packet_3_bits_is_load,
                io_backend_packet_3_bits_is_store,
                io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
  output        io_RF_inputs_0_valid,
                io_RF_inputs_0_bits_ready_bits_RS1_ready,
                io_RF_inputs_0_bits_ready_bits_RS2_ready,
  output [6:0]  io_RF_inputs_0_bits_RD,
  output        io_RF_inputs_0_bits_RD_valid,
  output [6:0]  io_RF_inputs_0_bits_RS1,
  output        io_RF_inputs_0_bits_RS1_valid,
  output [6:0]  io_RF_inputs_0_bits_RS2,
  output        io_RF_inputs_0_bits_RS2_valid,
  output [20:0] io_RF_inputs_0_bits_IMM,
  output [2:0]  io_RF_inputs_0_bits_FUNCT3,
  output [1:0]  io_RF_inputs_0_bits_packet_index,
  output [5:0]  io_RF_inputs_0_bits_ROB_index,
  output [4:0]  io_RF_inputs_0_bits_instructionType,
  output [1:0]  io_RF_inputs_0_bits_portID,
                io_RF_inputs_0_bits_RS_type,
  output        io_RF_inputs_0_bits_needs_ALU,
                io_RF_inputs_0_bits_needs_branch_unit,
                io_RF_inputs_0_bits_needs_CSRs,
                io_RF_inputs_0_bits_SUBTRACT,
                io_RF_inputs_0_bits_MULTIPLY,
                io_RF_inputs_0_bits_IS_IMM,
                io_RF_inputs_0_bits_is_load,
                io_RF_inputs_0_bits_is_store,
                io_RF_inputs_1_valid,
                io_RF_inputs_1_bits_ready_bits_RS1_ready,
                io_RF_inputs_1_bits_ready_bits_RS2_ready,
  output [6:0]  io_RF_inputs_1_bits_RD,
  output        io_RF_inputs_1_bits_RD_valid,
  output [6:0]  io_RF_inputs_1_bits_RS1,
  output        io_RF_inputs_1_bits_RS1_valid,
  output [6:0]  io_RF_inputs_1_bits_RS2,
  output        io_RF_inputs_1_bits_RS2_valid,
  output [20:0] io_RF_inputs_1_bits_IMM,
  output [2:0]  io_RF_inputs_1_bits_FUNCT3,
  output [1:0]  io_RF_inputs_1_bits_packet_index,
  output [5:0]  io_RF_inputs_1_bits_ROB_index,
  output [4:0]  io_RF_inputs_1_bits_instructionType,
  output [1:0]  io_RF_inputs_1_bits_portID,
                io_RF_inputs_1_bits_RS_type,
  output        io_RF_inputs_1_bits_needs_ALU,
                io_RF_inputs_1_bits_needs_branch_unit,
                io_RF_inputs_1_bits_needs_CSRs,
                io_RF_inputs_1_bits_SUBTRACT,
                io_RF_inputs_1_bits_MULTIPLY,
                io_RF_inputs_1_bits_IS_IMM,
                io_RF_inputs_1_bits_is_load,
                io_RF_inputs_1_bits_is_store,
                io_RF_inputs_2_valid,
                io_RF_inputs_2_bits_ready_bits_RS1_ready,
                io_RF_inputs_2_bits_ready_bits_RS2_ready,
  output [6:0]  io_RF_inputs_2_bits_RD,
  output        io_RF_inputs_2_bits_RD_valid,
  output [6:0]  io_RF_inputs_2_bits_RS1,
  output        io_RF_inputs_2_bits_RS1_valid,
  output [6:0]  io_RF_inputs_2_bits_RS2,
  output        io_RF_inputs_2_bits_RS2_valid,
  output [20:0] io_RF_inputs_2_bits_IMM,
  output [2:0]  io_RF_inputs_2_bits_FUNCT3,
  output [1:0]  io_RF_inputs_2_bits_packet_index,
  output [5:0]  io_RF_inputs_2_bits_ROB_index,
  output [4:0]  io_RF_inputs_2_bits_instructionType,
  output [1:0]  io_RF_inputs_2_bits_portID,
                io_RF_inputs_2_bits_RS_type,
  output        io_RF_inputs_2_bits_needs_ALU,
                io_RF_inputs_2_bits_needs_branch_unit,
                io_RF_inputs_2_bits_needs_CSRs,
                io_RF_inputs_2_bits_SUBTRACT,
                io_RF_inputs_2_bits_MULTIPLY,
                io_RF_inputs_2_bits_IS_IMM,
                io_RF_inputs_2_bits_is_load,
                io_RF_inputs_2_bits_is_store
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IS_IMM;
  reg               reservation_station_0_decoded_instruction_is_load;
  reg               reservation_station_0_decoded_instruction_is_store;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IS_IMM;
  reg               reservation_station_1_decoded_instruction_is_load;
  reg               reservation_station_1_decoded_instruction_is_store;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IS_IMM;
  reg               reservation_station_2_decoded_instruction_is_load;
  reg               reservation_station_2_decoded_instruction_is_store;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IS_IMM;
  reg               reservation_station_3_decoded_instruction_is_load;
  reg               reservation_station_3_decoded_instruction_is_store;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IS_IMM;
  reg               reservation_station_4_decoded_instruction_is_load;
  reg               reservation_station_4_decoded_instruction_is_store;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IS_IMM;
  reg               reservation_station_5_decoded_instruction_is_load;
  reg               reservation_station_5_decoded_instruction_is_store;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IS_IMM;
  reg               reservation_station_6_decoded_instruction_is_load;
  reg               reservation_station_6_decoded_instruction_is_store;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IS_IMM;
  reg               reservation_station_7_decoded_instruction_is_load;
  reg               reservation_station_7_decoded_instruction_is_store;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IS_IMM;
  reg               reservation_station_8_decoded_instruction_is_load;
  reg               reservation_station_8_decoded_instruction_is_store;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IS_IMM;
  reg               reservation_station_9_decoded_instruction_is_load;
  reg               reservation_station_9_decoded_instruction_is_store;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IS_IMM;
  reg               reservation_station_10_decoded_instruction_is_load;
  reg               reservation_station_10_decoded_instruction_is_store;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IS_IMM;
  reg               reservation_station_11_decoded_instruction_is_load;
  reg               reservation_station_11_decoded_instruction_is_store;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IS_IMM;
  reg               reservation_station_12_decoded_instruction_is_load;
  reg               reservation_station_12_decoded_instruction_is_store;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IS_IMM;
  reg               reservation_station_13_decoded_instruction_is_load;
  reg               reservation_station_13_decoded_instruction_is_store;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IS_IMM;
  reg               reservation_station_14_decoded_instruction_is_load;
  reg               reservation_station_14_decoded_instruction_is_store;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IS_IMM;
  reg               reservation_station_15_decoded_instruction_is_load;
  reg               reservation_station_15_decoded_instruction_is_store;
  reg               reservation_station_15_valid;
  wire [15:0]       _allocate_index_T =
    ~{reservation_station_15_valid,
      reservation_station_14_valid,
      reservation_station_13_valid,
      reservation_station_12_valid,
      reservation_station_11_valid,
      reservation_station_10_valid,
      reservation_station_9_valid,
      reservation_station_8_valid,
      reservation_station_7_valid,
      reservation_station_6_valid,
      reservation_station_5_valid,
      reservation_station_4_valid,
      reservation_station_3_valid,
      reservation_station_2_valid,
      reservation_station_1_valid,
      reservation_station_0_valid};
  wire [15:0]       allocate_index_0 =
    _allocate_index_T[0]
      ? 16'h1
      : _allocate_index_T[1]
          ? 16'h2
          : _allocate_index_T[2]
              ? 16'h4
              : _allocate_index_T[3]
                  ? 16'h8
                  : _allocate_index_T[4]
                      ? 16'h10
                      : _allocate_index_T[5]
                          ? 16'h20
                          : _allocate_index_T[6]
                              ? 16'h40
                              : _allocate_index_T[7]
                                  ? 16'h80
                                  : _allocate_index_T[8]
                                      ? 16'h100
                                      : _allocate_index_T[9]
                                          ? 16'h200
                                          : _allocate_index_T[10]
                                              ? 16'h400
                                              : _allocate_index_T[11]
                                                  ? 16'h800
                                                  : _allocate_index_T[12]
                                                      ? 16'h1000
                                                      : _allocate_index_T[13]
                                                          ? 16'h2000
                                                          : _allocate_index_T[14]
                                                              ? 16'h4000
                                                              : {_allocate_index_T[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_1 = ~allocate_index_0;
  wire [15:0]       allocate_index_1 =
    _allocate_index_T[0] & _allocate_index_T_1[0]
      ? 16'h1
      : _allocate_index_T[1] & _allocate_index_T_1[1]
          ? 16'h2
          : _allocate_index_T[2] & _allocate_index_T_1[2]
              ? 16'h4
              : _allocate_index_T[3] & _allocate_index_T_1[3]
                  ? 16'h8
                  : _allocate_index_T[4] & _allocate_index_T_1[4]
                      ? 16'h10
                      : _allocate_index_T[5] & _allocate_index_T_1[5]
                          ? 16'h20
                          : _allocate_index_T[6] & _allocate_index_T_1[6]
                              ? 16'h40
                              : _allocate_index_T[7] & _allocate_index_T_1[7]
                                  ? 16'h80
                                  : _allocate_index_T[8] & _allocate_index_T_1[8]
                                      ? 16'h100
                                      : _allocate_index_T[9] & _allocate_index_T_1[9]
                                          ? 16'h200
                                          : _allocate_index_T[10]
                                            & _allocate_index_T_1[10]
                                              ? 16'h400
                                              : _allocate_index_T[11]
                                                & _allocate_index_T_1[11]
                                                  ? 16'h800
                                                  : _allocate_index_T[12]
                                                    & _allocate_index_T_1[12]
                                                      ? 16'h1000
                                                      : _allocate_index_T[13]
                                                        & _allocate_index_T_1[13]
                                                          ? 16'h2000
                                                          : _allocate_index_T[14]
                                                            & _allocate_index_T_1[14]
                                                              ? 16'h4000
                                                              : {_allocate_index_T[15]
                                                                   & _allocate_index_T_1[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_3 = ~allocate_index_1;
  wire              _GEN = _allocate_index_T[0] & _allocate_index_T_1[0];
  wire              _GEN_0 = _allocate_index_T[1] & _allocate_index_T_1[1];
  wire              _GEN_1 = _allocate_index_T[2] & _allocate_index_T_1[2];
  wire              _GEN_2 = _allocate_index_T[3] & _allocate_index_T_1[3];
  wire              _GEN_3 = _allocate_index_T[4] & _allocate_index_T_1[4];
  wire              _GEN_4 = _allocate_index_T[5] & _allocate_index_T_1[5];
  wire              _GEN_5 = _allocate_index_T[6] & _allocate_index_T_1[6];
  wire              _GEN_6 = _allocate_index_T[7] & _allocate_index_T_1[7];
  wire              _GEN_7 = _allocate_index_T[8] & _allocate_index_T_1[8];
  wire              _GEN_8 = _allocate_index_T[9] & _allocate_index_T_1[9];
  wire              _GEN_9 = _allocate_index_T[10] & _allocate_index_T_1[10];
  wire              _GEN_10 = _allocate_index_T[11] & _allocate_index_T_1[11];
  wire              _GEN_11 = _allocate_index_T[12] & _allocate_index_T_1[12];
  wire              _GEN_12 = _allocate_index_T[13] & _allocate_index_T_1[13];
  wire              _GEN_13 = _allocate_index_T[14] & _allocate_index_T_1[14];
  wire              _GEN_14 = _allocate_index_T[15] & _allocate_index_T_1[15];
  wire [15:0]       allocate_index_2 =
    _GEN & _allocate_index_T_3[0]
      ? 16'h1
      : _GEN_0 & _allocate_index_T_3[1]
          ? 16'h2
          : _GEN_1 & _allocate_index_T_3[2]
              ? 16'h4
              : _GEN_2 & _allocate_index_T_3[3]
                  ? 16'h8
                  : _GEN_3 & _allocate_index_T_3[4]
                      ? 16'h10
                      : _GEN_4 & _allocate_index_T_3[5]
                          ? 16'h20
                          : _GEN_5 & _allocate_index_T_3[6]
                              ? 16'h40
                              : _GEN_6 & _allocate_index_T_3[7]
                                  ? 16'h80
                                  : _GEN_7 & _allocate_index_T_3[8]
                                      ? 16'h100
                                      : _GEN_8 & _allocate_index_T_3[9]
                                          ? 16'h200
                                          : _GEN_9 & _allocate_index_T_3[10]
                                              ? 16'h400
                                              : _GEN_10 & _allocate_index_T_3[11]
                                                  ? 16'h800
                                                  : _GEN_11 & _allocate_index_T_3[12]
                                                      ? 16'h1000
                                                      : _GEN_12 & _allocate_index_T_3[13]
                                                          ? 16'h2000
                                                          : _GEN_13
                                                            & _allocate_index_T_3[14]
                                                              ? 16'h4000
                                                              : {_GEN_14
                                                                   & _allocate_index_T_3[15],
                                                                 15'h0};
  wire [15:0]       _allocate_index_T_5 = ~allocate_index_2;
  wire [15:0]       allocate_index_3 =
    _GEN & _allocate_index_T_3[0] & _allocate_index_T_5[0]
      ? 16'h1
      : _GEN_0 & _allocate_index_T_3[1] & _allocate_index_T_5[1]
          ? 16'h2
          : _GEN_1 & _allocate_index_T_3[2] & _allocate_index_T_5[2]
              ? 16'h4
              : _GEN_2 & _allocate_index_T_3[3] & _allocate_index_T_5[3]
                  ? 16'h8
                  : _GEN_3 & _allocate_index_T_3[4] & _allocate_index_T_5[4]
                      ? 16'h10
                      : _GEN_4 & _allocate_index_T_3[5] & _allocate_index_T_5[5]
                          ? 16'h20
                          : _GEN_5 & _allocate_index_T_3[6] & _allocate_index_T_5[6]
                              ? 16'h40
                              : _GEN_6 & _allocate_index_T_3[7] & _allocate_index_T_5[7]
                                  ? 16'h80
                                  : _GEN_7 & _allocate_index_T_3[8]
                                    & _allocate_index_T_5[8]
                                      ? 16'h100
                                      : _GEN_8 & _allocate_index_T_3[9]
                                        & _allocate_index_T_5[9]
                                          ? 16'h200
                                          : _GEN_9 & _allocate_index_T_3[10]
                                            & _allocate_index_T_5[10]
                                              ? 16'h400
                                              : _GEN_10 & _allocate_index_T_3[11]
                                                & _allocate_index_T_5[11]
                                                  ? 16'h800
                                                  : _GEN_11 & _allocate_index_T_3[12]
                                                    & _allocate_index_T_5[12]
                                                      ? 16'h1000
                                                      : _GEN_12 & _allocate_index_T_3[13]
                                                        & _allocate_index_T_5[13]
                                                          ? 16'h2000
                                                          : _GEN_13
                                                            & _allocate_index_T_3[14]
                                                            & _allocate_index_T_5[14]
                                                              ? 16'h4000
                                                              : {_GEN_14
                                                                   & _allocate_index_T_3[15]
                                                                   & _allocate_index_T_5[15],
                                                                 15'h0};
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_0_bits_RD_valid & io_FU_outputs_0_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_1_bits_RD_valid & io_FU_outputs_1_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_2_bits_RD_valid & io_FU_outputs_2_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_3_bits_RD_valid & io_FU_outputs_3_valid;
  wire              schedulable_instructions_0 =
    (reservation_station_0_decoded_instruction_ready_bits_RS1_ready | RS1_match_0
     | ~reservation_station_0_decoded_instruction_RS1_valid)
    & (reservation_station_0_decoded_instruction_ready_bits_RS2_ready | RS2_match_0
       | ~reservation_station_0_decoded_instruction_RS2_valid)
    & reservation_station_0_valid;
  wire              schedulable_instructions_1 =
    (reservation_station_1_decoded_instruction_ready_bits_RS1_ready | RS1_match_1
     | ~reservation_station_1_decoded_instruction_RS1_valid)
    & (reservation_station_1_decoded_instruction_ready_bits_RS2_ready | RS2_match_1
       | ~reservation_station_1_decoded_instruction_RS2_valid)
    & reservation_station_1_valid;
  wire              schedulable_instructions_2 =
    (reservation_station_2_decoded_instruction_ready_bits_RS1_ready | RS1_match_2
     | ~reservation_station_2_decoded_instruction_RS1_valid)
    & (reservation_station_2_decoded_instruction_ready_bits_RS2_ready | RS2_match_2
       | ~reservation_station_2_decoded_instruction_RS2_valid)
    & reservation_station_2_valid;
  wire              schedulable_instructions_3 =
    (reservation_station_3_decoded_instruction_ready_bits_RS1_ready | RS1_match_3
     | ~reservation_station_3_decoded_instruction_RS1_valid)
    & (reservation_station_3_decoded_instruction_ready_bits_RS2_ready | RS2_match_3
       | ~reservation_station_3_decoded_instruction_RS2_valid)
    & reservation_station_3_valid;
  wire              schedulable_instructions_4 =
    (reservation_station_4_decoded_instruction_ready_bits_RS1_ready | RS1_match_4
     | ~reservation_station_4_decoded_instruction_RS1_valid)
    & (reservation_station_4_decoded_instruction_ready_bits_RS2_ready | RS2_match_4
       | ~reservation_station_4_decoded_instruction_RS2_valid)
    & reservation_station_4_valid;
  wire              schedulable_instructions_5 =
    (reservation_station_5_decoded_instruction_ready_bits_RS1_ready | RS1_match_5
     | ~reservation_station_5_decoded_instruction_RS1_valid)
    & (reservation_station_5_decoded_instruction_ready_bits_RS2_ready | RS2_match_5
       | ~reservation_station_5_decoded_instruction_RS2_valid)
    & reservation_station_5_valid;
  wire              schedulable_instructions_6 =
    (reservation_station_6_decoded_instruction_ready_bits_RS1_ready | RS1_match_6
     | ~reservation_station_6_decoded_instruction_RS1_valid)
    & (reservation_station_6_decoded_instruction_ready_bits_RS2_ready | RS2_match_6
       | ~reservation_station_6_decoded_instruction_RS2_valid)
    & reservation_station_6_valid;
  wire              schedulable_instructions_7 =
    (reservation_station_7_decoded_instruction_ready_bits_RS1_ready | RS1_match_7
     | ~reservation_station_7_decoded_instruction_RS1_valid)
    & (reservation_station_7_decoded_instruction_ready_bits_RS2_ready | RS2_match_7
       | ~reservation_station_7_decoded_instruction_RS2_valid)
    & reservation_station_7_valid;
  wire              schedulable_instructions_8 =
    (reservation_station_8_decoded_instruction_ready_bits_RS1_ready | RS1_match_8
     | ~reservation_station_8_decoded_instruction_RS1_valid)
    & (reservation_station_8_decoded_instruction_ready_bits_RS2_ready | RS2_match_8
       | ~reservation_station_8_decoded_instruction_RS2_valid)
    & reservation_station_8_valid;
  wire              schedulable_instructions_9 =
    (reservation_station_9_decoded_instruction_ready_bits_RS1_ready | RS1_match_9
     | ~reservation_station_9_decoded_instruction_RS1_valid)
    & (reservation_station_9_decoded_instruction_ready_bits_RS2_ready | RS2_match_9
       | ~reservation_station_9_decoded_instruction_RS2_valid)
    & reservation_station_9_valid;
  wire              schedulable_instructions_10 =
    (reservation_station_10_decoded_instruction_ready_bits_RS1_ready | RS1_match_10
     | ~reservation_station_10_decoded_instruction_RS1_valid)
    & (reservation_station_10_decoded_instruction_ready_bits_RS2_ready | RS2_match_10
       | ~reservation_station_10_decoded_instruction_RS2_valid)
    & reservation_station_10_valid;
  wire              schedulable_instructions_11 =
    (reservation_station_11_decoded_instruction_ready_bits_RS1_ready | RS1_match_11
     | ~reservation_station_11_decoded_instruction_RS1_valid)
    & (reservation_station_11_decoded_instruction_ready_bits_RS2_ready | RS2_match_11
       | ~reservation_station_11_decoded_instruction_RS2_valid)
    & reservation_station_11_valid;
  wire              schedulable_instructions_12 =
    (reservation_station_12_decoded_instruction_ready_bits_RS1_ready | RS1_match_12
     | ~reservation_station_12_decoded_instruction_RS1_valid)
    & (reservation_station_12_decoded_instruction_ready_bits_RS2_ready | RS2_match_12
       | ~reservation_station_12_decoded_instruction_RS2_valid)
    & reservation_station_12_valid;
  wire              schedulable_instructions_13 =
    (reservation_station_13_decoded_instruction_ready_bits_RS1_ready | RS1_match_13
     | ~reservation_station_13_decoded_instruction_RS1_valid)
    & (reservation_station_13_decoded_instruction_ready_bits_RS2_ready | RS2_match_13
       | ~reservation_station_13_decoded_instruction_RS2_valid)
    & reservation_station_13_valid;
  wire              schedulable_instructions_14 =
    (reservation_station_14_decoded_instruction_ready_bits_RS1_ready | RS1_match_14
     | ~reservation_station_14_decoded_instruction_RS1_valid)
    & (reservation_station_14_decoded_instruction_ready_bits_RS2_ready | RS2_match_14
       | ~reservation_station_14_decoded_instruction_RS2_valid)
    & reservation_station_14_valid;
  wire              schedulable_instructions_15 =
    (reservation_station_15_decoded_instruction_ready_bits_RS1_ready | RS1_match_15
     | ~reservation_station_15_decoded_instruction_RS1_valid)
    & (reservation_station_15_decoded_instruction_ready_bits_RS2_ready | RS2_match_15
       | ~reservation_station_15_decoded_instruction_RS2_valid)
    & reservation_station_15_valid;
  wire              _GEN_15 =
    reservation_station_1_decoded_instruction_portID == 2'h0 & schedulable_instructions_1;
  wire              _GEN_16 =
    reservation_station_2_decoded_instruction_portID == 2'h0 & schedulable_instructions_2;
  wire              _GEN_17 =
    reservation_station_3_decoded_instruction_portID == 2'h0 & schedulable_instructions_3;
  wire              _GEN_18 =
    reservation_station_4_decoded_instruction_portID == 2'h0 & schedulable_instructions_4;
  wire              _GEN_19 =
    reservation_station_5_decoded_instruction_portID == 2'h0 & schedulable_instructions_5;
  wire              _GEN_20 =
    reservation_station_6_decoded_instruction_portID == 2'h0 & schedulable_instructions_6;
  wire              _GEN_21 =
    reservation_station_7_decoded_instruction_portID == 2'h0 & schedulable_instructions_7;
  wire              _GEN_22 =
    reservation_station_8_decoded_instruction_portID == 2'h0 & schedulable_instructions_8;
  wire              _GEN_23 =
    reservation_station_9_decoded_instruction_portID == 2'h0 & schedulable_instructions_9;
  wire              _GEN_24 =
    reservation_station_10_decoded_instruction_portID == 2'h0
    & schedulable_instructions_10;
  wire              _GEN_25 =
    reservation_station_11_decoded_instruction_portID == 2'h0
    & schedulable_instructions_11;
  wire              _GEN_26 =
    reservation_station_12_decoded_instruction_portID == 2'h0
    & schedulable_instructions_12;
  wire              _GEN_27 =
    reservation_station_13_decoded_instruction_portID == 2'h0
    & schedulable_instructions_13;
  wire              _GEN_28 =
    reservation_station_14_decoded_instruction_portID == 2'h0
    & schedulable_instructions_14;
  wire              _GEN_29 =
    reservation_station_15_decoded_instruction_portID == 2'h0
    & schedulable_instructions_15;
  wire [3:0]        port0_RS_index =
    _GEN_29
      ? 4'hF
      : _GEN_28
          ? 4'hE
          : _GEN_27
              ? 4'hD
              : _GEN_26
                  ? 4'hC
                  : _GEN_25
                      ? 4'hB
                      : _GEN_24
                          ? 4'hA
                          : _GEN_23
                              ? 4'h9
                              : _GEN_22
                                  ? 4'h8
                                  : _GEN_21
                                      ? 4'h7
                                      : _GEN_20
                                          ? 4'h6
                                          : _GEN_19
                                              ? 4'h5
                                              : _GEN_18
                                                  ? 4'h4
                                                  : _GEN_17
                                                      ? 4'h3
                                                      : _GEN_16 ? 4'h2 : {3'h0, _GEN_15};
  wire              port0_valid =
    _GEN_29 | _GEN_28 | _GEN_27 | _GEN_26 | _GEN_25 | _GEN_24 | _GEN_23 | _GEN_22
    | _GEN_21 | _GEN_20 | _GEN_19 | _GEN_18 | _GEN_17 | _GEN_16 | _GEN_15
    | reservation_station_0_decoded_instruction_portID == 2'h0
    & schedulable_instructions_0;
  wire              _GEN_30 =
    reservation_station_1_decoded_instruction_portID == 2'h1 & schedulable_instructions_1;
  wire              _GEN_31 =
    reservation_station_2_decoded_instruction_portID == 2'h1 & schedulable_instructions_2;
  wire              _GEN_32 =
    reservation_station_3_decoded_instruction_portID == 2'h1 & schedulable_instructions_3;
  wire              _GEN_33 =
    reservation_station_4_decoded_instruction_portID == 2'h1 & schedulable_instructions_4;
  wire              _GEN_34 =
    reservation_station_5_decoded_instruction_portID == 2'h1 & schedulable_instructions_5;
  wire              _GEN_35 =
    reservation_station_6_decoded_instruction_portID == 2'h1 & schedulable_instructions_6;
  wire              _GEN_36 =
    reservation_station_7_decoded_instruction_portID == 2'h1 & schedulable_instructions_7;
  wire              _GEN_37 =
    reservation_station_8_decoded_instruction_portID == 2'h1 & schedulable_instructions_8;
  wire              _GEN_38 =
    reservation_station_9_decoded_instruction_portID == 2'h1 & schedulable_instructions_9;
  wire              _GEN_39 =
    reservation_station_10_decoded_instruction_portID == 2'h1
    & schedulable_instructions_10;
  wire              _GEN_40 =
    reservation_station_11_decoded_instruction_portID == 2'h1
    & schedulable_instructions_11;
  wire              _GEN_41 =
    reservation_station_12_decoded_instruction_portID == 2'h1
    & schedulable_instructions_12;
  wire              _GEN_42 =
    reservation_station_13_decoded_instruction_portID == 2'h1
    & schedulable_instructions_13;
  wire              _GEN_43 =
    reservation_station_14_decoded_instruction_portID == 2'h1
    & schedulable_instructions_14;
  wire              _GEN_44 =
    reservation_station_15_decoded_instruction_portID == 2'h1
    & schedulable_instructions_15;
  wire [3:0]        port1_RS_index =
    _GEN_44
      ? 4'hF
      : _GEN_43
          ? 4'hE
          : _GEN_42
              ? 4'hD
              : _GEN_41
                  ? 4'hC
                  : _GEN_40
                      ? 4'hB
                      : _GEN_39
                          ? 4'hA
                          : _GEN_38
                              ? 4'h9
                              : _GEN_37
                                  ? 4'h8
                                  : _GEN_36
                                      ? 4'h7
                                      : _GEN_35
                                          ? 4'h6
                                          : _GEN_34
                                              ? 4'h5
                                              : _GEN_33
                                                  ? 4'h4
                                                  : _GEN_32
                                                      ? 4'h3
                                                      : _GEN_31 ? 4'h2 : {3'h0, _GEN_30};
  wire              port1_valid =
    _GEN_44 | _GEN_43 | _GEN_42 | _GEN_41 | _GEN_40 | _GEN_39 | _GEN_38 | _GEN_37
    | _GEN_36 | _GEN_35 | _GEN_34 | _GEN_33 | _GEN_32 | _GEN_31 | _GEN_30
    | reservation_station_0_decoded_instruction_portID == 2'h1
    & schedulable_instructions_0;
  wire              _GEN_45 =
    reservation_station_1_decoded_instruction_portID == 2'h2 & schedulable_instructions_1;
  wire              _GEN_46 =
    reservation_station_2_decoded_instruction_portID == 2'h2 & schedulable_instructions_2;
  wire              _GEN_47 =
    reservation_station_3_decoded_instruction_portID == 2'h2 & schedulable_instructions_3;
  wire              _GEN_48 =
    reservation_station_4_decoded_instruction_portID == 2'h2 & schedulable_instructions_4;
  wire              _GEN_49 =
    reservation_station_5_decoded_instruction_portID == 2'h2 & schedulable_instructions_5;
  wire              _GEN_50 =
    reservation_station_6_decoded_instruction_portID == 2'h2 & schedulable_instructions_6;
  wire              _GEN_51 =
    reservation_station_7_decoded_instruction_portID == 2'h2 & schedulable_instructions_7;
  wire              _GEN_52 =
    reservation_station_8_decoded_instruction_portID == 2'h2 & schedulable_instructions_8;
  wire              _GEN_53 =
    reservation_station_9_decoded_instruction_portID == 2'h2 & schedulable_instructions_9;
  wire              _GEN_54 =
    reservation_station_10_decoded_instruction_portID == 2'h2
    & schedulable_instructions_10;
  wire              _GEN_55 =
    reservation_station_11_decoded_instruction_portID == 2'h2
    & schedulable_instructions_11;
  wire              _GEN_56 =
    reservation_station_12_decoded_instruction_portID == 2'h2
    & schedulable_instructions_12;
  wire              _GEN_57 =
    reservation_station_13_decoded_instruction_portID == 2'h2
    & schedulable_instructions_13;
  wire              _GEN_58 =
    reservation_station_14_decoded_instruction_portID == 2'h2
    & schedulable_instructions_14;
  wire              _GEN_59 =
    reservation_station_15_decoded_instruction_portID == 2'h2
    & schedulable_instructions_15;
  wire [3:0]        port2_RS_index =
    _GEN_59
      ? 4'hF
      : _GEN_58
          ? 4'hE
          : _GEN_57
              ? 4'hD
              : _GEN_56
                  ? 4'hC
                  : _GEN_55
                      ? 4'hB
                      : _GEN_54
                          ? 4'hA
                          : _GEN_53
                              ? 4'h9
                              : _GEN_52
                                  ? 4'h8
                                  : _GEN_51
                                      ? 4'h7
                                      : _GEN_50
                                          ? 4'h6
                                          : _GEN_49
                                              ? 4'h5
                                              : _GEN_48
                                                  ? 4'h4
                                                  : _GEN_47
                                                      ? 4'h3
                                                      : _GEN_46 ? 4'h2 : {3'h0, _GEN_45};
  wire              port2_valid =
    _GEN_59 | _GEN_58 | _GEN_57 | _GEN_56 | _GEN_55 | _GEN_54 | _GEN_53 | _GEN_52
    | _GEN_51 | _GEN_50 | _GEN_49 | _GEN_48 | _GEN_47 | _GEN_46 | _GEN_45
    | reservation_station_0_decoded_instruction_portID == 2'h2
    & schedulable_instructions_0;
  wire [15:0]       _GEN_60 =
    {{schedulable_instructions_15},
     {schedulable_instructions_14},
     {schedulable_instructions_13},
     {schedulable_instructions_12},
     {schedulable_instructions_11},
     {schedulable_instructions_10},
     {schedulable_instructions_9},
     {schedulable_instructions_8},
     {schedulable_instructions_7},
     {schedulable_instructions_6},
     {schedulable_instructions_5},
     {schedulable_instructions_4},
     {schedulable_instructions_3},
     {schedulable_instructions_2},
     {schedulable_instructions_1},
     {schedulable_instructions_0}};
  wire [15:0]       _GEN_61 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire [15:0]       _GEN_62 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire [15:0][6:0]  _GEN_63 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0]       _GEN_64 =
    {{reservation_station_15_decoded_instruction_RD_valid},
     {reservation_station_14_decoded_instruction_RD_valid},
     {reservation_station_13_decoded_instruction_RD_valid},
     {reservation_station_12_decoded_instruction_RD_valid},
     {reservation_station_11_decoded_instruction_RD_valid},
     {reservation_station_10_decoded_instruction_RD_valid},
     {reservation_station_9_decoded_instruction_RD_valid},
     {reservation_station_8_decoded_instruction_RD_valid},
     {reservation_station_7_decoded_instruction_RD_valid},
     {reservation_station_6_decoded_instruction_RD_valid},
     {reservation_station_5_decoded_instruction_RD_valid},
     {reservation_station_4_decoded_instruction_RD_valid},
     {reservation_station_3_decoded_instruction_RD_valid},
     {reservation_station_2_decoded_instruction_RD_valid},
     {reservation_station_1_decoded_instruction_RD_valid},
     {reservation_station_0_decoded_instruction_RD_valid}};
  wire [15:0][6:0]  _GEN_65 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_66 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][6:0]  _GEN_67 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_68 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][20:0] _GEN_69 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_70 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][1:0]  _GEN_71 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_72 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0][4:0]  _GEN_73 =
    {{reservation_station_15_decoded_instruction_instructionType},
     {reservation_station_14_decoded_instruction_instructionType},
     {reservation_station_13_decoded_instruction_instructionType},
     {reservation_station_12_decoded_instruction_instructionType},
     {reservation_station_11_decoded_instruction_instructionType},
     {reservation_station_10_decoded_instruction_instructionType},
     {reservation_station_9_decoded_instruction_instructionType},
     {reservation_station_8_decoded_instruction_instructionType},
     {reservation_station_7_decoded_instruction_instructionType},
     {reservation_station_6_decoded_instruction_instructionType},
     {reservation_station_5_decoded_instruction_instructionType},
     {reservation_station_4_decoded_instruction_instructionType},
     {reservation_station_3_decoded_instruction_instructionType},
     {reservation_station_2_decoded_instruction_instructionType},
     {reservation_station_1_decoded_instruction_instructionType},
     {reservation_station_0_decoded_instruction_instructionType}};
  wire [15:0][1:0]  _GEN_74 =
    {{reservation_station_15_decoded_instruction_portID},
     {reservation_station_14_decoded_instruction_portID},
     {reservation_station_13_decoded_instruction_portID},
     {reservation_station_12_decoded_instruction_portID},
     {reservation_station_11_decoded_instruction_portID},
     {reservation_station_10_decoded_instruction_portID},
     {reservation_station_9_decoded_instruction_portID},
     {reservation_station_8_decoded_instruction_portID},
     {reservation_station_7_decoded_instruction_portID},
     {reservation_station_6_decoded_instruction_portID},
     {reservation_station_5_decoded_instruction_portID},
     {reservation_station_4_decoded_instruction_portID},
     {reservation_station_3_decoded_instruction_portID},
     {reservation_station_2_decoded_instruction_portID},
     {reservation_station_1_decoded_instruction_portID},
     {reservation_station_0_decoded_instruction_portID}};
  wire [15:0][1:0]  _GEN_75 =
    {{reservation_station_15_decoded_instruction_RS_type},
     {reservation_station_14_decoded_instruction_RS_type},
     {reservation_station_13_decoded_instruction_RS_type},
     {reservation_station_12_decoded_instruction_RS_type},
     {reservation_station_11_decoded_instruction_RS_type},
     {reservation_station_10_decoded_instruction_RS_type},
     {reservation_station_9_decoded_instruction_RS_type},
     {reservation_station_8_decoded_instruction_RS_type},
     {reservation_station_7_decoded_instruction_RS_type},
     {reservation_station_6_decoded_instruction_RS_type},
     {reservation_station_5_decoded_instruction_RS_type},
     {reservation_station_4_decoded_instruction_RS_type},
     {reservation_station_3_decoded_instruction_RS_type},
     {reservation_station_2_decoded_instruction_RS_type},
     {reservation_station_1_decoded_instruction_RS_type},
     {reservation_station_0_decoded_instruction_RS_type}};
  wire [15:0]       _GEN_76 =
    {{reservation_station_15_decoded_instruction_needs_ALU},
     {reservation_station_14_decoded_instruction_needs_ALU},
     {reservation_station_13_decoded_instruction_needs_ALU},
     {reservation_station_12_decoded_instruction_needs_ALU},
     {reservation_station_11_decoded_instruction_needs_ALU},
     {reservation_station_10_decoded_instruction_needs_ALU},
     {reservation_station_9_decoded_instruction_needs_ALU},
     {reservation_station_8_decoded_instruction_needs_ALU},
     {reservation_station_7_decoded_instruction_needs_ALU},
     {reservation_station_6_decoded_instruction_needs_ALU},
     {reservation_station_5_decoded_instruction_needs_ALU},
     {reservation_station_4_decoded_instruction_needs_ALU},
     {reservation_station_3_decoded_instruction_needs_ALU},
     {reservation_station_2_decoded_instruction_needs_ALU},
     {reservation_station_1_decoded_instruction_needs_ALU},
     {reservation_station_0_decoded_instruction_needs_ALU}};
  wire [15:0]       _GEN_77 =
    {{reservation_station_15_decoded_instruction_needs_branch_unit},
     {reservation_station_14_decoded_instruction_needs_branch_unit},
     {reservation_station_13_decoded_instruction_needs_branch_unit},
     {reservation_station_12_decoded_instruction_needs_branch_unit},
     {reservation_station_11_decoded_instruction_needs_branch_unit},
     {reservation_station_10_decoded_instruction_needs_branch_unit},
     {reservation_station_9_decoded_instruction_needs_branch_unit},
     {reservation_station_8_decoded_instruction_needs_branch_unit},
     {reservation_station_7_decoded_instruction_needs_branch_unit},
     {reservation_station_6_decoded_instruction_needs_branch_unit},
     {reservation_station_5_decoded_instruction_needs_branch_unit},
     {reservation_station_4_decoded_instruction_needs_branch_unit},
     {reservation_station_3_decoded_instruction_needs_branch_unit},
     {reservation_station_2_decoded_instruction_needs_branch_unit},
     {reservation_station_1_decoded_instruction_needs_branch_unit},
     {reservation_station_0_decoded_instruction_needs_branch_unit}};
  wire [15:0]       _GEN_78 =
    {{reservation_station_15_decoded_instruction_needs_CSRs},
     {reservation_station_14_decoded_instruction_needs_CSRs},
     {reservation_station_13_decoded_instruction_needs_CSRs},
     {reservation_station_12_decoded_instruction_needs_CSRs},
     {reservation_station_11_decoded_instruction_needs_CSRs},
     {reservation_station_10_decoded_instruction_needs_CSRs},
     {reservation_station_9_decoded_instruction_needs_CSRs},
     {reservation_station_8_decoded_instruction_needs_CSRs},
     {reservation_station_7_decoded_instruction_needs_CSRs},
     {reservation_station_6_decoded_instruction_needs_CSRs},
     {reservation_station_5_decoded_instruction_needs_CSRs},
     {reservation_station_4_decoded_instruction_needs_CSRs},
     {reservation_station_3_decoded_instruction_needs_CSRs},
     {reservation_station_2_decoded_instruction_needs_CSRs},
     {reservation_station_1_decoded_instruction_needs_CSRs},
     {reservation_station_0_decoded_instruction_needs_CSRs}};
  wire [15:0]       _GEN_79 =
    {{reservation_station_15_decoded_instruction_SUBTRACT},
     {reservation_station_14_decoded_instruction_SUBTRACT},
     {reservation_station_13_decoded_instruction_SUBTRACT},
     {reservation_station_12_decoded_instruction_SUBTRACT},
     {reservation_station_11_decoded_instruction_SUBTRACT},
     {reservation_station_10_decoded_instruction_SUBTRACT},
     {reservation_station_9_decoded_instruction_SUBTRACT},
     {reservation_station_8_decoded_instruction_SUBTRACT},
     {reservation_station_7_decoded_instruction_SUBTRACT},
     {reservation_station_6_decoded_instruction_SUBTRACT},
     {reservation_station_5_decoded_instruction_SUBTRACT},
     {reservation_station_4_decoded_instruction_SUBTRACT},
     {reservation_station_3_decoded_instruction_SUBTRACT},
     {reservation_station_2_decoded_instruction_SUBTRACT},
     {reservation_station_1_decoded_instruction_SUBTRACT},
     {reservation_station_0_decoded_instruction_SUBTRACT}};
  wire [15:0]       _GEN_80 =
    {{reservation_station_15_decoded_instruction_MULTIPLY},
     {reservation_station_14_decoded_instruction_MULTIPLY},
     {reservation_station_13_decoded_instruction_MULTIPLY},
     {reservation_station_12_decoded_instruction_MULTIPLY},
     {reservation_station_11_decoded_instruction_MULTIPLY},
     {reservation_station_10_decoded_instruction_MULTIPLY},
     {reservation_station_9_decoded_instruction_MULTIPLY},
     {reservation_station_8_decoded_instruction_MULTIPLY},
     {reservation_station_7_decoded_instruction_MULTIPLY},
     {reservation_station_6_decoded_instruction_MULTIPLY},
     {reservation_station_5_decoded_instruction_MULTIPLY},
     {reservation_station_4_decoded_instruction_MULTIPLY},
     {reservation_station_3_decoded_instruction_MULTIPLY},
     {reservation_station_2_decoded_instruction_MULTIPLY},
     {reservation_station_1_decoded_instruction_MULTIPLY},
     {reservation_station_0_decoded_instruction_MULTIPLY}};
  wire [15:0]       _GEN_81 =
    {{reservation_station_15_decoded_instruction_IS_IMM},
     {reservation_station_14_decoded_instruction_IS_IMM},
     {reservation_station_13_decoded_instruction_IS_IMM},
     {reservation_station_12_decoded_instruction_IS_IMM},
     {reservation_station_11_decoded_instruction_IS_IMM},
     {reservation_station_10_decoded_instruction_IS_IMM},
     {reservation_station_9_decoded_instruction_IS_IMM},
     {reservation_station_8_decoded_instruction_IS_IMM},
     {reservation_station_7_decoded_instruction_IS_IMM},
     {reservation_station_6_decoded_instruction_IS_IMM},
     {reservation_station_5_decoded_instruction_IS_IMM},
     {reservation_station_4_decoded_instruction_IS_IMM},
     {reservation_station_3_decoded_instruction_IS_IMM},
     {reservation_station_2_decoded_instruction_IS_IMM},
     {reservation_station_1_decoded_instruction_IS_IMM},
     {reservation_station_0_decoded_instruction_IS_IMM}};
  wire [15:0]       _GEN_82 =
    {{reservation_station_15_decoded_instruction_is_load},
     {reservation_station_14_decoded_instruction_is_load},
     {reservation_station_13_decoded_instruction_is_load},
     {reservation_station_12_decoded_instruction_is_load},
     {reservation_station_11_decoded_instruction_is_load},
     {reservation_station_10_decoded_instruction_is_load},
     {reservation_station_9_decoded_instruction_is_load},
     {reservation_station_8_decoded_instruction_is_load},
     {reservation_station_7_decoded_instruction_is_load},
     {reservation_station_6_decoded_instruction_is_load},
     {reservation_station_5_decoded_instruction_is_load},
     {reservation_station_4_decoded_instruction_is_load},
     {reservation_station_3_decoded_instruction_is_load},
     {reservation_station_2_decoded_instruction_is_load},
     {reservation_station_1_decoded_instruction_is_load},
     {reservation_station_0_decoded_instruction_is_load}};
  wire [15:0]       _GEN_83 =
    {{reservation_station_15_decoded_instruction_is_store},
     {reservation_station_14_decoded_instruction_is_store},
     {reservation_station_13_decoded_instruction_is_store},
     {reservation_station_12_decoded_instruction_is_store},
     {reservation_station_11_decoded_instruction_is_store},
     {reservation_station_10_decoded_instruction_is_store},
     {reservation_station_9_decoded_instruction_is_store},
     {reservation_station_8_decoded_instruction_is_store},
     {reservation_station_7_decoded_instruction_is_store},
     {reservation_station_6_decoded_instruction_is_store},
     {reservation_station_5_decoded_instruction_is_store},
     {reservation_station_4_decoded_instruction_is_store},
     {reservation_station_3_decoded_instruction_is_store},
     {reservation_station_2_decoded_instruction_is_store},
     {reservation_station_1_decoded_instruction_is_store},
     {reservation_station_0_decoded_instruction_is_store}};
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RD <= 7'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 7'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 7'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 21'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 2'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_0_decoded_instruction_is_load <= 1'h0;
      reservation_station_0_decoded_instruction_is_store <= 1'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RD <= 7'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 7'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 7'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 21'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 2'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_1_decoded_instruction_is_load <= 1'h0;
      reservation_station_1_decoded_instruction_is_store <= 1'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RD <= 7'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 7'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 7'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 21'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 2'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_2_decoded_instruction_is_load <= 1'h0;
      reservation_station_2_decoded_instruction_is_store <= 1'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RD <= 7'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 7'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 7'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 21'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 2'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_3_decoded_instruction_is_load <= 1'h0;
      reservation_station_3_decoded_instruction_is_store <= 1'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RD <= 7'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 7'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 7'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 21'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 2'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_4_decoded_instruction_is_load <= 1'h0;
      reservation_station_4_decoded_instruction_is_store <= 1'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RD <= 7'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 7'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 7'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 21'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 2'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_5_decoded_instruction_is_load <= 1'h0;
      reservation_station_5_decoded_instruction_is_store <= 1'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RD <= 7'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 7'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 7'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 21'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 2'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_6_decoded_instruction_is_load <= 1'h0;
      reservation_station_6_decoded_instruction_is_store <= 1'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RD <= 7'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 7'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 7'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 21'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 2'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_7_decoded_instruction_is_load <= 1'h0;
      reservation_station_7_decoded_instruction_is_store <= 1'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RD <= 7'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 7'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 7'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 21'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 2'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_8_decoded_instruction_is_load <= 1'h0;
      reservation_station_8_decoded_instruction_is_store <= 1'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RD <= 7'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 7'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 7'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 21'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 2'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_9_decoded_instruction_is_load <= 1'h0;
      reservation_station_9_decoded_instruction_is_store <= 1'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RD <= 7'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 7'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 7'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 21'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 2'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_10_decoded_instruction_is_load <= 1'h0;
      reservation_station_10_decoded_instruction_is_store <= 1'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RD <= 7'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 7'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 7'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 21'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 2'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_11_decoded_instruction_is_load <= 1'h0;
      reservation_station_11_decoded_instruction_is_store <= 1'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RD <= 7'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 7'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 7'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 21'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 2'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_12_decoded_instruction_is_load <= 1'h0;
      reservation_station_12_decoded_instruction_is_store <= 1'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RD <= 7'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 7'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 7'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 21'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 2'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_13_decoded_instruction_is_load <= 1'h0;
      reservation_station_13_decoded_instruction_is_store <= 1'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RD <= 7'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 7'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 7'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 21'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 2'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_14_decoded_instruction_is_load <= 1'h0;
      reservation_station_14_decoded_instruction_is_store <= 1'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RD <= 7'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 7'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 7'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 21'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 2'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_15_decoded_instruction_is_load <= 1'h0;
      reservation_station_15_decoded_instruction_is_store <= 1'h0;
      reservation_station_15_valid <= 1'h0;
    end
    else begin
      automatic logic [6:0] _allocateIndexBinary_T_1 =
        allocate_index_0[15:9] | allocate_index_0[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_3 =
        _allocateIndexBinary_T_1[6:4] | _allocateIndexBinary_T_1[2:0];
      automatic logic       _allocateIndexBinary_T_5 =
        _allocateIndexBinary_T_3[2] | _allocateIndexBinary_T_3[0];
      automatic logic [3:0] allocateIndexBinary =
        {|(allocate_index_0[15:8]),
         |(_allocateIndexBinary_T_1[6:3]),
         |(_allocateIndexBinary_T_3[2:1]),
         _allocateIndexBinary_T_5};
      automatic logic       _GEN_84;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic [6:0] _allocateIndexBinary_T_10 =
        allocate_index_1[15:9] | allocate_index_1[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_12 =
        _allocateIndexBinary_T_10[6:4] | _allocateIndexBinary_T_10[2:0];
      automatic logic       _allocateIndexBinary_T_14 =
        _allocateIndexBinary_T_12[2] | _allocateIndexBinary_T_12[0];
      automatic logic [3:0] allocateIndexBinary_1 =
        {|(allocate_index_1[15:8]),
         |(_allocateIndexBinary_T_10[6:3]),
         |(_allocateIndexBinary_T_12[2:1]),
         _allocateIndexBinary_T_14};
      automatic logic       _GEN_100 =
        {allocate_index_1[15:8],
         |(_allocateIndexBinary_T_10[6:3]),
         |(_allocateIndexBinary_T_12[2:1]),
         _allocateIndexBinary_T_14} == 11'h0;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102 = allocateIndexBinary_1 == 4'h1;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104 = allocateIndexBinary_1 == 4'h2;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106 = allocateIndexBinary_1 == 4'h3;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108 = allocateIndexBinary_1 == 4'h4;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110 = allocateIndexBinary_1 == 4'h5;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112 = allocateIndexBinary_1 == 4'h6;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114 = allocateIndexBinary_1 == 4'h7;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116 = allocateIndexBinary_1 == 4'h8;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118 = allocateIndexBinary_1 == 4'h9;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120 = allocateIndexBinary_1 == 4'hA;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122 = allocateIndexBinary_1 == 4'hB;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124 = allocateIndexBinary_1 == 4'hC;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126 = allocateIndexBinary_1 == 4'hD;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128 = allocateIndexBinary_1 == 4'hE;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic [6:0] _allocateIndexBinary_T_19 =
        allocate_index_2[15:9] | allocate_index_2[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_21 =
        _allocateIndexBinary_T_19[6:4] | _allocateIndexBinary_T_19[2:0];
      automatic logic       _allocateIndexBinary_T_23 =
        _allocateIndexBinary_T_21[2] | _allocateIndexBinary_T_21[0];
      automatic logic [3:0] allocateIndexBinary_2 =
        {|(allocate_index_2[15:8]),
         |(_allocateIndexBinary_T_19[6:3]),
         |(_allocateIndexBinary_T_21[2:1]),
         _allocateIndexBinary_T_23};
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162;
      automatic logic [6:0] _allocateIndexBinary_T_28 =
        allocate_index_3[15:9] | allocate_index_3[7:1];
      automatic logic [2:0] _allocateIndexBinary_T_30 =
        _allocateIndexBinary_T_28[6:4] | _allocateIndexBinary_T_28[2:0];
      automatic logic       _allocateIndexBinary_T_32 =
        _allocateIndexBinary_T_30[2] | _allocateIndexBinary_T_30[0];
      automatic logic [3:0] allocateIndexBinary_3 =
        {|(allocate_index_3[15:8]),
         |(_allocateIndexBinary_T_28[6:3]),
         |(_allocateIndexBinary_T_30[2:1]),
         _allocateIndexBinary_T_32};
      automatic logic       _GEN_163 =
        {allocate_index_3[15:8],
         |(_allocateIndexBinary_T_28[6:3]),
         |(_allocateIndexBinary_T_30[2:1]),
         _allocateIndexBinary_T_32} == 11'h0;
      automatic logic       _GEN_164;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169;
      automatic logic       _GEN_170;
      automatic logic       _GEN_171;
      automatic logic       _GEN_172;
      automatic logic       _GEN_173;
      automatic logic       _GEN_174;
      automatic logic       _GEN_175;
      automatic logic       _GEN_176 = allocateIndexBinary_3 == 4'h1;
      automatic logic       _GEN_177;
      automatic logic       _GEN_178;
      automatic logic       _GEN_179;
      automatic logic       _GEN_180;
      automatic logic       _GEN_181;
      automatic logic       _GEN_182;
      automatic logic       _GEN_183;
      automatic logic       _GEN_184;
      automatic logic       _GEN_185;
      automatic logic       _GEN_186;
      automatic logic       _GEN_187;
      automatic logic       _GEN_188;
      automatic logic       _GEN_189 = allocateIndexBinary_3 == 4'h2;
      automatic logic       _GEN_190;
      automatic logic       _GEN_191;
      automatic logic       _GEN_192;
      automatic logic       _GEN_193;
      automatic logic       _GEN_194;
      automatic logic       _GEN_195;
      automatic logic       _GEN_196;
      automatic logic       _GEN_197;
      automatic logic       _GEN_198;
      automatic logic       _GEN_199;
      automatic logic       _GEN_200;
      automatic logic       _GEN_201;
      automatic logic       _GEN_202 = allocateIndexBinary_3 == 4'h3;
      automatic logic       _GEN_203;
      automatic logic       _GEN_204;
      automatic logic       _GEN_205;
      automatic logic       _GEN_206;
      automatic logic       _GEN_207;
      automatic logic       _GEN_208;
      automatic logic       _GEN_209;
      automatic logic       _GEN_210;
      automatic logic       _GEN_211;
      automatic logic       _GEN_212;
      automatic logic       _GEN_213;
      automatic logic       _GEN_214;
      automatic logic       _GEN_215 = allocateIndexBinary_3 == 4'h4;
      automatic logic       _GEN_216;
      automatic logic       _GEN_217;
      automatic logic       _GEN_218;
      automatic logic       _GEN_219;
      automatic logic       _GEN_220;
      automatic logic       _GEN_221;
      automatic logic       _GEN_222;
      automatic logic       _GEN_223;
      automatic logic       _GEN_224;
      automatic logic       _GEN_225;
      automatic logic       _GEN_226;
      automatic logic       _GEN_227;
      automatic logic       _GEN_228 = allocateIndexBinary_3 == 4'h5;
      automatic logic       _GEN_229;
      automatic logic       _GEN_230;
      automatic logic       _GEN_231;
      automatic logic       _GEN_232;
      automatic logic       _GEN_233;
      automatic logic       _GEN_234;
      automatic logic       _GEN_235;
      automatic logic       _GEN_236;
      automatic logic       _GEN_237;
      automatic logic       _GEN_238;
      automatic logic       _GEN_239;
      automatic logic       _GEN_240;
      automatic logic       _GEN_241 = allocateIndexBinary_3 == 4'h6;
      automatic logic       _GEN_242;
      automatic logic       _GEN_243;
      automatic logic       _GEN_244;
      automatic logic       _GEN_245;
      automatic logic       _GEN_246;
      automatic logic       _GEN_247;
      automatic logic       _GEN_248;
      automatic logic       _GEN_249;
      automatic logic       _GEN_250;
      automatic logic       _GEN_251;
      automatic logic       _GEN_252;
      automatic logic       _GEN_253;
      automatic logic       _GEN_254 = allocateIndexBinary_3 == 4'h7;
      automatic logic       _GEN_255;
      automatic logic       _GEN_256;
      automatic logic       _GEN_257;
      automatic logic       _GEN_258;
      automatic logic       _GEN_259;
      automatic logic       _GEN_260;
      automatic logic       _GEN_261;
      automatic logic       _GEN_262;
      automatic logic       _GEN_263;
      automatic logic       _GEN_264;
      automatic logic       _GEN_265;
      automatic logic       _GEN_266;
      automatic logic       _GEN_267 = allocateIndexBinary_3 == 4'h8;
      automatic logic       _GEN_268;
      automatic logic       _GEN_269;
      automatic logic       _GEN_270;
      automatic logic       _GEN_271;
      automatic logic       _GEN_272;
      automatic logic       _GEN_273;
      automatic logic       _GEN_274;
      automatic logic       _GEN_275;
      automatic logic       _GEN_276;
      automatic logic       _GEN_277;
      automatic logic       _GEN_278;
      automatic logic       _GEN_279;
      automatic logic       _GEN_280 = allocateIndexBinary_3 == 4'h9;
      automatic logic       _GEN_281;
      automatic logic       _GEN_282;
      automatic logic       _GEN_283;
      automatic logic       _GEN_284;
      automatic logic       _GEN_285;
      automatic logic       _GEN_286;
      automatic logic       _GEN_287;
      automatic logic       _GEN_288;
      automatic logic       _GEN_289;
      automatic logic       _GEN_290;
      automatic logic       _GEN_291;
      automatic logic       _GEN_292;
      automatic logic       _GEN_293 = allocateIndexBinary_3 == 4'hA;
      automatic logic       _GEN_294;
      automatic logic       _GEN_295;
      automatic logic       _GEN_296;
      automatic logic       _GEN_297;
      automatic logic       _GEN_298;
      automatic logic       _GEN_299;
      automatic logic       _GEN_300;
      automatic logic       _GEN_301;
      automatic logic       _GEN_302;
      automatic logic       _GEN_303;
      automatic logic       _GEN_304;
      automatic logic       _GEN_305;
      automatic logic       _GEN_306 = allocateIndexBinary_3 == 4'hB;
      automatic logic       _GEN_307;
      automatic logic       _GEN_308;
      automatic logic       _GEN_309;
      automatic logic       _GEN_310;
      automatic logic       _GEN_311;
      automatic logic       _GEN_312;
      automatic logic       _GEN_313;
      automatic logic       _GEN_314;
      automatic logic       _GEN_315;
      automatic logic       _GEN_316;
      automatic logic       _GEN_317;
      automatic logic       _GEN_318;
      automatic logic       _GEN_319 = allocateIndexBinary_3 == 4'hC;
      automatic logic       _GEN_320;
      automatic logic       _GEN_321;
      automatic logic       _GEN_322;
      automatic logic       _GEN_323;
      automatic logic       _GEN_324;
      automatic logic       _GEN_325;
      automatic logic       _GEN_326;
      automatic logic       _GEN_327;
      automatic logic       _GEN_328;
      automatic logic       _GEN_329;
      automatic logic       _GEN_330;
      automatic logic       _GEN_331;
      automatic logic       _GEN_332 = allocateIndexBinary_3 == 4'hD;
      automatic logic       _GEN_333;
      automatic logic       _GEN_334;
      automatic logic       _GEN_335;
      automatic logic       _GEN_336;
      automatic logic       _GEN_337;
      automatic logic       _GEN_338;
      automatic logic       _GEN_339;
      automatic logic       _GEN_340;
      automatic logic       _GEN_341;
      automatic logic       _GEN_342;
      automatic logic       _GEN_343;
      automatic logic       _GEN_344;
      automatic logic       _GEN_345 = allocateIndexBinary_3 == 4'hE;
      automatic logic       _GEN_346;
      automatic logic       _GEN_347;
      automatic logic       _GEN_348;
      automatic logic       _GEN_349;
      automatic logic       _GEN_350;
      automatic logic       _GEN_351;
      automatic logic       _GEN_352;
      automatic logic       _GEN_353;
      automatic logic       _GEN_354;
      automatic logic       _GEN_355;
      automatic logic       _GEN_356;
      automatic logic       _GEN_357;
      automatic logic       _GEN_358;
      automatic logic       _GEN_359;
      automatic logic       _GEN_360;
      automatic logic       _GEN_361;
      automatic logic       _GEN_362;
      automatic logic       _GEN_363;
      automatic logic       _GEN_364;
      automatic logic       _GEN_365;
      automatic logic       _GEN_366;
      automatic logic       _GEN_367;
      automatic logic       _GEN_368;
      automatic logic       _GEN_369;
      automatic logic       _GEN_370;
      automatic logic       _GEN_371;
      automatic logic       _GEN_372;
      automatic logic       _GEN_373;
      automatic logic       _GEN_374;
      automatic logic       _GEN_375;
      automatic logic       _GEN_376;
      automatic logic       _GEN_377;
      automatic logic       _GEN_378;
      automatic logic       _GEN_379;
      automatic logic       _GEN_380;
      automatic logic       _GEN_381;
      automatic logic       _GEN_382;
      automatic logic       _GEN_383;
      automatic logic       _GEN_384;
      automatic logic       _GEN_385;
      automatic logic       _GEN_386;
      automatic logic       _GEN_387;
      automatic logic       _GEN_388;
      automatic logic       _GEN_389;
      automatic logic       _GEN_390;
      automatic logic       _GEN_391;
      automatic logic       _GEN_392;
      automatic logic       _GEN_393;
      automatic logic       _GEN_394;
      automatic logic       _GEN_395;
      automatic logic       _GEN_396;
      automatic logic       _GEN_397;
      automatic logic       _GEN_398;
      automatic logic       _GEN_399;
      automatic logic       _GEN_400;
      automatic logic       _GEN_401;
      automatic logic       _GEN_402;
      automatic logic       _GEN_403;
      automatic logic       _GEN_404;
      automatic logic       _GEN_405;
      automatic logic       _GEN_406;
      automatic logic       _GEN_407;
      automatic logic       _GEN_408;
      automatic logic       _GEN_409;
      automatic logic       _GEN_410;
      automatic logic       _GEN_411;
      automatic logic       _GEN_412;
      automatic logic       _GEN_413;
      automatic logic       _GEN_414;
      automatic logic       _GEN_415;
      automatic logic       _GEN_416;
      automatic logic       _GEN_417;
      automatic logic       _GEN_418 = _GEN_60[port0_RS_index] & port0_valid;
      automatic logic       _GEN_419 = port0_RS_index == 4'h0;
      automatic logic       _GEN_420 = _GEN_419 | io_flush;
      automatic logic       _GEN_421 = port0_RS_index == 4'h1;
      automatic logic       _GEN_422 = _GEN_421 | io_flush;
      automatic logic       _GEN_423 = port0_RS_index == 4'h2;
      automatic logic       _GEN_424 = _GEN_423 | io_flush;
      automatic logic       _GEN_425 = port0_RS_index == 4'h3;
      automatic logic       _GEN_426 = _GEN_425 | io_flush;
      automatic logic       _GEN_427 = port0_RS_index == 4'h4;
      automatic logic       _GEN_428 = _GEN_427 | io_flush;
      automatic logic       _GEN_429 = port0_RS_index == 4'h5;
      automatic logic       _GEN_430 = _GEN_429 | io_flush;
      automatic logic       _GEN_431 = port0_RS_index == 4'h6;
      automatic logic       _GEN_432 = _GEN_431 | io_flush;
      automatic logic       _GEN_433 = port0_RS_index == 4'h7;
      automatic logic       _GEN_434 = _GEN_433 | io_flush;
      automatic logic       _GEN_435 = port0_RS_index == 4'h8;
      automatic logic       _GEN_436 = _GEN_435 | io_flush;
      automatic logic       _GEN_437 = port0_RS_index == 4'h9;
      automatic logic       _GEN_438 = _GEN_437 | io_flush;
      automatic logic       _GEN_439 = port0_RS_index == 4'hA;
      automatic logic       _GEN_440 = _GEN_439 | io_flush;
      automatic logic       _GEN_441 = port0_RS_index == 4'hB;
      automatic logic       _GEN_442 = _GEN_441 | io_flush;
      automatic logic       _GEN_443 = port0_RS_index == 4'hC;
      automatic logic       _GEN_444 = _GEN_443 | io_flush;
      automatic logic       _GEN_445 = port0_RS_index == 4'hD;
      automatic logic       _GEN_446 = _GEN_445 | io_flush;
      automatic logic       _GEN_447 = port0_RS_index == 4'hE;
      automatic logic       _GEN_448 = _GEN_447 | io_flush;
      automatic logic       _GEN_449 = (&port0_RS_index) | io_flush;
      automatic logic       _GEN_450;
      automatic logic       _GEN_451;
      automatic logic       _GEN_452 = _GEN_418 & _GEN_419 | io_flush;
      automatic logic       _GEN_453;
      automatic logic       _GEN_454;
      automatic logic       _GEN_455;
      automatic logic       _GEN_456;
      automatic logic       _GEN_457;
      automatic logic       _GEN_458;
      automatic logic       _GEN_459;
      automatic logic       _GEN_460;
      automatic logic       _GEN_461;
      automatic logic       _GEN_462;
      automatic logic       _GEN_463;
      automatic logic       _GEN_464;
      automatic logic       _GEN_465;
      automatic logic       _GEN_466;
      automatic logic       _GEN_467 = _GEN_418 & _GEN_421 | io_flush;
      automatic logic       _GEN_468;
      automatic logic       _GEN_469;
      automatic logic       _GEN_470;
      automatic logic       _GEN_471;
      automatic logic       _GEN_472;
      automatic logic       _GEN_473;
      automatic logic       _GEN_474;
      automatic logic       _GEN_475;
      automatic logic       _GEN_476;
      automatic logic       _GEN_477;
      automatic logic       _GEN_478;
      automatic logic       _GEN_479;
      automatic logic       _GEN_480;
      automatic logic       _GEN_481;
      automatic logic       _GEN_482 = _GEN_418 & _GEN_423 | io_flush;
      automatic logic       _GEN_483;
      automatic logic       _GEN_484;
      automatic logic       _GEN_485;
      automatic logic       _GEN_486;
      automatic logic       _GEN_487;
      automatic logic       _GEN_488;
      automatic logic       _GEN_489;
      automatic logic       _GEN_490;
      automatic logic       _GEN_491;
      automatic logic       _GEN_492;
      automatic logic       _GEN_493;
      automatic logic       _GEN_494;
      automatic logic       _GEN_495;
      automatic logic       _GEN_496;
      automatic logic       _GEN_497 = _GEN_418 & _GEN_425 | io_flush;
      automatic logic       _GEN_498;
      automatic logic       _GEN_499;
      automatic logic       _GEN_500;
      automatic logic       _GEN_501;
      automatic logic       _GEN_502;
      automatic logic       _GEN_503;
      automatic logic       _GEN_504;
      automatic logic       _GEN_505;
      automatic logic       _GEN_506;
      automatic logic       _GEN_507;
      automatic logic       _GEN_508;
      automatic logic       _GEN_509;
      automatic logic       _GEN_510;
      automatic logic       _GEN_511;
      automatic logic       _GEN_512 = _GEN_418 & _GEN_427 | io_flush;
      automatic logic       _GEN_513;
      automatic logic       _GEN_514;
      automatic logic       _GEN_515;
      automatic logic       _GEN_516;
      automatic logic       _GEN_517;
      automatic logic       _GEN_518;
      automatic logic       _GEN_519;
      automatic logic       _GEN_520;
      automatic logic       _GEN_521;
      automatic logic       _GEN_522;
      automatic logic       _GEN_523;
      automatic logic       _GEN_524;
      automatic logic       _GEN_525;
      automatic logic       _GEN_526;
      automatic logic       _GEN_527 = _GEN_418 & _GEN_429 | io_flush;
      automatic logic       _GEN_528;
      automatic logic       _GEN_529;
      automatic logic       _GEN_530;
      automatic logic       _GEN_531;
      automatic logic       _GEN_532;
      automatic logic       _GEN_533;
      automatic logic       _GEN_534;
      automatic logic       _GEN_535;
      automatic logic       _GEN_536;
      automatic logic       _GEN_537;
      automatic logic       _GEN_538;
      automatic logic       _GEN_539;
      automatic logic       _GEN_540;
      automatic logic       _GEN_541;
      automatic logic       _GEN_542 = _GEN_418 & _GEN_431 | io_flush;
      automatic logic       _GEN_543;
      automatic logic       _GEN_544;
      automatic logic       _GEN_545;
      automatic logic       _GEN_546;
      automatic logic       _GEN_547;
      automatic logic       _GEN_548;
      automatic logic       _GEN_549;
      automatic logic       _GEN_550;
      automatic logic       _GEN_551;
      automatic logic       _GEN_552;
      automatic logic       _GEN_553;
      automatic logic       _GEN_554;
      automatic logic       _GEN_555;
      automatic logic       _GEN_556;
      automatic logic       _GEN_557 = _GEN_418 & _GEN_433 | io_flush;
      automatic logic       _GEN_558;
      automatic logic       _GEN_559;
      automatic logic       _GEN_560;
      automatic logic       _GEN_561;
      automatic logic       _GEN_562;
      automatic logic       _GEN_563;
      automatic logic       _GEN_564;
      automatic logic       _GEN_565;
      automatic logic       _GEN_566;
      automatic logic       _GEN_567;
      automatic logic       _GEN_568;
      automatic logic       _GEN_569;
      automatic logic       _GEN_570;
      automatic logic       _GEN_571;
      automatic logic       _GEN_572 = _GEN_418 & _GEN_435 | io_flush;
      automatic logic       _GEN_573;
      automatic logic       _GEN_574;
      automatic logic       _GEN_575;
      automatic logic       _GEN_576;
      automatic logic       _GEN_577;
      automatic logic       _GEN_578;
      automatic logic       _GEN_579;
      automatic logic       _GEN_580;
      automatic logic       _GEN_581;
      automatic logic       _GEN_582;
      automatic logic       _GEN_583;
      automatic logic       _GEN_584;
      automatic logic       _GEN_585;
      automatic logic       _GEN_586;
      automatic logic       _GEN_587 = _GEN_418 & _GEN_437 | io_flush;
      automatic logic       _GEN_588;
      automatic logic       _GEN_589;
      automatic logic       _GEN_590;
      automatic logic       _GEN_591;
      automatic logic       _GEN_592;
      automatic logic       _GEN_593;
      automatic logic       _GEN_594;
      automatic logic       _GEN_595;
      automatic logic       _GEN_596;
      automatic logic       _GEN_597;
      automatic logic       _GEN_598;
      automatic logic       _GEN_599;
      automatic logic       _GEN_600;
      automatic logic       _GEN_601;
      automatic logic       _GEN_602 = _GEN_418 & _GEN_439 | io_flush;
      automatic logic       _GEN_603;
      automatic logic       _GEN_604;
      automatic logic       _GEN_605;
      automatic logic       _GEN_606;
      automatic logic       _GEN_607;
      automatic logic       _GEN_608;
      automatic logic       _GEN_609;
      automatic logic       _GEN_610;
      automatic logic       _GEN_611;
      automatic logic       _GEN_612;
      automatic logic       _GEN_613;
      automatic logic       _GEN_614;
      automatic logic       _GEN_615;
      automatic logic       _GEN_616;
      automatic logic       _GEN_617 = _GEN_418 & _GEN_441 | io_flush;
      automatic logic       _GEN_618;
      automatic logic       _GEN_619;
      automatic logic       _GEN_620;
      automatic logic       _GEN_621;
      automatic logic       _GEN_622;
      automatic logic       _GEN_623;
      automatic logic       _GEN_624;
      automatic logic       _GEN_625;
      automatic logic       _GEN_626;
      automatic logic       _GEN_627;
      automatic logic       _GEN_628;
      automatic logic       _GEN_629;
      automatic logic       _GEN_630;
      automatic logic       _GEN_631;
      automatic logic       _GEN_632 = _GEN_418 & _GEN_443 | io_flush;
      automatic logic       _GEN_633;
      automatic logic       _GEN_634;
      automatic logic       _GEN_635;
      automatic logic       _GEN_636;
      automatic logic       _GEN_637;
      automatic logic       _GEN_638;
      automatic logic       _GEN_639;
      automatic logic       _GEN_640;
      automatic logic       _GEN_641;
      automatic logic       _GEN_642;
      automatic logic       _GEN_643;
      automatic logic       _GEN_644;
      automatic logic       _GEN_645;
      automatic logic       _GEN_646;
      automatic logic       _GEN_647 = _GEN_418 & _GEN_445 | io_flush;
      automatic logic       _GEN_648;
      automatic logic       _GEN_649;
      automatic logic       _GEN_650;
      automatic logic       _GEN_651;
      automatic logic       _GEN_652;
      automatic logic       _GEN_653;
      automatic logic       _GEN_654;
      automatic logic       _GEN_655;
      automatic logic       _GEN_656;
      automatic logic       _GEN_657;
      automatic logic       _GEN_658;
      automatic logic       _GEN_659;
      automatic logic       _GEN_660;
      automatic logic       _GEN_661;
      automatic logic       _GEN_662 = _GEN_418 & _GEN_447 | io_flush;
      automatic logic       _GEN_663;
      automatic logic       _GEN_664;
      automatic logic       _GEN_665;
      automatic logic       _GEN_666;
      automatic logic       _GEN_667;
      automatic logic       _GEN_668;
      automatic logic       _GEN_669;
      automatic logic       _GEN_670;
      automatic logic       _GEN_671;
      automatic logic       _GEN_672;
      automatic logic       _GEN_673;
      automatic logic       _GEN_674;
      automatic logic       _GEN_675;
      automatic logic       _GEN_676;
      automatic logic       _GEN_677 = _GEN_418 & (&port0_RS_index) | io_flush;
      automatic logic       _GEN_678;
      automatic logic       _GEN_679;
      automatic logic       _GEN_680;
      automatic logic       _GEN_681;
      automatic logic       _GEN_682;
      automatic logic       _GEN_683;
      automatic logic       _GEN_684;
      automatic logic       _GEN_685;
      automatic logic       _GEN_686;
      automatic logic       _GEN_687;
      automatic logic       _GEN_688;
      automatic logic       _GEN_689;
      automatic logic       _GEN_690 = _GEN_60[port1_RS_index] & port1_valid;
      automatic logic       _GEN_691 = _GEN_690 & port1_RS_index == 4'h0;
      automatic logic       _GEN_692 = _GEN_690 & port1_RS_index == 4'h1;
      automatic logic       _GEN_693 = _GEN_690 & port1_RS_index == 4'h2;
      automatic logic       _GEN_694 = _GEN_690 & port1_RS_index == 4'h3;
      automatic logic       _GEN_695 = _GEN_690 & port1_RS_index == 4'h4;
      automatic logic       _GEN_696 = _GEN_690 & port1_RS_index == 4'h5;
      automatic logic       _GEN_697 = _GEN_690 & port1_RS_index == 4'h6;
      automatic logic       _GEN_698 = _GEN_690 & port1_RS_index == 4'h7;
      automatic logic       _GEN_699 = _GEN_690 & port1_RS_index == 4'h8;
      automatic logic       _GEN_700 = _GEN_690 & port1_RS_index == 4'h9;
      automatic logic       _GEN_701 = _GEN_690 & port1_RS_index == 4'hA;
      automatic logic       _GEN_702 = _GEN_690 & port1_RS_index == 4'hB;
      automatic logic       _GEN_703 = _GEN_690 & port1_RS_index == 4'hC;
      automatic logic       _GEN_704 = _GEN_690 & port1_RS_index == 4'hD;
      automatic logic       _GEN_705 = _GEN_690 & port1_RS_index == 4'hE;
      automatic logic       _GEN_706 = _GEN_690 & (&port1_RS_index);
      automatic logic       _GEN_707 = _GEN_60[port2_RS_index] & port2_valid;
      automatic logic       _GEN_708 = port2_RS_index == 4'h0;
      automatic logic       _GEN_709 = port2_RS_index == 4'h1;
      automatic logic       _GEN_710 = port2_RS_index == 4'h2;
      automatic logic       _GEN_711 = port2_RS_index == 4'h3;
      automatic logic       _GEN_712 = port2_RS_index == 4'h4;
      automatic logic       _GEN_713 = port2_RS_index == 4'h5;
      automatic logic       _GEN_714 = port2_RS_index == 4'h6;
      automatic logic       _GEN_715 = port2_RS_index == 4'h7;
      automatic logic       _GEN_716 = port2_RS_index == 4'h8;
      automatic logic       _GEN_717 = port2_RS_index == 4'h9;
      automatic logic       _GEN_718 = port2_RS_index == 4'hA;
      automatic logic       _GEN_719 = port2_RS_index == 4'hB;
      automatic logic       _GEN_720 = port2_RS_index == 4'hC;
      automatic logic       _GEN_721 = port2_RS_index == 4'hD;
      automatic logic       _GEN_722 = port2_RS_index == 4'hE;
      automatic logic       _GEN_723 = _GEN_708 | _GEN_691;
      automatic logic       _GEN_724 =
        _GEN_707 ? _GEN_723 | _GEN_452 : _GEN_691 | _GEN_452;
      automatic logic       _GEN_725 = _GEN_709 | _GEN_692;
      automatic logic       _GEN_726 =
        _GEN_707 ? _GEN_725 | _GEN_467 : _GEN_692 | _GEN_467;
      automatic logic       _GEN_727 = _GEN_710 | _GEN_693;
      automatic logic       _GEN_728 =
        _GEN_707 ? _GEN_727 | _GEN_482 : _GEN_693 | _GEN_482;
      automatic logic       _GEN_729 = _GEN_711 | _GEN_694;
      automatic logic       _GEN_730 =
        _GEN_707 ? _GEN_729 | _GEN_497 : _GEN_694 | _GEN_497;
      automatic logic       _GEN_731 = _GEN_712 | _GEN_695;
      automatic logic       _GEN_732 =
        _GEN_707 ? _GEN_731 | _GEN_512 : _GEN_695 | _GEN_512;
      automatic logic       _GEN_733 = _GEN_713 | _GEN_696;
      automatic logic       _GEN_734 =
        _GEN_707 ? _GEN_733 | _GEN_527 : _GEN_696 | _GEN_527;
      automatic logic       _GEN_735 = _GEN_714 | _GEN_697;
      automatic logic       _GEN_736 =
        _GEN_707 ? _GEN_735 | _GEN_542 : _GEN_697 | _GEN_542;
      automatic logic       _GEN_737 = _GEN_715 | _GEN_698;
      automatic logic       _GEN_738 =
        _GEN_707 ? _GEN_737 | _GEN_557 : _GEN_698 | _GEN_557;
      automatic logic       _GEN_739 = _GEN_716 | _GEN_699;
      automatic logic       _GEN_740 =
        _GEN_707 ? _GEN_739 | _GEN_572 : _GEN_699 | _GEN_572;
      automatic logic       _GEN_741 = _GEN_717 | _GEN_700;
      automatic logic       _GEN_742 =
        _GEN_707 ? _GEN_741 | _GEN_587 : _GEN_700 | _GEN_587;
      automatic logic       _GEN_743 = _GEN_718 | _GEN_701;
      automatic logic       _GEN_744 =
        _GEN_707 ? _GEN_743 | _GEN_602 : _GEN_701 | _GEN_602;
      automatic logic       _GEN_745 = _GEN_719 | _GEN_702;
      automatic logic       _GEN_746 =
        _GEN_707 ? _GEN_745 | _GEN_617 : _GEN_702 | _GEN_617;
      automatic logic       _GEN_747 = _GEN_720 | _GEN_703;
      automatic logic       _GEN_748 =
        _GEN_707 ? _GEN_747 | _GEN_632 : _GEN_703 | _GEN_632;
      automatic logic       _GEN_749 = _GEN_721 | _GEN_704;
      automatic logic       _GEN_750 =
        _GEN_707 ? _GEN_749 | _GEN_647 : _GEN_704 | _GEN_647;
      automatic logic       _GEN_751 = _GEN_722 | _GEN_705;
      automatic logic       _GEN_752 =
        _GEN_707 ? _GEN_751 | _GEN_662 : _GEN_705 | _GEN_662;
      automatic logic       _GEN_753 = (&port2_RS_index) | _GEN_706;
      automatic logic       _GEN_754 =
        _GEN_707 ? _GEN_753 | _GEN_677 : _GEN_706 | _GEN_677;
      _GEN_84 =
        io_backend_packet_0_valid
        & {allocate_index_0[15:8],
           |(_allocateIndexBinary_T_1[6:3]),
           |(_allocateIndexBinary_T_3[2:1]),
           _allocateIndexBinary_T_5} == 11'h0;
      _GEN_85 = io_backend_packet_0_valid & allocateIndexBinary == 4'h1;
      _GEN_86 = io_backend_packet_0_valid & allocateIndexBinary == 4'h2;
      _GEN_87 = io_backend_packet_0_valid & allocateIndexBinary == 4'h3;
      _GEN_88 = io_backend_packet_0_valid & allocateIndexBinary == 4'h4;
      _GEN_89 = io_backend_packet_0_valid & allocateIndexBinary == 4'h5;
      _GEN_90 = io_backend_packet_0_valid & allocateIndexBinary == 4'h6;
      _GEN_91 = io_backend_packet_0_valid & allocateIndexBinary == 4'h7;
      _GEN_92 = io_backend_packet_0_valid & allocateIndexBinary == 4'h8;
      _GEN_93 = io_backend_packet_0_valid & allocateIndexBinary == 4'h9;
      _GEN_94 = io_backend_packet_0_valid & allocateIndexBinary == 4'hA;
      _GEN_95 = io_backend_packet_0_valid & allocateIndexBinary == 4'hB;
      _GEN_96 = io_backend_packet_0_valid & allocateIndexBinary == 4'hC;
      _GEN_97 = io_backend_packet_0_valid & allocateIndexBinary == 4'hD;
      _GEN_98 = io_backend_packet_0_valid & allocateIndexBinary == 4'hE;
      _GEN_99 = io_backend_packet_0_valid & (&allocateIndexBinary);
      _GEN_101 = io_backend_packet_1_valid & _GEN_100;
      _GEN_103 = io_backend_packet_1_valid & _GEN_102;
      _GEN_105 = io_backend_packet_1_valid & _GEN_104;
      _GEN_107 = io_backend_packet_1_valid & _GEN_106;
      _GEN_109 = io_backend_packet_1_valid & _GEN_108;
      _GEN_111 = io_backend_packet_1_valid & _GEN_110;
      _GEN_113 = io_backend_packet_1_valid & _GEN_112;
      _GEN_115 = io_backend_packet_1_valid & _GEN_114;
      _GEN_117 = io_backend_packet_1_valid & _GEN_116;
      _GEN_119 = io_backend_packet_1_valid & _GEN_118;
      _GEN_121 = io_backend_packet_1_valid & _GEN_120;
      _GEN_123 = io_backend_packet_1_valid & _GEN_122;
      _GEN_125 = io_backend_packet_1_valid & _GEN_124;
      _GEN_127 = io_backend_packet_1_valid & _GEN_126;
      _GEN_129 = io_backend_packet_1_valid & _GEN_128;
      _GEN_130 = io_backend_packet_1_valid & (&allocateIndexBinary_1);
      _GEN_131 =
        io_backend_packet_1_valid
          ? _GEN_100 | _GEN_84 | reservation_station_0_valid
          : _GEN_84 | reservation_station_0_valid;
      _GEN_132 =
        io_backend_packet_1_valid
          ? _GEN_102 | _GEN_85 | reservation_station_1_valid
          : _GEN_85 | reservation_station_1_valid;
      _GEN_133 =
        io_backend_packet_1_valid
          ? _GEN_104 | _GEN_86 | reservation_station_2_valid
          : _GEN_86 | reservation_station_2_valid;
      _GEN_134 =
        io_backend_packet_1_valid
          ? _GEN_106 | _GEN_87 | reservation_station_3_valid
          : _GEN_87 | reservation_station_3_valid;
      _GEN_135 =
        io_backend_packet_1_valid
          ? _GEN_108 | _GEN_88 | reservation_station_4_valid
          : _GEN_88 | reservation_station_4_valid;
      _GEN_136 =
        io_backend_packet_1_valid
          ? _GEN_110 | _GEN_89 | reservation_station_5_valid
          : _GEN_89 | reservation_station_5_valid;
      _GEN_137 =
        io_backend_packet_1_valid
          ? _GEN_112 | _GEN_90 | reservation_station_6_valid
          : _GEN_90 | reservation_station_6_valid;
      _GEN_138 =
        io_backend_packet_1_valid
          ? _GEN_114 | _GEN_91 | reservation_station_7_valid
          : _GEN_91 | reservation_station_7_valid;
      _GEN_139 =
        io_backend_packet_1_valid
          ? _GEN_116 | _GEN_92 | reservation_station_8_valid
          : _GEN_92 | reservation_station_8_valid;
      _GEN_140 =
        io_backend_packet_1_valid
          ? _GEN_118 | _GEN_93 | reservation_station_9_valid
          : _GEN_93 | reservation_station_9_valid;
      _GEN_141 =
        io_backend_packet_1_valid
          ? _GEN_120 | _GEN_94 | reservation_station_10_valid
          : _GEN_94 | reservation_station_10_valid;
      _GEN_142 =
        io_backend_packet_1_valid
          ? _GEN_122 | _GEN_95 | reservation_station_11_valid
          : _GEN_95 | reservation_station_11_valid;
      _GEN_143 =
        io_backend_packet_1_valid
          ? _GEN_124 | _GEN_96 | reservation_station_12_valid
          : _GEN_96 | reservation_station_12_valid;
      _GEN_144 =
        io_backend_packet_1_valid
          ? _GEN_126 | _GEN_97 | reservation_station_13_valid
          : _GEN_97 | reservation_station_13_valid;
      _GEN_145 =
        io_backend_packet_1_valid
          ? _GEN_128 | _GEN_98 | reservation_station_14_valid
          : _GEN_98 | reservation_station_14_valid;
      _GEN_146 =
        io_backend_packet_1_valid
          ? (&allocateIndexBinary_1) | _GEN_99 | reservation_station_15_valid
          : _GEN_99 | reservation_station_15_valid;
      _GEN_147 =
        io_backend_packet_2_valid
        & {allocate_index_2[15:8],
           |(_allocateIndexBinary_T_19[6:3]),
           |(_allocateIndexBinary_T_21[2:1]),
           _allocateIndexBinary_T_23} == 11'h0;
      _GEN_148 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h1;
      _GEN_149 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h2;
      _GEN_150 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h3;
      _GEN_151 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h4;
      _GEN_152 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h5;
      _GEN_153 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h6;
      _GEN_154 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h7;
      _GEN_155 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h8;
      _GEN_156 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'h9;
      _GEN_157 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hA;
      _GEN_158 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hB;
      _GEN_159 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hC;
      _GEN_160 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hD;
      _GEN_161 = io_backend_packet_2_valid & allocateIndexBinary_2 == 4'hE;
      _GEN_162 = io_backend_packet_2_valid & (&allocateIndexBinary_2);
      _GEN_164 = io_backend_packet_3_valid & _GEN_163;
      _GEN_165 =
        _GEN_164
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_147
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_101
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_84
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_0_decoded_instruction_RD_valid;
      _GEN_166 =
        _GEN_164
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_147
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_101
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_84
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_0_decoded_instruction_RS1_valid;
      _GEN_167 =
        _GEN_164
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_147
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_101
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_84
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_0_decoded_instruction_RS2_valid;
      _GEN_168 =
        _GEN_164
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_147
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_101
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_84
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_0_decoded_instruction_needs_ALU;
      _GEN_169 =
        _GEN_164
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_147
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_101
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_84
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_0_decoded_instruction_needs_branch_unit;
      _GEN_170 =
        _GEN_164
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_147
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_101
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_84
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_0_decoded_instruction_needs_CSRs;
      _GEN_171 =
        _GEN_164
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_147
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_101
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_84
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_0_decoded_instruction_SUBTRACT;
      _GEN_172 =
        _GEN_164
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_147
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_101
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_84
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_0_decoded_instruction_MULTIPLY;
      _GEN_173 =
        _GEN_164
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_147
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_101
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_84
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_0_decoded_instruction_IS_IMM;
      _GEN_174 =
        _GEN_164
          ? io_backend_packet_3_bits_is_load
          : _GEN_147
              ? io_backend_packet_2_bits_is_load
              : _GEN_101
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_84
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_0_decoded_instruction_is_load;
      _GEN_175 =
        _GEN_164
          ? io_backend_packet_3_bits_is_store
          : _GEN_147
              ? io_backend_packet_2_bits_is_store
              : _GEN_101
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_84
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_0_decoded_instruction_is_store;
      _GEN_177 = io_backend_packet_3_valid & _GEN_176;
      _GEN_178 =
        _GEN_177
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_148
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_103
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_85
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_1_decoded_instruction_RD_valid;
      _GEN_179 =
        _GEN_177
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_148
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_103
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_85
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_1_decoded_instruction_RS1_valid;
      _GEN_180 =
        _GEN_177
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_148
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_103
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_85
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_1_decoded_instruction_RS2_valid;
      _GEN_181 =
        _GEN_177
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_148
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_103
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_85
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_1_decoded_instruction_needs_ALU;
      _GEN_182 =
        _GEN_177
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_148
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_103
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_85
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_1_decoded_instruction_needs_branch_unit;
      _GEN_183 =
        _GEN_177
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_148
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_103
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_85
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_1_decoded_instruction_needs_CSRs;
      _GEN_184 =
        _GEN_177
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_148
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_103
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_85
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_1_decoded_instruction_SUBTRACT;
      _GEN_185 =
        _GEN_177
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_148
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_103
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_85
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_1_decoded_instruction_MULTIPLY;
      _GEN_186 =
        _GEN_177
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_148
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_103
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_85
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_1_decoded_instruction_IS_IMM;
      _GEN_187 =
        _GEN_177
          ? io_backend_packet_3_bits_is_load
          : _GEN_148
              ? io_backend_packet_2_bits_is_load
              : _GEN_103
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_85
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_1_decoded_instruction_is_load;
      _GEN_188 =
        _GEN_177
          ? io_backend_packet_3_bits_is_store
          : _GEN_148
              ? io_backend_packet_2_bits_is_store
              : _GEN_103
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_85
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_1_decoded_instruction_is_store;
      _GEN_190 = io_backend_packet_3_valid & _GEN_189;
      _GEN_191 =
        _GEN_190
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_149
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_105
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_86
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_2_decoded_instruction_RD_valid;
      _GEN_192 =
        _GEN_190
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_149
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_105
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_86
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_2_decoded_instruction_RS1_valid;
      _GEN_193 =
        _GEN_190
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_149
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_105
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_86
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_2_decoded_instruction_RS2_valid;
      _GEN_194 =
        _GEN_190
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_149
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_105
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_86
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_2_decoded_instruction_needs_ALU;
      _GEN_195 =
        _GEN_190
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_149
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_105
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_86
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_2_decoded_instruction_needs_branch_unit;
      _GEN_196 =
        _GEN_190
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_149
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_105
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_86
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_2_decoded_instruction_needs_CSRs;
      _GEN_197 =
        _GEN_190
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_149
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_105
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_86
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_2_decoded_instruction_SUBTRACT;
      _GEN_198 =
        _GEN_190
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_149
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_105
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_86
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_2_decoded_instruction_MULTIPLY;
      _GEN_199 =
        _GEN_190
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_149
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_105
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_86
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_2_decoded_instruction_IS_IMM;
      _GEN_200 =
        _GEN_190
          ? io_backend_packet_3_bits_is_load
          : _GEN_149
              ? io_backend_packet_2_bits_is_load
              : _GEN_105
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_86
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_2_decoded_instruction_is_load;
      _GEN_201 =
        _GEN_190
          ? io_backend_packet_3_bits_is_store
          : _GEN_149
              ? io_backend_packet_2_bits_is_store
              : _GEN_105
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_86
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_2_decoded_instruction_is_store;
      _GEN_203 = io_backend_packet_3_valid & _GEN_202;
      _GEN_204 =
        _GEN_203
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_150
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_107
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_87
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_3_decoded_instruction_RD_valid;
      _GEN_205 =
        _GEN_203
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_150
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_107
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_87
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_3_decoded_instruction_RS1_valid;
      _GEN_206 =
        _GEN_203
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_150
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_107
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_87
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_3_decoded_instruction_RS2_valid;
      _GEN_207 =
        _GEN_203
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_150
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_107
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_87
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_3_decoded_instruction_needs_ALU;
      _GEN_208 =
        _GEN_203
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_150
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_107
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_87
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_3_decoded_instruction_needs_branch_unit;
      _GEN_209 =
        _GEN_203
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_150
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_107
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_87
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_3_decoded_instruction_needs_CSRs;
      _GEN_210 =
        _GEN_203
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_150
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_107
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_87
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_3_decoded_instruction_SUBTRACT;
      _GEN_211 =
        _GEN_203
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_150
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_107
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_87
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_3_decoded_instruction_MULTIPLY;
      _GEN_212 =
        _GEN_203
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_150
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_107
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_87
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_3_decoded_instruction_IS_IMM;
      _GEN_213 =
        _GEN_203
          ? io_backend_packet_3_bits_is_load
          : _GEN_150
              ? io_backend_packet_2_bits_is_load
              : _GEN_107
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_87
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_3_decoded_instruction_is_load;
      _GEN_214 =
        _GEN_203
          ? io_backend_packet_3_bits_is_store
          : _GEN_150
              ? io_backend_packet_2_bits_is_store
              : _GEN_107
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_87
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_3_decoded_instruction_is_store;
      _GEN_216 = io_backend_packet_3_valid & _GEN_215;
      _GEN_217 =
        _GEN_216
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_151
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_109
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_88
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_4_decoded_instruction_RD_valid;
      _GEN_218 =
        _GEN_216
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_151
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_109
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_88
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_4_decoded_instruction_RS1_valid;
      _GEN_219 =
        _GEN_216
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_151
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_109
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_88
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_4_decoded_instruction_RS2_valid;
      _GEN_220 =
        _GEN_216
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_151
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_109
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_88
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_4_decoded_instruction_needs_ALU;
      _GEN_221 =
        _GEN_216
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_151
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_109
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_88
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_4_decoded_instruction_needs_branch_unit;
      _GEN_222 =
        _GEN_216
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_151
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_109
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_88
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_4_decoded_instruction_needs_CSRs;
      _GEN_223 =
        _GEN_216
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_151
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_109
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_88
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_4_decoded_instruction_SUBTRACT;
      _GEN_224 =
        _GEN_216
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_151
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_109
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_88
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_4_decoded_instruction_MULTIPLY;
      _GEN_225 =
        _GEN_216
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_151
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_109
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_88
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_4_decoded_instruction_IS_IMM;
      _GEN_226 =
        _GEN_216
          ? io_backend_packet_3_bits_is_load
          : _GEN_151
              ? io_backend_packet_2_bits_is_load
              : _GEN_109
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_88
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_4_decoded_instruction_is_load;
      _GEN_227 =
        _GEN_216
          ? io_backend_packet_3_bits_is_store
          : _GEN_151
              ? io_backend_packet_2_bits_is_store
              : _GEN_109
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_88
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_4_decoded_instruction_is_store;
      _GEN_229 = io_backend_packet_3_valid & _GEN_228;
      _GEN_230 =
        _GEN_229
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_152
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_111
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_89
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_5_decoded_instruction_RD_valid;
      _GEN_231 =
        _GEN_229
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_152
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_111
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_89
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_5_decoded_instruction_RS1_valid;
      _GEN_232 =
        _GEN_229
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_152
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_111
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_89
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_5_decoded_instruction_RS2_valid;
      _GEN_233 =
        _GEN_229
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_152
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_111
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_89
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_5_decoded_instruction_needs_ALU;
      _GEN_234 =
        _GEN_229
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_152
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_111
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_89
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_5_decoded_instruction_needs_branch_unit;
      _GEN_235 =
        _GEN_229
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_152
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_111
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_89
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_5_decoded_instruction_needs_CSRs;
      _GEN_236 =
        _GEN_229
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_152
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_111
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_89
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_5_decoded_instruction_SUBTRACT;
      _GEN_237 =
        _GEN_229
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_152
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_111
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_89
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_5_decoded_instruction_MULTIPLY;
      _GEN_238 =
        _GEN_229
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_152
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_111
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_89
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_5_decoded_instruction_IS_IMM;
      _GEN_239 =
        _GEN_229
          ? io_backend_packet_3_bits_is_load
          : _GEN_152
              ? io_backend_packet_2_bits_is_load
              : _GEN_111
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_89
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_5_decoded_instruction_is_load;
      _GEN_240 =
        _GEN_229
          ? io_backend_packet_3_bits_is_store
          : _GEN_152
              ? io_backend_packet_2_bits_is_store
              : _GEN_111
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_89
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_5_decoded_instruction_is_store;
      _GEN_242 = io_backend_packet_3_valid & _GEN_241;
      _GEN_243 =
        _GEN_242
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_153
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_113
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_90
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_6_decoded_instruction_RD_valid;
      _GEN_244 =
        _GEN_242
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_153
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_113
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_90
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_6_decoded_instruction_RS1_valid;
      _GEN_245 =
        _GEN_242
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_153
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_113
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_90
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_6_decoded_instruction_RS2_valid;
      _GEN_246 =
        _GEN_242
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_153
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_113
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_90
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_6_decoded_instruction_needs_ALU;
      _GEN_247 =
        _GEN_242
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_153
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_113
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_90
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_6_decoded_instruction_needs_branch_unit;
      _GEN_248 =
        _GEN_242
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_153
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_113
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_90
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_6_decoded_instruction_needs_CSRs;
      _GEN_249 =
        _GEN_242
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_153
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_113
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_90
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_6_decoded_instruction_SUBTRACT;
      _GEN_250 =
        _GEN_242
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_153
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_113
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_90
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_6_decoded_instruction_MULTIPLY;
      _GEN_251 =
        _GEN_242
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_153
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_113
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_90
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_6_decoded_instruction_IS_IMM;
      _GEN_252 =
        _GEN_242
          ? io_backend_packet_3_bits_is_load
          : _GEN_153
              ? io_backend_packet_2_bits_is_load
              : _GEN_113
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_90
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_6_decoded_instruction_is_load;
      _GEN_253 =
        _GEN_242
          ? io_backend_packet_3_bits_is_store
          : _GEN_153
              ? io_backend_packet_2_bits_is_store
              : _GEN_113
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_90
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_6_decoded_instruction_is_store;
      _GEN_255 = io_backend_packet_3_valid & _GEN_254;
      _GEN_256 =
        _GEN_255
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_154
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_115
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_91
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_7_decoded_instruction_RD_valid;
      _GEN_257 =
        _GEN_255
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_154
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_115
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_91
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_7_decoded_instruction_RS1_valid;
      _GEN_258 =
        _GEN_255
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_154
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_115
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_91
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_7_decoded_instruction_RS2_valid;
      _GEN_259 =
        _GEN_255
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_154
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_115
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_91
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_7_decoded_instruction_needs_ALU;
      _GEN_260 =
        _GEN_255
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_154
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_115
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_91
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_7_decoded_instruction_needs_branch_unit;
      _GEN_261 =
        _GEN_255
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_154
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_115
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_91
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_7_decoded_instruction_needs_CSRs;
      _GEN_262 =
        _GEN_255
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_154
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_115
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_91
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_7_decoded_instruction_SUBTRACT;
      _GEN_263 =
        _GEN_255
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_154
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_115
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_91
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_7_decoded_instruction_MULTIPLY;
      _GEN_264 =
        _GEN_255
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_154
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_115
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_91
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_7_decoded_instruction_IS_IMM;
      _GEN_265 =
        _GEN_255
          ? io_backend_packet_3_bits_is_load
          : _GEN_154
              ? io_backend_packet_2_bits_is_load
              : _GEN_115
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_91
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_7_decoded_instruction_is_load;
      _GEN_266 =
        _GEN_255
          ? io_backend_packet_3_bits_is_store
          : _GEN_154
              ? io_backend_packet_2_bits_is_store
              : _GEN_115
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_91
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_7_decoded_instruction_is_store;
      _GEN_268 = io_backend_packet_3_valid & _GEN_267;
      _GEN_269 =
        _GEN_268
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_155
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_117
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_92
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_8_decoded_instruction_RD_valid;
      _GEN_270 =
        _GEN_268
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_155
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_117
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_92
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_8_decoded_instruction_RS1_valid;
      _GEN_271 =
        _GEN_268
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_155
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_117
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_92
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_8_decoded_instruction_RS2_valid;
      _GEN_272 =
        _GEN_268
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_155
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_117
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_92
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_8_decoded_instruction_needs_ALU;
      _GEN_273 =
        _GEN_268
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_155
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_117
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_92
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_8_decoded_instruction_needs_branch_unit;
      _GEN_274 =
        _GEN_268
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_155
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_117
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_92
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_8_decoded_instruction_needs_CSRs;
      _GEN_275 =
        _GEN_268
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_155
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_117
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_92
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_8_decoded_instruction_SUBTRACT;
      _GEN_276 =
        _GEN_268
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_155
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_117
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_92
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_8_decoded_instruction_MULTIPLY;
      _GEN_277 =
        _GEN_268
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_155
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_117
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_92
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_8_decoded_instruction_IS_IMM;
      _GEN_278 =
        _GEN_268
          ? io_backend_packet_3_bits_is_load
          : _GEN_155
              ? io_backend_packet_2_bits_is_load
              : _GEN_117
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_92
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_8_decoded_instruction_is_load;
      _GEN_279 =
        _GEN_268
          ? io_backend_packet_3_bits_is_store
          : _GEN_155
              ? io_backend_packet_2_bits_is_store
              : _GEN_117
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_92
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_8_decoded_instruction_is_store;
      _GEN_281 = io_backend_packet_3_valid & _GEN_280;
      _GEN_282 =
        _GEN_281
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_156
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_119
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_93
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_9_decoded_instruction_RD_valid;
      _GEN_283 =
        _GEN_281
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_156
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_119
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_93
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_9_decoded_instruction_RS1_valid;
      _GEN_284 =
        _GEN_281
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_156
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_119
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_93
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_9_decoded_instruction_RS2_valid;
      _GEN_285 =
        _GEN_281
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_156
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_119
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_93
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_9_decoded_instruction_needs_ALU;
      _GEN_286 =
        _GEN_281
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_156
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_119
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_93
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_9_decoded_instruction_needs_branch_unit;
      _GEN_287 =
        _GEN_281
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_156
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_119
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_93
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_9_decoded_instruction_needs_CSRs;
      _GEN_288 =
        _GEN_281
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_156
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_119
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_93
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_9_decoded_instruction_SUBTRACT;
      _GEN_289 =
        _GEN_281
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_156
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_119
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_93
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_9_decoded_instruction_MULTIPLY;
      _GEN_290 =
        _GEN_281
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_156
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_119
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_93
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_9_decoded_instruction_IS_IMM;
      _GEN_291 =
        _GEN_281
          ? io_backend_packet_3_bits_is_load
          : _GEN_156
              ? io_backend_packet_2_bits_is_load
              : _GEN_119
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_93
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_9_decoded_instruction_is_load;
      _GEN_292 =
        _GEN_281
          ? io_backend_packet_3_bits_is_store
          : _GEN_156
              ? io_backend_packet_2_bits_is_store
              : _GEN_119
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_93
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_9_decoded_instruction_is_store;
      _GEN_294 = io_backend_packet_3_valid & _GEN_293;
      _GEN_295 =
        _GEN_294
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_157
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_121
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_94
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_10_decoded_instruction_RD_valid;
      _GEN_296 =
        _GEN_294
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_157
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_121
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_94
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_10_decoded_instruction_RS1_valid;
      _GEN_297 =
        _GEN_294
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_157
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_121
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_94
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_10_decoded_instruction_RS2_valid;
      _GEN_298 =
        _GEN_294
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_157
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_121
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_94
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_10_decoded_instruction_needs_ALU;
      _GEN_299 =
        _GEN_294
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_157
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_121
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_94
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_10_decoded_instruction_needs_branch_unit;
      _GEN_300 =
        _GEN_294
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_157
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_121
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_94
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_10_decoded_instruction_needs_CSRs;
      _GEN_301 =
        _GEN_294
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_157
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_121
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_94
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_10_decoded_instruction_SUBTRACT;
      _GEN_302 =
        _GEN_294
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_157
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_121
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_94
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_10_decoded_instruction_MULTIPLY;
      _GEN_303 =
        _GEN_294
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_157
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_121
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_94
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_10_decoded_instruction_IS_IMM;
      _GEN_304 =
        _GEN_294
          ? io_backend_packet_3_bits_is_load
          : _GEN_157
              ? io_backend_packet_2_bits_is_load
              : _GEN_121
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_94
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_10_decoded_instruction_is_load;
      _GEN_305 =
        _GEN_294
          ? io_backend_packet_3_bits_is_store
          : _GEN_157
              ? io_backend_packet_2_bits_is_store
              : _GEN_121
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_94
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_10_decoded_instruction_is_store;
      _GEN_307 = io_backend_packet_3_valid & _GEN_306;
      _GEN_308 =
        _GEN_307
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_158
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_123
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_95
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_11_decoded_instruction_RD_valid;
      _GEN_309 =
        _GEN_307
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_158
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_123
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_95
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_11_decoded_instruction_RS1_valid;
      _GEN_310 =
        _GEN_307
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_158
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_123
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_95
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_11_decoded_instruction_RS2_valid;
      _GEN_311 =
        _GEN_307
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_158
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_123
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_95
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_11_decoded_instruction_needs_ALU;
      _GEN_312 =
        _GEN_307
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_158
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_123
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_95
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_11_decoded_instruction_needs_branch_unit;
      _GEN_313 =
        _GEN_307
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_158
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_123
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_95
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_11_decoded_instruction_needs_CSRs;
      _GEN_314 =
        _GEN_307
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_158
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_123
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_95
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_11_decoded_instruction_SUBTRACT;
      _GEN_315 =
        _GEN_307
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_158
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_123
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_95
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_11_decoded_instruction_MULTIPLY;
      _GEN_316 =
        _GEN_307
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_158
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_123
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_95
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_11_decoded_instruction_IS_IMM;
      _GEN_317 =
        _GEN_307
          ? io_backend_packet_3_bits_is_load
          : _GEN_158
              ? io_backend_packet_2_bits_is_load
              : _GEN_123
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_95
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_11_decoded_instruction_is_load;
      _GEN_318 =
        _GEN_307
          ? io_backend_packet_3_bits_is_store
          : _GEN_158
              ? io_backend_packet_2_bits_is_store
              : _GEN_123
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_95
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_11_decoded_instruction_is_store;
      _GEN_320 = io_backend_packet_3_valid & _GEN_319;
      _GEN_321 =
        _GEN_320
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_159
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_125
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_96
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_12_decoded_instruction_RD_valid;
      _GEN_322 =
        _GEN_320
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_159
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_125
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_96
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_12_decoded_instruction_RS1_valid;
      _GEN_323 =
        _GEN_320
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_159
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_125
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_96
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_12_decoded_instruction_RS2_valid;
      _GEN_324 =
        _GEN_320
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_159
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_125
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_96
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_12_decoded_instruction_needs_ALU;
      _GEN_325 =
        _GEN_320
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_159
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_125
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_96
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_12_decoded_instruction_needs_branch_unit;
      _GEN_326 =
        _GEN_320
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_159
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_125
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_96
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_12_decoded_instruction_needs_CSRs;
      _GEN_327 =
        _GEN_320
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_159
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_125
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_96
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_12_decoded_instruction_SUBTRACT;
      _GEN_328 =
        _GEN_320
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_159
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_125
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_96
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_12_decoded_instruction_MULTIPLY;
      _GEN_329 =
        _GEN_320
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_159
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_125
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_96
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_12_decoded_instruction_IS_IMM;
      _GEN_330 =
        _GEN_320
          ? io_backend_packet_3_bits_is_load
          : _GEN_159
              ? io_backend_packet_2_bits_is_load
              : _GEN_125
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_96
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_12_decoded_instruction_is_load;
      _GEN_331 =
        _GEN_320
          ? io_backend_packet_3_bits_is_store
          : _GEN_159
              ? io_backend_packet_2_bits_is_store
              : _GEN_125
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_96
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_12_decoded_instruction_is_store;
      _GEN_333 = io_backend_packet_3_valid & _GEN_332;
      _GEN_334 =
        _GEN_333
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_160
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_127
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_97
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_13_decoded_instruction_RD_valid;
      _GEN_335 =
        _GEN_333
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_160
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_127
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_97
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_13_decoded_instruction_RS1_valid;
      _GEN_336 =
        _GEN_333
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_160
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_127
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_97
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_13_decoded_instruction_RS2_valid;
      _GEN_337 =
        _GEN_333
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_160
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_127
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_97
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_13_decoded_instruction_needs_ALU;
      _GEN_338 =
        _GEN_333
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_160
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_127
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_97
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_13_decoded_instruction_needs_branch_unit;
      _GEN_339 =
        _GEN_333
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_160
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_127
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_97
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_13_decoded_instruction_needs_CSRs;
      _GEN_340 =
        _GEN_333
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_160
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_127
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_97
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_13_decoded_instruction_SUBTRACT;
      _GEN_341 =
        _GEN_333
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_160
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_127
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_97
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_13_decoded_instruction_MULTIPLY;
      _GEN_342 =
        _GEN_333
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_160
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_127
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_97
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_13_decoded_instruction_IS_IMM;
      _GEN_343 =
        _GEN_333
          ? io_backend_packet_3_bits_is_load
          : _GEN_160
              ? io_backend_packet_2_bits_is_load
              : _GEN_127
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_97
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_13_decoded_instruction_is_load;
      _GEN_344 =
        _GEN_333
          ? io_backend_packet_3_bits_is_store
          : _GEN_160
              ? io_backend_packet_2_bits_is_store
              : _GEN_127
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_97
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_13_decoded_instruction_is_store;
      _GEN_346 = io_backend_packet_3_valid & _GEN_345;
      _GEN_347 =
        _GEN_346
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_161
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_129
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_98
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_14_decoded_instruction_RD_valid;
      _GEN_348 =
        _GEN_346
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_161
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_129
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_98
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_14_decoded_instruction_RS1_valid;
      _GEN_349 =
        _GEN_346
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_161
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_129
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_98
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_14_decoded_instruction_RS2_valid;
      _GEN_350 =
        _GEN_346
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_161
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_129
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_98
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_14_decoded_instruction_needs_ALU;
      _GEN_351 =
        _GEN_346
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_161
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_129
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_98
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_14_decoded_instruction_needs_branch_unit;
      _GEN_352 =
        _GEN_346
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_161
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_129
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_98
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_14_decoded_instruction_needs_CSRs;
      _GEN_353 =
        _GEN_346
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_161
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_129
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_98
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_14_decoded_instruction_SUBTRACT;
      _GEN_354 =
        _GEN_346
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_161
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_129
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_98
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_14_decoded_instruction_MULTIPLY;
      _GEN_355 =
        _GEN_346
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_161
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_129
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_98
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_14_decoded_instruction_IS_IMM;
      _GEN_356 =
        _GEN_346
          ? io_backend_packet_3_bits_is_load
          : _GEN_161
              ? io_backend_packet_2_bits_is_load
              : _GEN_129
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_98
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_14_decoded_instruction_is_load;
      _GEN_357 =
        _GEN_346
          ? io_backend_packet_3_bits_is_store
          : _GEN_161
              ? io_backend_packet_2_bits_is_store
              : _GEN_129
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_98
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_14_decoded_instruction_is_store;
      _GEN_358 = io_backend_packet_3_valid & (&allocateIndexBinary_3);
      _GEN_359 =
        _GEN_358
          ? io_backend_packet_3_bits_RD_valid
          : _GEN_162
              ? io_backend_packet_2_bits_RD_valid
              : _GEN_130
                  ? io_backend_packet_1_bits_RD_valid
                  : _GEN_99
                      ? io_backend_packet_0_bits_RD_valid
                      : reservation_station_15_decoded_instruction_RD_valid;
      _GEN_360 =
        _GEN_358
          ? io_backend_packet_3_bits_RS1_valid
          : _GEN_162
              ? io_backend_packet_2_bits_RS1_valid
              : _GEN_130
                  ? io_backend_packet_1_bits_RS1_valid
                  : _GEN_99
                      ? io_backend_packet_0_bits_RS1_valid
                      : reservation_station_15_decoded_instruction_RS1_valid;
      _GEN_361 =
        _GEN_358
          ? io_backend_packet_3_bits_RS2_valid
          : _GEN_162
              ? io_backend_packet_2_bits_RS2_valid
              : _GEN_130
                  ? io_backend_packet_1_bits_RS2_valid
                  : _GEN_99
                      ? io_backend_packet_0_bits_RS2_valid
                      : reservation_station_15_decoded_instruction_RS2_valid;
      _GEN_362 =
        _GEN_358
          ? io_backend_packet_3_bits_needs_ALU
          : _GEN_162
              ? io_backend_packet_2_bits_needs_ALU
              : _GEN_130
                  ? io_backend_packet_1_bits_needs_ALU
                  : _GEN_99
                      ? io_backend_packet_0_bits_needs_ALU
                      : reservation_station_15_decoded_instruction_needs_ALU;
      _GEN_363 =
        _GEN_358
          ? io_backend_packet_3_bits_needs_branch_unit
          : _GEN_162
              ? io_backend_packet_2_bits_needs_branch_unit
              : _GEN_130
                  ? io_backend_packet_1_bits_needs_branch_unit
                  : _GEN_99
                      ? io_backend_packet_0_bits_needs_branch_unit
                      : reservation_station_15_decoded_instruction_needs_branch_unit;
      _GEN_364 =
        _GEN_358
          ? io_backend_packet_3_bits_needs_CSRs
          : _GEN_162
              ? io_backend_packet_2_bits_needs_CSRs
              : _GEN_130
                  ? io_backend_packet_1_bits_needs_CSRs
                  : _GEN_99
                      ? io_backend_packet_0_bits_needs_CSRs
                      : reservation_station_15_decoded_instruction_needs_CSRs;
      _GEN_365 =
        _GEN_358
          ? io_backend_packet_3_bits_SUBTRACT
          : _GEN_162
              ? io_backend_packet_2_bits_SUBTRACT
              : _GEN_130
                  ? io_backend_packet_1_bits_SUBTRACT
                  : _GEN_99
                      ? io_backend_packet_0_bits_SUBTRACT
                      : reservation_station_15_decoded_instruction_SUBTRACT;
      _GEN_366 =
        _GEN_358
          ? io_backend_packet_3_bits_MULTIPLY
          : _GEN_162
              ? io_backend_packet_2_bits_MULTIPLY
              : _GEN_130
                  ? io_backend_packet_1_bits_MULTIPLY
                  : _GEN_99
                      ? io_backend_packet_0_bits_MULTIPLY
                      : reservation_station_15_decoded_instruction_MULTIPLY;
      _GEN_367 =
        _GEN_358
          ? io_backend_packet_3_bits_IS_IMM
          : _GEN_162
              ? io_backend_packet_2_bits_IS_IMM
              : _GEN_130
                  ? io_backend_packet_1_bits_IS_IMM
                  : _GEN_99
                      ? io_backend_packet_0_bits_IS_IMM
                      : reservation_station_15_decoded_instruction_IS_IMM;
      _GEN_368 =
        _GEN_358
          ? io_backend_packet_3_bits_is_load
          : _GEN_162
              ? io_backend_packet_2_bits_is_load
              : _GEN_130
                  ? io_backend_packet_1_bits_is_load
                  : _GEN_99
                      ? io_backend_packet_0_bits_is_load
                      : reservation_station_15_decoded_instruction_is_load;
      _GEN_369 =
        _GEN_358
          ? io_backend_packet_3_bits_is_store
          : _GEN_162
              ? io_backend_packet_2_bits_is_store
              : _GEN_130
                  ? io_backend_packet_1_bits_is_store
                  : _GEN_99
                      ? io_backend_packet_0_bits_is_store
                      : reservation_station_15_decoded_instruction_is_store;
      _GEN_370 =
        io_backend_packet_3_valid ? _GEN_163 | _GEN_147 | _GEN_131 : _GEN_147 | _GEN_131;
      _GEN_371 =
        io_backend_packet_3_valid ? _GEN_176 | _GEN_148 | _GEN_132 : _GEN_148 | _GEN_132;
      _GEN_372 =
        io_backend_packet_3_valid ? _GEN_189 | _GEN_149 | _GEN_133 : _GEN_149 | _GEN_133;
      _GEN_373 =
        io_backend_packet_3_valid ? _GEN_202 | _GEN_150 | _GEN_134 : _GEN_150 | _GEN_134;
      _GEN_374 =
        io_backend_packet_3_valid ? _GEN_215 | _GEN_151 | _GEN_135 : _GEN_151 | _GEN_135;
      _GEN_375 =
        io_backend_packet_3_valid ? _GEN_228 | _GEN_152 | _GEN_136 : _GEN_152 | _GEN_136;
      _GEN_376 =
        io_backend_packet_3_valid ? _GEN_241 | _GEN_153 | _GEN_137 : _GEN_153 | _GEN_137;
      _GEN_377 =
        io_backend_packet_3_valid ? _GEN_254 | _GEN_154 | _GEN_138 : _GEN_154 | _GEN_138;
      _GEN_378 =
        io_backend_packet_3_valid ? _GEN_267 | _GEN_155 | _GEN_139 : _GEN_155 | _GEN_139;
      _GEN_379 =
        io_backend_packet_3_valid ? _GEN_280 | _GEN_156 | _GEN_140 : _GEN_156 | _GEN_140;
      _GEN_380 =
        io_backend_packet_3_valid ? _GEN_293 | _GEN_157 | _GEN_141 : _GEN_157 | _GEN_141;
      _GEN_381 =
        io_backend_packet_3_valid ? _GEN_306 | _GEN_158 | _GEN_142 : _GEN_158 | _GEN_142;
      _GEN_382 =
        io_backend_packet_3_valid ? _GEN_319 | _GEN_159 | _GEN_143 : _GEN_159 | _GEN_143;
      _GEN_383 =
        io_backend_packet_3_valid ? _GEN_332 | _GEN_160 | _GEN_144 : _GEN_160 | _GEN_144;
      _GEN_384 =
        io_backend_packet_3_valid ? _GEN_345 | _GEN_161 | _GEN_145 : _GEN_161 | _GEN_145;
      _GEN_385 =
        io_backend_packet_3_valid
          ? (&allocateIndexBinary_3) | _GEN_162 | _GEN_146
          : _GEN_162 | _GEN_146;
      _GEN_386 =
        ~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_0_valid
          ? RS2_match_0
          : _GEN_164
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_147
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_101
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_84
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
      _GEN_387 =
        ~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_1_valid
          ? RS2_match_1
          : _GEN_177
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_148
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_103
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_85
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
      _GEN_388 =
        ~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_2_valid
          ? RS2_match_2
          : _GEN_190
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_149
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_105
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_86
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
      _GEN_389 =
        ~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_3_valid
          ? RS2_match_3
          : _GEN_203
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_150
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_107
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_87
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
      _GEN_390 =
        ~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_4_valid
          ? RS2_match_4
          : _GEN_216
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_151
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_109
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_88
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
      _GEN_391 =
        ~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_5_valid
          ? RS2_match_5
          : _GEN_229
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_152
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_111
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_89
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
      _GEN_392 =
        ~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_6_valid
          ? RS2_match_6
          : _GEN_242
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_153
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_113
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_90
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
      _GEN_393 =
        ~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_7_valid
          ? RS2_match_7
          : _GEN_255
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_154
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_115
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_91
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
      _GEN_394 =
        ~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_8_valid
          ? RS2_match_8
          : _GEN_268
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_155
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_117
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_92
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
      _GEN_395 =
        ~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_9_valid
          ? RS2_match_9
          : _GEN_281
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_156
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_119
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_93
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
      _GEN_396 =
        ~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_10_valid
          ? RS2_match_10
          : _GEN_294
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_157
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_121
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_94
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
      _GEN_397 =
        ~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_11_valid
          ? RS2_match_11
          : _GEN_307
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_158
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_123
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_95
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
      _GEN_398 =
        ~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_12_valid
          ? RS2_match_12
          : _GEN_320
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_159
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_125
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_96
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
      _GEN_399 =
        ~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_13_valid
          ? RS2_match_13
          : _GEN_333
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_160
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_127
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_97
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
      _GEN_400 =
        ~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_14_valid
          ? RS2_match_14
          : _GEN_346
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_161
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_129
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_98
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
      _GEN_401 =
        ~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
        & reservation_station_15_valid
          ? RS2_match_15
          : _GEN_358
              ? io_backend_packet_3_bits_ready_bits_RS2_ready
              : _GEN_162
                  ? io_backend_packet_2_bits_ready_bits_RS2_ready
                  : _GEN_130
                      ? io_backend_packet_1_bits_ready_bits_RS2_ready
                      : _GEN_99
                          ? io_backend_packet_0_bits_ready_bits_RS2_ready
                          : reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
      _GEN_402 =
        ~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_0_valid
          ? RS1_match_0
          : _GEN_164
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_147
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_101
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_84
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
      _GEN_403 =
        ~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_1_valid
          ? RS1_match_1
          : _GEN_177
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_148
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_103
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_85
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
      _GEN_404 =
        ~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_2_valid
          ? RS1_match_2
          : _GEN_190
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_149
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_105
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_86
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
      _GEN_405 =
        ~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_3_valid
          ? RS1_match_3
          : _GEN_203
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_150
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_107
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_87
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
      _GEN_406 =
        ~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_4_valid
          ? RS1_match_4
          : _GEN_216
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_151
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_109
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_88
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
      _GEN_407 =
        ~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_5_valid
          ? RS1_match_5
          : _GEN_229
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_152
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_111
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_89
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
      _GEN_408 =
        ~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_6_valid
          ? RS1_match_6
          : _GEN_242
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_153
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_113
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_90
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
      _GEN_409 =
        ~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_7_valid
          ? RS1_match_7
          : _GEN_255
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_154
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_115
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_91
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
      _GEN_410 =
        ~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_8_valid
          ? RS1_match_8
          : _GEN_268
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_155
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_117
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_92
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
      _GEN_411 =
        ~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_9_valid
          ? RS1_match_9
          : _GEN_281
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_156
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_119
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_93
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
      _GEN_412 =
        ~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_10_valid
          ? RS1_match_10
          : _GEN_294
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_157
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_121
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_94
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
      _GEN_413 =
        ~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_11_valid
          ? RS1_match_11
          : _GEN_307
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_158
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_123
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_95
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
      _GEN_414 =
        ~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_12_valid
          ? RS1_match_12
          : _GEN_320
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_159
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_125
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_96
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
      _GEN_415 =
        ~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_13_valid
          ? RS1_match_13
          : _GEN_333
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_160
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_127
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_97
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
      _GEN_416 =
        ~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_14_valid
          ? RS1_match_14
          : _GEN_346
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_161
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_129
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_98
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
      _GEN_417 =
        ~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
        & reservation_station_15_valid
          ? RS1_match_15
          : _GEN_358
              ? io_backend_packet_3_bits_ready_bits_RS1_ready
              : _GEN_162
                  ? io_backend_packet_2_bits_ready_bits_RS1_ready
                  : _GEN_130
                      ? io_backend_packet_1_bits_ready_bits_RS1_ready
                      : _GEN_99
                          ? io_backend_packet_0_bits_ready_bits_RS1_ready
                          : reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
      _GEN_450 = _GEN_418 ? ~_GEN_420 & _GEN_402 : ~io_flush & _GEN_402;
      _GEN_451 = _GEN_418 ? ~_GEN_420 & _GEN_386 : ~io_flush & _GEN_386;
      _GEN_453 = _GEN_418 ? ~_GEN_420 & _GEN_165 : ~io_flush & _GEN_165;
      _GEN_454 = _GEN_418 ? ~_GEN_420 & _GEN_166 : ~io_flush & _GEN_166;
      _GEN_455 = _GEN_418 ? ~_GEN_420 & _GEN_167 : ~io_flush & _GEN_167;
      _GEN_456 = _GEN_418 ? ~_GEN_420 & _GEN_168 : ~io_flush & _GEN_168;
      _GEN_457 = _GEN_418 ? ~_GEN_420 & _GEN_169 : ~io_flush & _GEN_169;
      _GEN_458 = _GEN_418 ? ~_GEN_420 & _GEN_170 : ~io_flush & _GEN_170;
      _GEN_459 = _GEN_418 ? ~_GEN_420 & _GEN_171 : ~io_flush & _GEN_171;
      _GEN_460 = _GEN_418 ? ~_GEN_420 & _GEN_172 : ~io_flush & _GEN_172;
      _GEN_461 = _GEN_418 ? ~_GEN_420 & _GEN_173 : ~io_flush & _GEN_173;
      _GEN_462 = _GEN_418 ? ~_GEN_420 & _GEN_174 : ~io_flush & _GEN_174;
      _GEN_463 = _GEN_418 ? ~_GEN_420 & _GEN_175 : ~io_flush & _GEN_175;
      _GEN_464 = _GEN_418 ? ~_GEN_420 & _GEN_370 : ~io_flush & _GEN_370;
      _GEN_465 = _GEN_418 ? ~_GEN_422 & _GEN_403 : ~io_flush & _GEN_403;
      _GEN_466 = _GEN_418 ? ~_GEN_422 & _GEN_387 : ~io_flush & _GEN_387;
      _GEN_468 = _GEN_418 ? ~_GEN_422 & _GEN_178 : ~io_flush & _GEN_178;
      _GEN_469 = _GEN_418 ? ~_GEN_422 & _GEN_179 : ~io_flush & _GEN_179;
      _GEN_470 = _GEN_418 ? ~_GEN_422 & _GEN_180 : ~io_flush & _GEN_180;
      _GEN_471 = _GEN_418 ? ~_GEN_422 & _GEN_181 : ~io_flush & _GEN_181;
      _GEN_472 = _GEN_418 ? ~_GEN_422 & _GEN_182 : ~io_flush & _GEN_182;
      _GEN_473 = _GEN_418 ? ~_GEN_422 & _GEN_183 : ~io_flush & _GEN_183;
      _GEN_474 = _GEN_418 ? ~_GEN_422 & _GEN_184 : ~io_flush & _GEN_184;
      _GEN_475 = _GEN_418 ? ~_GEN_422 & _GEN_185 : ~io_flush & _GEN_185;
      _GEN_476 = _GEN_418 ? ~_GEN_422 & _GEN_186 : ~io_flush & _GEN_186;
      _GEN_477 = _GEN_418 ? ~_GEN_422 & _GEN_187 : ~io_flush & _GEN_187;
      _GEN_478 = _GEN_418 ? ~_GEN_422 & _GEN_188 : ~io_flush & _GEN_188;
      _GEN_479 = _GEN_418 ? ~_GEN_422 & _GEN_371 : ~io_flush & _GEN_371;
      _GEN_480 = _GEN_418 ? ~_GEN_424 & _GEN_404 : ~io_flush & _GEN_404;
      _GEN_481 = _GEN_418 ? ~_GEN_424 & _GEN_388 : ~io_flush & _GEN_388;
      _GEN_483 = _GEN_418 ? ~_GEN_424 & _GEN_191 : ~io_flush & _GEN_191;
      _GEN_484 = _GEN_418 ? ~_GEN_424 & _GEN_192 : ~io_flush & _GEN_192;
      _GEN_485 = _GEN_418 ? ~_GEN_424 & _GEN_193 : ~io_flush & _GEN_193;
      _GEN_486 = _GEN_418 ? ~_GEN_424 & _GEN_194 : ~io_flush & _GEN_194;
      _GEN_487 = _GEN_418 ? ~_GEN_424 & _GEN_195 : ~io_flush & _GEN_195;
      _GEN_488 = _GEN_418 ? ~_GEN_424 & _GEN_196 : ~io_flush & _GEN_196;
      _GEN_489 = _GEN_418 ? ~_GEN_424 & _GEN_197 : ~io_flush & _GEN_197;
      _GEN_490 = _GEN_418 ? ~_GEN_424 & _GEN_198 : ~io_flush & _GEN_198;
      _GEN_491 = _GEN_418 ? ~_GEN_424 & _GEN_199 : ~io_flush & _GEN_199;
      _GEN_492 = _GEN_418 ? ~_GEN_424 & _GEN_200 : ~io_flush & _GEN_200;
      _GEN_493 = _GEN_418 ? ~_GEN_424 & _GEN_201 : ~io_flush & _GEN_201;
      _GEN_494 = _GEN_418 ? ~_GEN_424 & _GEN_372 : ~io_flush & _GEN_372;
      _GEN_495 = _GEN_418 ? ~_GEN_426 & _GEN_405 : ~io_flush & _GEN_405;
      _GEN_496 = _GEN_418 ? ~_GEN_426 & _GEN_389 : ~io_flush & _GEN_389;
      _GEN_498 = _GEN_418 ? ~_GEN_426 & _GEN_204 : ~io_flush & _GEN_204;
      _GEN_499 = _GEN_418 ? ~_GEN_426 & _GEN_205 : ~io_flush & _GEN_205;
      _GEN_500 = _GEN_418 ? ~_GEN_426 & _GEN_206 : ~io_flush & _GEN_206;
      _GEN_501 = _GEN_418 ? ~_GEN_426 & _GEN_207 : ~io_flush & _GEN_207;
      _GEN_502 = _GEN_418 ? ~_GEN_426 & _GEN_208 : ~io_flush & _GEN_208;
      _GEN_503 = _GEN_418 ? ~_GEN_426 & _GEN_209 : ~io_flush & _GEN_209;
      _GEN_504 = _GEN_418 ? ~_GEN_426 & _GEN_210 : ~io_flush & _GEN_210;
      _GEN_505 = _GEN_418 ? ~_GEN_426 & _GEN_211 : ~io_flush & _GEN_211;
      _GEN_506 = _GEN_418 ? ~_GEN_426 & _GEN_212 : ~io_flush & _GEN_212;
      _GEN_507 = _GEN_418 ? ~_GEN_426 & _GEN_213 : ~io_flush & _GEN_213;
      _GEN_508 = _GEN_418 ? ~_GEN_426 & _GEN_214 : ~io_flush & _GEN_214;
      _GEN_509 = _GEN_418 ? ~_GEN_426 & _GEN_373 : ~io_flush & _GEN_373;
      _GEN_510 = _GEN_418 ? ~_GEN_428 & _GEN_406 : ~io_flush & _GEN_406;
      _GEN_511 = _GEN_418 ? ~_GEN_428 & _GEN_390 : ~io_flush & _GEN_390;
      _GEN_513 = _GEN_418 ? ~_GEN_428 & _GEN_217 : ~io_flush & _GEN_217;
      _GEN_514 = _GEN_418 ? ~_GEN_428 & _GEN_218 : ~io_flush & _GEN_218;
      _GEN_515 = _GEN_418 ? ~_GEN_428 & _GEN_219 : ~io_flush & _GEN_219;
      _GEN_516 = _GEN_418 ? ~_GEN_428 & _GEN_220 : ~io_flush & _GEN_220;
      _GEN_517 = _GEN_418 ? ~_GEN_428 & _GEN_221 : ~io_flush & _GEN_221;
      _GEN_518 = _GEN_418 ? ~_GEN_428 & _GEN_222 : ~io_flush & _GEN_222;
      _GEN_519 = _GEN_418 ? ~_GEN_428 & _GEN_223 : ~io_flush & _GEN_223;
      _GEN_520 = _GEN_418 ? ~_GEN_428 & _GEN_224 : ~io_flush & _GEN_224;
      _GEN_521 = _GEN_418 ? ~_GEN_428 & _GEN_225 : ~io_flush & _GEN_225;
      _GEN_522 = _GEN_418 ? ~_GEN_428 & _GEN_226 : ~io_flush & _GEN_226;
      _GEN_523 = _GEN_418 ? ~_GEN_428 & _GEN_227 : ~io_flush & _GEN_227;
      _GEN_524 = _GEN_418 ? ~_GEN_428 & _GEN_374 : ~io_flush & _GEN_374;
      _GEN_525 = _GEN_418 ? ~_GEN_430 & _GEN_407 : ~io_flush & _GEN_407;
      _GEN_526 = _GEN_418 ? ~_GEN_430 & _GEN_391 : ~io_flush & _GEN_391;
      _GEN_528 = _GEN_418 ? ~_GEN_430 & _GEN_230 : ~io_flush & _GEN_230;
      _GEN_529 = _GEN_418 ? ~_GEN_430 & _GEN_231 : ~io_flush & _GEN_231;
      _GEN_530 = _GEN_418 ? ~_GEN_430 & _GEN_232 : ~io_flush & _GEN_232;
      _GEN_531 = _GEN_418 ? ~_GEN_430 & _GEN_233 : ~io_flush & _GEN_233;
      _GEN_532 = _GEN_418 ? ~_GEN_430 & _GEN_234 : ~io_flush & _GEN_234;
      _GEN_533 = _GEN_418 ? ~_GEN_430 & _GEN_235 : ~io_flush & _GEN_235;
      _GEN_534 = _GEN_418 ? ~_GEN_430 & _GEN_236 : ~io_flush & _GEN_236;
      _GEN_535 = _GEN_418 ? ~_GEN_430 & _GEN_237 : ~io_flush & _GEN_237;
      _GEN_536 = _GEN_418 ? ~_GEN_430 & _GEN_238 : ~io_flush & _GEN_238;
      _GEN_537 = _GEN_418 ? ~_GEN_430 & _GEN_239 : ~io_flush & _GEN_239;
      _GEN_538 = _GEN_418 ? ~_GEN_430 & _GEN_240 : ~io_flush & _GEN_240;
      _GEN_539 = _GEN_418 ? ~_GEN_430 & _GEN_375 : ~io_flush & _GEN_375;
      _GEN_540 = _GEN_418 ? ~_GEN_432 & _GEN_408 : ~io_flush & _GEN_408;
      _GEN_541 = _GEN_418 ? ~_GEN_432 & _GEN_392 : ~io_flush & _GEN_392;
      _GEN_543 = _GEN_418 ? ~_GEN_432 & _GEN_243 : ~io_flush & _GEN_243;
      _GEN_544 = _GEN_418 ? ~_GEN_432 & _GEN_244 : ~io_flush & _GEN_244;
      _GEN_545 = _GEN_418 ? ~_GEN_432 & _GEN_245 : ~io_flush & _GEN_245;
      _GEN_546 = _GEN_418 ? ~_GEN_432 & _GEN_246 : ~io_flush & _GEN_246;
      _GEN_547 = _GEN_418 ? ~_GEN_432 & _GEN_247 : ~io_flush & _GEN_247;
      _GEN_548 = _GEN_418 ? ~_GEN_432 & _GEN_248 : ~io_flush & _GEN_248;
      _GEN_549 = _GEN_418 ? ~_GEN_432 & _GEN_249 : ~io_flush & _GEN_249;
      _GEN_550 = _GEN_418 ? ~_GEN_432 & _GEN_250 : ~io_flush & _GEN_250;
      _GEN_551 = _GEN_418 ? ~_GEN_432 & _GEN_251 : ~io_flush & _GEN_251;
      _GEN_552 = _GEN_418 ? ~_GEN_432 & _GEN_252 : ~io_flush & _GEN_252;
      _GEN_553 = _GEN_418 ? ~_GEN_432 & _GEN_253 : ~io_flush & _GEN_253;
      _GEN_554 = _GEN_418 ? ~_GEN_432 & _GEN_376 : ~io_flush & _GEN_376;
      _GEN_555 = _GEN_418 ? ~_GEN_434 & _GEN_409 : ~io_flush & _GEN_409;
      _GEN_556 = _GEN_418 ? ~_GEN_434 & _GEN_393 : ~io_flush & _GEN_393;
      _GEN_558 = _GEN_418 ? ~_GEN_434 & _GEN_256 : ~io_flush & _GEN_256;
      _GEN_559 = _GEN_418 ? ~_GEN_434 & _GEN_257 : ~io_flush & _GEN_257;
      _GEN_560 = _GEN_418 ? ~_GEN_434 & _GEN_258 : ~io_flush & _GEN_258;
      _GEN_561 = _GEN_418 ? ~_GEN_434 & _GEN_259 : ~io_flush & _GEN_259;
      _GEN_562 = _GEN_418 ? ~_GEN_434 & _GEN_260 : ~io_flush & _GEN_260;
      _GEN_563 = _GEN_418 ? ~_GEN_434 & _GEN_261 : ~io_flush & _GEN_261;
      _GEN_564 = _GEN_418 ? ~_GEN_434 & _GEN_262 : ~io_flush & _GEN_262;
      _GEN_565 = _GEN_418 ? ~_GEN_434 & _GEN_263 : ~io_flush & _GEN_263;
      _GEN_566 = _GEN_418 ? ~_GEN_434 & _GEN_264 : ~io_flush & _GEN_264;
      _GEN_567 = _GEN_418 ? ~_GEN_434 & _GEN_265 : ~io_flush & _GEN_265;
      _GEN_568 = _GEN_418 ? ~_GEN_434 & _GEN_266 : ~io_flush & _GEN_266;
      _GEN_569 = _GEN_418 ? ~_GEN_434 & _GEN_377 : ~io_flush & _GEN_377;
      _GEN_570 = _GEN_418 ? ~_GEN_436 & _GEN_410 : ~io_flush & _GEN_410;
      _GEN_571 = _GEN_418 ? ~_GEN_436 & _GEN_394 : ~io_flush & _GEN_394;
      _GEN_573 = _GEN_418 ? ~_GEN_436 & _GEN_269 : ~io_flush & _GEN_269;
      _GEN_574 = _GEN_418 ? ~_GEN_436 & _GEN_270 : ~io_flush & _GEN_270;
      _GEN_575 = _GEN_418 ? ~_GEN_436 & _GEN_271 : ~io_flush & _GEN_271;
      _GEN_576 = _GEN_418 ? ~_GEN_436 & _GEN_272 : ~io_flush & _GEN_272;
      _GEN_577 = _GEN_418 ? ~_GEN_436 & _GEN_273 : ~io_flush & _GEN_273;
      _GEN_578 = _GEN_418 ? ~_GEN_436 & _GEN_274 : ~io_flush & _GEN_274;
      _GEN_579 = _GEN_418 ? ~_GEN_436 & _GEN_275 : ~io_flush & _GEN_275;
      _GEN_580 = _GEN_418 ? ~_GEN_436 & _GEN_276 : ~io_flush & _GEN_276;
      _GEN_581 = _GEN_418 ? ~_GEN_436 & _GEN_277 : ~io_flush & _GEN_277;
      _GEN_582 = _GEN_418 ? ~_GEN_436 & _GEN_278 : ~io_flush & _GEN_278;
      _GEN_583 = _GEN_418 ? ~_GEN_436 & _GEN_279 : ~io_flush & _GEN_279;
      _GEN_584 = _GEN_418 ? ~_GEN_436 & _GEN_378 : ~io_flush & _GEN_378;
      _GEN_585 = _GEN_418 ? ~_GEN_438 & _GEN_411 : ~io_flush & _GEN_411;
      _GEN_586 = _GEN_418 ? ~_GEN_438 & _GEN_395 : ~io_flush & _GEN_395;
      _GEN_588 = _GEN_418 ? ~_GEN_438 & _GEN_282 : ~io_flush & _GEN_282;
      _GEN_589 = _GEN_418 ? ~_GEN_438 & _GEN_283 : ~io_flush & _GEN_283;
      _GEN_590 = _GEN_418 ? ~_GEN_438 & _GEN_284 : ~io_flush & _GEN_284;
      _GEN_591 = _GEN_418 ? ~_GEN_438 & _GEN_285 : ~io_flush & _GEN_285;
      _GEN_592 = _GEN_418 ? ~_GEN_438 & _GEN_286 : ~io_flush & _GEN_286;
      _GEN_593 = _GEN_418 ? ~_GEN_438 & _GEN_287 : ~io_flush & _GEN_287;
      _GEN_594 = _GEN_418 ? ~_GEN_438 & _GEN_288 : ~io_flush & _GEN_288;
      _GEN_595 = _GEN_418 ? ~_GEN_438 & _GEN_289 : ~io_flush & _GEN_289;
      _GEN_596 = _GEN_418 ? ~_GEN_438 & _GEN_290 : ~io_flush & _GEN_290;
      _GEN_597 = _GEN_418 ? ~_GEN_438 & _GEN_291 : ~io_flush & _GEN_291;
      _GEN_598 = _GEN_418 ? ~_GEN_438 & _GEN_292 : ~io_flush & _GEN_292;
      _GEN_599 = _GEN_418 ? ~_GEN_438 & _GEN_379 : ~io_flush & _GEN_379;
      _GEN_600 = _GEN_418 ? ~_GEN_440 & _GEN_412 : ~io_flush & _GEN_412;
      _GEN_601 = _GEN_418 ? ~_GEN_440 & _GEN_396 : ~io_flush & _GEN_396;
      _GEN_603 = _GEN_418 ? ~_GEN_440 & _GEN_295 : ~io_flush & _GEN_295;
      _GEN_604 = _GEN_418 ? ~_GEN_440 & _GEN_296 : ~io_flush & _GEN_296;
      _GEN_605 = _GEN_418 ? ~_GEN_440 & _GEN_297 : ~io_flush & _GEN_297;
      _GEN_606 = _GEN_418 ? ~_GEN_440 & _GEN_298 : ~io_flush & _GEN_298;
      _GEN_607 = _GEN_418 ? ~_GEN_440 & _GEN_299 : ~io_flush & _GEN_299;
      _GEN_608 = _GEN_418 ? ~_GEN_440 & _GEN_300 : ~io_flush & _GEN_300;
      _GEN_609 = _GEN_418 ? ~_GEN_440 & _GEN_301 : ~io_flush & _GEN_301;
      _GEN_610 = _GEN_418 ? ~_GEN_440 & _GEN_302 : ~io_flush & _GEN_302;
      _GEN_611 = _GEN_418 ? ~_GEN_440 & _GEN_303 : ~io_flush & _GEN_303;
      _GEN_612 = _GEN_418 ? ~_GEN_440 & _GEN_304 : ~io_flush & _GEN_304;
      _GEN_613 = _GEN_418 ? ~_GEN_440 & _GEN_305 : ~io_flush & _GEN_305;
      _GEN_614 = _GEN_418 ? ~_GEN_440 & _GEN_380 : ~io_flush & _GEN_380;
      _GEN_615 = _GEN_418 ? ~_GEN_442 & _GEN_413 : ~io_flush & _GEN_413;
      _GEN_616 = _GEN_418 ? ~_GEN_442 & _GEN_397 : ~io_flush & _GEN_397;
      _GEN_618 = _GEN_418 ? ~_GEN_442 & _GEN_308 : ~io_flush & _GEN_308;
      _GEN_619 = _GEN_418 ? ~_GEN_442 & _GEN_309 : ~io_flush & _GEN_309;
      _GEN_620 = _GEN_418 ? ~_GEN_442 & _GEN_310 : ~io_flush & _GEN_310;
      _GEN_621 = _GEN_418 ? ~_GEN_442 & _GEN_311 : ~io_flush & _GEN_311;
      _GEN_622 = _GEN_418 ? ~_GEN_442 & _GEN_312 : ~io_flush & _GEN_312;
      _GEN_623 = _GEN_418 ? ~_GEN_442 & _GEN_313 : ~io_flush & _GEN_313;
      _GEN_624 = _GEN_418 ? ~_GEN_442 & _GEN_314 : ~io_flush & _GEN_314;
      _GEN_625 = _GEN_418 ? ~_GEN_442 & _GEN_315 : ~io_flush & _GEN_315;
      _GEN_626 = _GEN_418 ? ~_GEN_442 & _GEN_316 : ~io_flush & _GEN_316;
      _GEN_627 = _GEN_418 ? ~_GEN_442 & _GEN_317 : ~io_flush & _GEN_317;
      _GEN_628 = _GEN_418 ? ~_GEN_442 & _GEN_318 : ~io_flush & _GEN_318;
      _GEN_629 = _GEN_418 ? ~_GEN_442 & _GEN_381 : ~io_flush & _GEN_381;
      _GEN_630 = _GEN_418 ? ~_GEN_444 & _GEN_414 : ~io_flush & _GEN_414;
      _GEN_631 = _GEN_418 ? ~_GEN_444 & _GEN_398 : ~io_flush & _GEN_398;
      _GEN_633 = _GEN_418 ? ~_GEN_444 & _GEN_321 : ~io_flush & _GEN_321;
      _GEN_634 = _GEN_418 ? ~_GEN_444 & _GEN_322 : ~io_flush & _GEN_322;
      _GEN_635 = _GEN_418 ? ~_GEN_444 & _GEN_323 : ~io_flush & _GEN_323;
      _GEN_636 = _GEN_418 ? ~_GEN_444 & _GEN_324 : ~io_flush & _GEN_324;
      _GEN_637 = _GEN_418 ? ~_GEN_444 & _GEN_325 : ~io_flush & _GEN_325;
      _GEN_638 = _GEN_418 ? ~_GEN_444 & _GEN_326 : ~io_flush & _GEN_326;
      _GEN_639 = _GEN_418 ? ~_GEN_444 & _GEN_327 : ~io_flush & _GEN_327;
      _GEN_640 = _GEN_418 ? ~_GEN_444 & _GEN_328 : ~io_flush & _GEN_328;
      _GEN_641 = _GEN_418 ? ~_GEN_444 & _GEN_329 : ~io_flush & _GEN_329;
      _GEN_642 = _GEN_418 ? ~_GEN_444 & _GEN_330 : ~io_flush & _GEN_330;
      _GEN_643 = _GEN_418 ? ~_GEN_444 & _GEN_331 : ~io_flush & _GEN_331;
      _GEN_644 = _GEN_418 ? ~_GEN_444 & _GEN_382 : ~io_flush & _GEN_382;
      _GEN_645 = _GEN_418 ? ~_GEN_446 & _GEN_415 : ~io_flush & _GEN_415;
      _GEN_646 = _GEN_418 ? ~_GEN_446 & _GEN_399 : ~io_flush & _GEN_399;
      _GEN_648 = _GEN_418 ? ~_GEN_446 & _GEN_334 : ~io_flush & _GEN_334;
      _GEN_649 = _GEN_418 ? ~_GEN_446 & _GEN_335 : ~io_flush & _GEN_335;
      _GEN_650 = _GEN_418 ? ~_GEN_446 & _GEN_336 : ~io_flush & _GEN_336;
      _GEN_651 = _GEN_418 ? ~_GEN_446 & _GEN_337 : ~io_flush & _GEN_337;
      _GEN_652 = _GEN_418 ? ~_GEN_446 & _GEN_338 : ~io_flush & _GEN_338;
      _GEN_653 = _GEN_418 ? ~_GEN_446 & _GEN_339 : ~io_flush & _GEN_339;
      _GEN_654 = _GEN_418 ? ~_GEN_446 & _GEN_340 : ~io_flush & _GEN_340;
      _GEN_655 = _GEN_418 ? ~_GEN_446 & _GEN_341 : ~io_flush & _GEN_341;
      _GEN_656 = _GEN_418 ? ~_GEN_446 & _GEN_342 : ~io_flush & _GEN_342;
      _GEN_657 = _GEN_418 ? ~_GEN_446 & _GEN_343 : ~io_flush & _GEN_343;
      _GEN_658 = _GEN_418 ? ~_GEN_446 & _GEN_344 : ~io_flush & _GEN_344;
      _GEN_659 = _GEN_418 ? ~_GEN_446 & _GEN_383 : ~io_flush & _GEN_383;
      _GEN_660 = _GEN_418 ? ~_GEN_448 & _GEN_416 : ~io_flush & _GEN_416;
      _GEN_661 = _GEN_418 ? ~_GEN_448 & _GEN_400 : ~io_flush & _GEN_400;
      _GEN_663 = _GEN_418 ? ~_GEN_448 & _GEN_347 : ~io_flush & _GEN_347;
      _GEN_664 = _GEN_418 ? ~_GEN_448 & _GEN_348 : ~io_flush & _GEN_348;
      _GEN_665 = _GEN_418 ? ~_GEN_448 & _GEN_349 : ~io_flush & _GEN_349;
      _GEN_666 = _GEN_418 ? ~_GEN_448 & _GEN_350 : ~io_flush & _GEN_350;
      _GEN_667 = _GEN_418 ? ~_GEN_448 & _GEN_351 : ~io_flush & _GEN_351;
      _GEN_668 = _GEN_418 ? ~_GEN_448 & _GEN_352 : ~io_flush & _GEN_352;
      _GEN_669 = _GEN_418 ? ~_GEN_448 & _GEN_353 : ~io_flush & _GEN_353;
      _GEN_670 = _GEN_418 ? ~_GEN_448 & _GEN_354 : ~io_flush & _GEN_354;
      _GEN_671 = _GEN_418 ? ~_GEN_448 & _GEN_355 : ~io_flush & _GEN_355;
      _GEN_672 = _GEN_418 ? ~_GEN_448 & _GEN_356 : ~io_flush & _GEN_356;
      _GEN_673 = _GEN_418 ? ~_GEN_448 & _GEN_357 : ~io_flush & _GEN_357;
      _GEN_674 = _GEN_418 ? ~_GEN_448 & _GEN_384 : ~io_flush & _GEN_384;
      _GEN_675 = _GEN_418 ? ~_GEN_449 & _GEN_417 : ~io_flush & _GEN_417;
      _GEN_676 = _GEN_418 ? ~_GEN_449 & _GEN_401 : ~io_flush & _GEN_401;
      _GEN_678 = _GEN_418 ? ~_GEN_449 & _GEN_359 : ~io_flush & _GEN_359;
      _GEN_679 = _GEN_418 ? ~_GEN_449 & _GEN_360 : ~io_flush & _GEN_360;
      _GEN_680 = _GEN_418 ? ~_GEN_449 & _GEN_361 : ~io_flush & _GEN_361;
      _GEN_681 = _GEN_418 ? ~_GEN_449 & _GEN_362 : ~io_flush & _GEN_362;
      _GEN_682 = _GEN_418 ? ~_GEN_449 & _GEN_363 : ~io_flush & _GEN_363;
      _GEN_683 = _GEN_418 ? ~_GEN_449 & _GEN_364 : ~io_flush & _GEN_364;
      _GEN_684 = _GEN_418 ? ~_GEN_449 & _GEN_365 : ~io_flush & _GEN_365;
      _GEN_685 = _GEN_418 ? ~_GEN_449 & _GEN_366 : ~io_flush & _GEN_366;
      _GEN_686 = _GEN_418 ? ~_GEN_449 & _GEN_367 : ~io_flush & _GEN_367;
      _GEN_687 = _GEN_418 ? ~_GEN_449 & _GEN_368 : ~io_flush & _GEN_368;
      _GEN_688 = _GEN_418 ? ~_GEN_449 & _GEN_369 : ~io_flush & _GEN_369;
      _GEN_689 = _GEN_418 ? ~_GEN_449 & _GEN_385 : ~io_flush & _GEN_385;
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_723 & _GEN_450 : ~_GEN_691 & _GEN_450;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_723 & _GEN_451 : ~_GEN_691 & _GEN_451;
      if (_GEN_724)
        reservation_station_0_decoded_instruction_RD <= 7'h0;
      else if (_GEN_164)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_147)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_101)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_84)
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_0_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_723 & _GEN_453 : ~_GEN_691 & _GEN_453;
      if (_GEN_724)
        reservation_station_0_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_164)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_147)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_101)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_84)
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_0_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_723 & _GEN_454 : ~_GEN_691 & _GEN_454;
      if (_GEN_724)
        reservation_station_0_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_164)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_147)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_101)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_84)
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_0_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_723 & _GEN_455 : ~_GEN_691 & _GEN_455;
      if (_GEN_724) begin
        reservation_station_0_decoded_instruction_IMM <= 21'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 2'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_164) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_147) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_101) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_84) begin
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_0_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_723 & _GEN_456 : ~_GEN_691 & _GEN_456;
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_723 & _GEN_457 : ~_GEN_691 & _GEN_457;
      reservation_station_0_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_723 & _GEN_458 : ~_GEN_691 & _GEN_458;
      reservation_station_0_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_723 & _GEN_459 : ~_GEN_691 & _GEN_459;
      reservation_station_0_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_723 & _GEN_460 : ~_GEN_691 & _GEN_460;
      reservation_station_0_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_723 & _GEN_461 : ~_GEN_691 & _GEN_461;
      reservation_station_0_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_723 & _GEN_462 : ~_GEN_691 & _GEN_462;
      reservation_station_0_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_723 & _GEN_463 : ~_GEN_691 & _GEN_463;
      reservation_station_0_valid <=
        _GEN_707 ? ~(_GEN_708 | _GEN_691) & _GEN_464 : ~_GEN_691 & _GEN_464;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_725 & _GEN_465 : ~_GEN_692 & _GEN_465;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_725 & _GEN_466 : ~_GEN_692 & _GEN_466;
      if (_GEN_726)
        reservation_station_1_decoded_instruction_RD <= 7'h0;
      else if (_GEN_177)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_148)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_103)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_85)
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_1_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_725 & _GEN_468 : ~_GEN_692 & _GEN_468;
      if (_GEN_726)
        reservation_station_1_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_177)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_148)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_103)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_85)
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_1_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_725 & _GEN_469 : ~_GEN_692 & _GEN_469;
      if (_GEN_726)
        reservation_station_1_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_177)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_148)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_103)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_85)
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_1_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_725 & _GEN_470 : ~_GEN_692 & _GEN_470;
      if (_GEN_726) begin
        reservation_station_1_decoded_instruction_IMM <= 21'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 2'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_177) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_148) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_103) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_85) begin
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_1_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_725 & _GEN_471 : ~_GEN_692 & _GEN_471;
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_725 & _GEN_472 : ~_GEN_692 & _GEN_472;
      reservation_station_1_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_725 & _GEN_473 : ~_GEN_692 & _GEN_473;
      reservation_station_1_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_725 & _GEN_474 : ~_GEN_692 & _GEN_474;
      reservation_station_1_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_725 & _GEN_475 : ~_GEN_692 & _GEN_475;
      reservation_station_1_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_725 & _GEN_476 : ~_GEN_692 & _GEN_476;
      reservation_station_1_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_725 & _GEN_477 : ~_GEN_692 & _GEN_477;
      reservation_station_1_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_725 & _GEN_478 : ~_GEN_692 & _GEN_478;
      reservation_station_1_valid <=
        _GEN_707 ? ~(_GEN_709 | _GEN_692) & _GEN_479 : ~_GEN_692 & _GEN_479;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_727 & _GEN_480 : ~_GEN_693 & _GEN_480;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_727 & _GEN_481 : ~_GEN_693 & _GEN_481;
      if (_GEN_728)
        reservation_station_2_decoded_instruction_RD <= 7'h0;
      else if (_GEN_190)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_149)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_105)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_86)
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_2_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_727 & _GEN_483 : ~_GEN_693 & _GEN_483;
      if (_GEN_728)
        reservation_station_2_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_190)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_149)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_105)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_86)
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_2_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_727 & _GEN_484 : ~_GEN_693 & _GEN_484;
      if (_GEN_728)
        reservation_station_2_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_190)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_149)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_105)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_86)
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_2_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_727 & _GEN_485 : ~_GEN_693 & _GEN_485;
      if (_GEN_728) begin
        reservation_station_2_decoded_instruction_IMM <= 21'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 2'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_190) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_149) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_105) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_86) begin
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_2_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_727 & _GEN_486 : ~_GEN_693 & _GEN_486;
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_727 & _GEN_487 : ~_GEN_693 & _GEN_487;
      reservation_station_2_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_727 & _GEN_488 : ~_GEN_693 & _GEN_488;
      reservation_station_2_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_727 & _GEN_489 : ~_GEN_693 & _GEN_489;
      reservation_station_2_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_727 & _GEN_490 : ~_GEN_693 & _GEN_490;
      reservation_station_2_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_727 & _GEN_491 : ~_GEN_693 & _GEN_491;
      reservation_station_2_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_727 & _GEN_492 : ~_GEN_693 & _GEN_492;
      reservation_station_2_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_727 & _GEN_493 : ~_GEN_693 & _GEN_493;
      reservation_station_2_valid <=
        _GEN_707 ? ~(_GEN_710 | _GEN_693) & _GEN_494 : ~_GEN_693 & _GEN_494;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_729 & _GEN_495 : ~_GEN_694 & _GEN_495;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_729 & _GEN_496 : ~_GEN_694 & _GEN_496;
      if (_GEN_730)
        reservation_station_3_decoded_instruction_RD <= 7'h0;
      else if (_GEN_203)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_150)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_107)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_87)
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_3_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_729 & _GEN_498 : ~_GEN_694 & _GEN_498;
      if (_GEN_730)
        reservation_station_3_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_203)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_150)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_107)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_87)
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_3_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_729 & _GEN_499 : ~_GEN_694 & _GEN_499;
      if (_GEN_730)
        reservation_station_3_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_203)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_150)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_107)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_87)
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_3_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_729 & _GEN_500 : ~_GEN_694 & _GEN_500;
      if (_GEN_730) begin
        reservation_station_3_decoded_instruction_IMM <= 21'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 2'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_203) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_150) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_107) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_87) begin
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_3_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_729 & _GEN_501 : ~_GEN_694 & _GEN_501;
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_729 & _GEN_502 : ~_GEN_694 & _GEN_502;
      reservation_station_3_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_729 & _GEN_503 : ~_GEN_694 & _GEN_503;
      reservation_station_3_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_729 & _GEN_504 : ~_GEN_694 & _GEN_504;
      reservation_station_3_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_729 & _GEN_505 : ~_GEN_694 & _GEN_505;
      reservation_station_3_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_729 & _GEN_506 : ~_GEN_694 & _GEN_506;
      reservation_station_3_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_729 & _GEN_507 : ~_GEN_694 & _GEN_507;
      reservation_station_3_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_729 & _GEN_508 : ~_GEN_694 & _GEN_508;
      reservation_station_3_valid <=
        _GEN_707 ? ~(_GEN_711 | _GEN_694) & _GEN_509 : ~_GEN_694 & _GEN_509;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_731 & _GEN_510 : ~_GEN_695 & _GEN_510;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_731 & _GEN_511 : ~_GEN_695 & _GEN_511;
      if (_GEN_732)
        reservation_station_4_decoded_instruction_RD <= 7'h0;
      else if (_GEN_216)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_151)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_109)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_88)
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_4_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_731 & _GEN_513 : ~_GEN_695 & _GEN_513;
      if (_GEN_732)
        reservation_station_4_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_216)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_151)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_109)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_88)
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_4_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_731 & _GEN_514 : ~_GEN_695 & _GEN_514;
      if (_GEN_732)
        reservation_station_4_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_216)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_151)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_109)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_88)
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_4_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_731 & _GEN_515 : ~_GEN_695 & _GEN_515;
      if (_GEN_732) begin
        reservation_station_4_decoded_instruction_IMM <= 21'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 2'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_216) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_151) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_109) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_88) begin
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_4_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_731 & _GEN_516 : ~_GEN_695 & _GEN_516;
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_731 & _GEN_517 : ~_GEN_695 & _GEN_517;
      reservation_station_4_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_731 & _GEN_518 : ~_GEN_695 & _GEN_518;
      reservation_station_4_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_731 & _GEN_519 : ~_GEN_695 & _GEN_519;
      reservation_station_4_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_731 & _GEN_520 : ~_GEN_695 & _GEN_520;
      reservation_station_4_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_731 & _GEN_521 : ~_GEN_695 & _GEN_521;
      reservation_station_4_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_731 & _GEN_522 : ~_GEN_695 & _GEN_522;
      reservation_station_4_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_731 & _GEN_523 : ~_GEN_695 & _GEN_523;
      reservation_station_4_valid <=
        _GEN_707 ? ~(_GEN_712 | _GEN_695) & _GEN_524 : ~_GEN_695 & _GEN_524;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_733 & _GEN_525 : ~_GEN_696 & _GEN_525;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_733 & _GEN_526 : ~_GEN_696 & _GEN_526;
      if (_GEN_734)
        reservation_station_5_decoded_instruction_RD <= 7'h0;
      else if (_GEN_229)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_152)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_111)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_89)
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_5_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_733 & _GEN_528 : ~_GEN_696 & _GEN_528;
      if (_GEN_734)
        reservation_station_5_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_229)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_152)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_111)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_89)
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_5_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_733 & _GEN_529 : ~_GEN_696 & _GEN_529;
      if (_GEN_734)
        reservation_station_5_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_229)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_152)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_111)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_89)
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_5_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_733 & _GEN_530 : ~_GEN_696 & _GEN_530;
      if (_GEN_734) begin
        reservation_station_5_decoded_instruction_IMM <= 21'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 2'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_229) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_152) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_111) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_89) begin
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_5_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_733 & _GEN_531 : ~_GEN_696 & _GEN_531;
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_733 & _GEN_532 : ~_GEN_696 & _GEN_532;
      reservation_station_5_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_733 & _GEN_533 : ~_GEN_696 & _GEN_533;
      reservation_station_5_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_733 & _GEN_534 : ~_GEN_696 & _GEN_534;
      reservation_station_5_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_733 & _GEN_535 : ~_GEN_696 & _GEN_535;
      reservation_station_5_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_733 & _GEN_536 : ~_GEN_696 & _GEN_536;
      reservation_station_5_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_733 & _GEN_537 : ~_GEN_696 & _GEN_537;
      reservation_station_5_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_733 & _GEN_538 : ~_GEN_696 & _GEN_538;
      reservation_station_5_valid <=
        _GEN_707 ? ~(_GEN_713 | _GEN_696) & _GEN_539 : ~_GEN_696 & _GEN_539;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_735 & _GEN_540 : ~_GEN_697 & _GEN_540;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_735 & _GEN_541 : ~_GEN_697 & _GEN_541;
      if (_GEN_736)
        reservation_station_6_decoded_instruction_RD <= 7'h0;
      else if (_GEN_242)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_153)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_113)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_90)
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_6_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_735 & _GEN_543 : ~_GEN_697 & _GEN_543;
      if (_GEN_736)
        reservation_station_6_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_242)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_153)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_113)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_90)
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_6_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_735 & _GEN_544 : ~_GEN_697 & _GEN_544;
      if (_GEN_736)
        reservation_station_6_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_242)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_153)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_113)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_90)
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_6_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_735 & _GEN_545 : ~_GEN_697 & _GEN_545;
      if (_GEN_736) begin
        reservation_station_6_decoded_instruction_IMM <= 21'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 2'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_242) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_153) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_113) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_90) begin
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_6_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_735 & _GEN_546 : ~_GEN_697 & _GEN_546;
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_735 & _GEN_547 : ~_GEN_697 & _GEN_547;
      reservation_station_6_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_735 & _GEN_548 : ~_GEN_697 & _GEN_548;
      reservation_station_6_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_735 & _GEN_549 : ~_GEN_697 & _GEN_549;
      reservation_station_6_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_735 & _GEN_550 : ~_GEN_697 & _GEN_550;
      reservation_station_6_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_735 & _GEN_551 : ~_GEN_697 & _GEN_551;
      reservation_station_6_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_735 & _GEN_552 : ~_GEN_697 & _GEN_552;
      reservation_station_6_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_735 & _GEN_553 : ~_GEN_697 & _GEN_553;
      reservation_station_6_valid <=
        _GEN_707 ? ~(_GEN_714 | _GEN_697) & _GEN_554 : ~_GEN_697 & _GEN_554;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_737 & _GEN_555 : ~_GEN_698 & _GEN_555;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_737 & _GEN_556 : ~_GEN_698 & _GEN_556;
      if (_GEN_738)
        reservation_station_7_decoded_instruction_RD <= 7'h0;
      else if (_GEN_255)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_154)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_115)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_91)
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_7_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_737 & _GEN_558 : ~_GEN_698 & _GEN_558;
      if (_GEN_738)
        reservation_station_7_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_255)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_154)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_115)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_91)
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_7_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_737 & _GEN_559 : ~_GEN_698 & _GEN_559;
      if (_GEN_738)
        reservation_station_7_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_255)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_154)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_115)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_91)
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_7_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_737 & _GEN_560 : ~_GEN_698 & _GEN_560;
      if (_GEN_738) begin
        reservation_station_7_decoded_instruction_IMM <= 21'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 2'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_255) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_154) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_115) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_91) begin
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_7_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_737 & _GEN_561 : ~_GEN_698 & _GEN_561;
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_737 & _GEN_562 : ~_GEN_698 & _GEN_562;
      reservation_station_7_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_737 & _GEN_563 : ~_GEN_698 & _GEN_563;
      reservation_station_7_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_737 & _GEN_564 : ~_GEN_698 & _GEN_564;
      reservation_station_7_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_737 & _GEN_565 : ~_GEN_698 & _GEN_565;
      reservation_station_7_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_737 & _GEN_566 : ~_GEN_698 & _GEN_566;
      reservation_station_7_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_737 & _GEN_567 : ~_GEN_698 & _GEN_567;
      reservation_station_7_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_737 & _GEN_568 : ~_GEN_698 & _GEN_568;
      reservation_station_7_valid <=
        _GEN_707 ? ~(_GEN_715 | _GEN_698) & _GEN_569 : ~_GEN_698 & _GEN_569;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_739 & _GEN_570 : ~_GEN_699 & _GEN_570;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_739 & _GEN_571 : ~_GEN_699 & _GEN_571;
      if (_GEN_740)
        reservation_station_8_decoded_instruction_RD <= 7'h0;
      else if (_GEN_268)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_155)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_117)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_92)
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_8_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_739 & _GEN_573 : ~_GEN_699 & _GEN_573;
      if (_GEN_740)
        reservation_station_8_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_268)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_155)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_117)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_92)
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_8_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_739 & _GEN_574 : ~_GEN_699 & _GEN_574;
      if (_GEN_740)
        reservation_station_8_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_268)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_155)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_117)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_92)
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_8_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_739 & _GEN_575 : ~_GEN_699 & _GEN_575;
      if (_GEN_740) begin
        reservation_station_8_decoded_instruction_IMM <= 21'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 2'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_268) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_155) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_117) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_92) begin
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_8_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_739 & _GEN_576 : ~_GEN_699 & _GEN_576;
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_739 & _GEN_577 : ~_GEN_699 & _GEN_577;
      reservation_station_8_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_739 & _GEN_578 : ~_GEN_699 & _GEN_578;
      reservation_station_8_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_739 & _GEN_579 : ~_GEN_699 & _GEN_579;
      reservation_station_8_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_739 & _GEN_580 : ~_GEN_699 & _GEN_580;
      reservation_station_8_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_739 & _GEN_581 : ~_GEN_699 & _GEN_581;
      reservation_station_8_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_739 & _GEN_582 : ~_GEN_699 & _GEN_582;
      reservation_station_8_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_739 & _GEN_583 : ~_GEN_699 & _GEN_583;
      reservation_station_8_valid <=
        _GEN_707 ? ~(_GEN_716 | _GEN_699) & _GEN_584 : ~_GEN_699 & _GEN_584;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_741 & _GEN_585 : ~_GEN_700 & _GEN_585;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_741 & _GEN_586 : ~_GEN_700 & _GEN_586;
      if (_GEN_742)
        reservation_station_9_decoded_instruction_RD <= 7'h0;
      else if (_GEN_281)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_156)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_119)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_93)
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_9_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_741 & _GEN_588 : ~_GEN_700 & _GEN_588;
      if (_GEN_742)
        reservation_station_9_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_281)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_156)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_119)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_93)
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_9_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_741 & _GEN_589 : ~_GEN_700 & _GEN_589;
      if (_GEN_742)
        reservation_station_9_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_281)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_156)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_119)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_93)
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_9_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_741 & _GEN_590 : ~_GEN_700 & _GEN_590;
      if (_GEN_742) begin
        reservation_station_9_decoded_instruction_IMM <= 21'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 2'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_281) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_156) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_119) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_93) begin
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_9_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_741 & _GEN_591 : ~_GEN_700 & _GEN_591;
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_741 & _GEN_592 : ~_GEN_700 & _GEN_592;
      reservation_station_9_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_741 & _GEN_593 : ~_GEN_700 & _GEN_593;
      reservation_station_9_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_741 & _GEN_594 : ~_GEN_700 & _GEN_594;
      reservation_station_9_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_741 & _GEN_595 : ~_GEN_700 & _GEN_595;
      reservation_station_9_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_741 & _GEN_596 : ~_GEN_700 & _GEN_596;
      reservation_station_9_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_741 & _GEN_597 : ~_GEN_700 & _GEN_597;
      reservation_station_9_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_741 & _GEN_598 : ~_GEN_700 & _GEN_598;
      reservation_station_9_valid <=
        _GEN_707 ? ~(_GEN_717 | _GEN_700) & _GEN_599 : ~_GEN_700 & _GEN_599;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_743 & _GEN_600 : ~_GEN_701 & _GEN_600;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_743 & _GEN_601 : ~_GEN_701 & _GEN_601;
      if (_GEN_744)
        reservation_station_10_decoded_instruction_RD <= 7'h0;
      else if (_GEN_294)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_157)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_121)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_94)
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_10_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_743 & _GEN_603 : ~_GEN_701 & _GEN_603;
      if (_GEN_744)
        reservation_station_10_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_294)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_157)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_121)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_94)
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_10_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_743 & _GEN_604 : ~_GEN_701 & _GEN_604;
      if (_GEN_744)
        reservation_station_10_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_294)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_157)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_121)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_94)
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_10_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_743 & _GEN_605 : ~_GEN_701 & _GEN_605;
      if (_GEN_744) begin
        reservation_station_10_decoded_instruction_IMM <= 21'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 2'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_294) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_157) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_121) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_94) begin
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_10_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_743 & _GEN_606 : ~_GEN_701 & _GEN_606;
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_743 & _GEN_607 : ~_GEN_701 & _GEN_607;
      reservation_station_10_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_743 & _GEN_608 : ~_GEN_701 & _GEN_608;
      reservation_station_10_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_743 & _GEN_609 : ~_GEN_701 & _GEN_609;
      reservation_station_10_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_743 & _GEN_610 : ~_GEN_701 & _GEN_610;
      reservation_station_10_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_743 & _GEN_611 : ~_GEN_701 & _GEN_611;
      reservation_station_10_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_743 & _GEN_612 : ~_GEN_701 & _GEN_612;
      reservation_station_10_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_743 & _GEN_613 : ~_GEN_701 & _GEN_613;
      reservation_station_10_valid <=
        _GEN_707 ? ~(_GEN_718 | _GEN_701) & _GEN_614 : ~_GEN_701 & _GEN_614;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_745 & _GEN_615 : ~_GEN_702 & _GEN_615;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_745 & _GEN_616 : ~_GEN_702 & _GEN_616;
      if (_GEN_746)
        reservation_station_11_decoded_instruction_RD <= 7'h0;
      else if (_GEN_307)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_158)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_123)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_95)
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_11_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_745 & _GEN_618 : ~_GEN_702 & _GEN_618;
      if (_GEN_746)
        reservation_station_11_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_307)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_158)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_123)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_95)
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_11_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_745 & _GEN_619 : ~_GEN_702 & _GEN_619;
      if (_GEN_746)
        reservation_station_11_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_307)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_158)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_123)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_95)
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_11_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_745 & _GEN_620 : ~_GEN_702 & _GEN_620;
      if (_GEN_746) begin
        reservation_station_11_decoded_instruction_IMM <= 21'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 2'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_307) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_158) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_123) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_95) begin
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_11_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_745 & _GEN_621 : ~_GEN_702 & _GEN_621;
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_745 & _GEN_622 : ~_GEN_702 & _GEN_622;
      reservation_station_11_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_745 & _GEN_623 : ~_GEN_702 & _GEN_623;
      reservation_station_11_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_745 & _GEN_624 : ~_GEN_702 & _GEN_624;
      reservation_station_11_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_745 & _GEN_625 : ~_GEN_702 & _GEN_625;
      reservation_station_11_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_745 & _GEN_626 : ~_GEN_702 & _GEN_626;
      reservation_station_11_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_745 & _GEN_627 : ~_GEN_702 & _GEN_627;
      reservation_station_11_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_745 & _GEN_628 : ~_GEN_702 & _GEN_628;
      reservation_station_11_valid <=
        _GEN_707 ? ~(_GEN_719 | _GEN_702) & _GEN_629 : ~_GEN_702 & _GEN_629;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_747 & _GEN_630 : ~_GEN_703 & _GEN_630;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_747 & _GEN_631 : ~_GEN_703 & _GEN_631;
      if (_GEN_748)
        reservation_station_12_decoded_instruction_RD <= 7'h0;
      else if (_GEN_320)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_159)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_125)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_96)
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_12_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_747 & _GEN_633 : ~_GEN_703 & _GEN_633;
      if (_GEN_748)
        reservation_station_12_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_320)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_159)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_125)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_96)
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_12_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_747 & _GEN_634 : ~_GEN_703 & _GEN_634;
      if (_GEN_748)
        reservation_station_12_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_320)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_159)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_125)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_96)
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_12_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_747 & _GEN_635 : ~_GEN_703 & _GEN_635;
      if (_GEN_748) begin
        reservation_station_12_decoded_instruction_IMM <= 21'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 2'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_320) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_159) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_125) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_96) begin
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_12_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_747 & _GEN_636 : ~_GEN_703 & _GEN_636;
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_747 & _GEN_637 : ~_GEN_703 & _GEN_637;
      reservation_station_12_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_747 & _GEN_638 : ~_GEN_703 & _GEN_638;
      reservation_station_12_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_747 & _GEN_639 : ~_GEN_703 & _GEN_639;
      reservation_station_12_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_747 & _GEN_640 : ~_GEN_703 & _GEN_640;
      reservation_station_12_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_747 & _GEN_641 : ~_GEN_703 & _GEN_641;
      reservation_station_12_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_747 & _GEN_642 : ~_GEN_703 & _GEN_642;
      reservation_station_12_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_747 & _GEN_643 : ~_GEN_703 & _GEN_643;
      reservation_station_12_valid <=
        _GEN_707 ? ~(_GEN_720 | _GEN_703) & _GEN_644 : ~_GEN_703 & _GEN_644;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_749 & _GEN_645 : ~_GEN_704 & _GEN_645;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_749 & _GEN_646 : ~_GEN_704 & _GEN_646;
      if (_GEN_750)
        reservation_station_13_decoded_instruction_RD <= 7'h0;
      else if (_GEN_333)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_160)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_127)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_97)
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_13_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_749 & _GEN_648 : ~_GEN_704 & _GEN_648;
      if (_GEN_750)
        reservation_station_13_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_333)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_160)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_127)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_97)
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_13_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_749 & _GEN_649 : ~_GEN_704 & _GEN_649;
      if (_GEN_750)
        reservation_station_13_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_333)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_160)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_127)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_97)
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_13_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_749 & _GEN_650 : ~_GEN_704 & _GEN_650;
      if (_GEN_750) begin
        reservation_station_13_decoded_instruction_IMM <= 21'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 2'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_333) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_160) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_127) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_97) begin
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_13_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_749 & _GEN_651 : ~_GEN_704 & _GEN_651;
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_749 & _GEN_652 : ~_GEN_704 & _GEN_652;
      reservation_station_13_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_749 & _GEN_653 : ~_GEN_704 & _GEN_653;
      reservation_station_13_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_749 & _GEN_654 : ~_GEN_704 & _GEN_654;
      reservation_station_13_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_749 & _GEN_655 : ~_GEN_704 & _GEN_655;
      reservation_station_13_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_749 & _GEN_656 : ~_GEN_704 & _GEN_656;
      reservation_station_13_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_749 & _GEN_657 : ~_GEN_704 & _GEN_657;
      reservation_station_13_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_749 & _GEN_658 : ~_GEN_704 & _GEN_658;
      reservation_station_13_valid <=
        _GEN_707 ? ~(_GEN_721 | _GEN_704) & _GEN_659 : ~_GEN_704 & _GEN_659;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_751 & _GEN_660 : ~_GEN_705 & _GEN_660;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_751 & _GEN_661 : ~_GEN_705 & _GEN_661;
      if (_GEN_752)
        reservation_station_14_decoded_instruction_RD <= 7'h0;
      else if (_GEN_346)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_161)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_129)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_98)
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_14_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_751 & _GEN_663 : ~_GEN_705 & _GEN_663;
      if (_GEN_752)
        reservation_station_14_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_346)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_161)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_129)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_98)
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_14_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_751 & _GEN_664 : ~_GEN_705 & _GEN_664;
      if (_GEN_752)
        reservation_station_14_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_346)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_161)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_129)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_98)
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_14_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_751 & _GEN_665 : ~_GEN_705 & _GEN_665;
      if (_GEN_752) begin
        reservation_station_14_decoded_instruction_IMM <= 21'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 2'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_346) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_161) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_129) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_98) begin
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_14_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_751 & _GEN_666 : ~_GEN_705 & _GEN_666;
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_751 & _GEN_667 : ~_GEN_705 & _GEN_667;
      reservation_station_14_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_751 & _GEN_668 : ~_GEN_705 & _GEN_668;
      reservation_station_14_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_751 & _GEN_669 : ~_GEN_705 & _GEN_669;
      reservation_station_14_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_751 & _GEN_670 : ~_GEN_705 & _GEN_670;
      reservation_station_14_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_751 & _GEN_671 : ~_GEN_705 & _GEN_671;
      reservation_station_14_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_751 & _GEN_672 : ~_GEN_705 & _GEN_672;
      reservation_station_14_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_751 & _GEN_673 : ~_GEN_705 & _GEN_673;
      reservation_station_14_valid <=
        _GEN_707 ? ~(_GEN_722 | _GEN_705) & _GEN_674 : ~_GEN_705 & _GEN_674;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        _GEN_707 ? ~_GEN_753 & _GEN_675 : ~_GEN_706 & _GEN_675;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        _GEN_707 ? ~_GEN_753 & _GEN_676 : ~_GEN_706 & _GEN_676;
      if (_GEN_754)
        reservation_station_15_decoded_instruction_RD <= 7'h0;
      else if (_GEN_358)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
      else if (_GEN_162)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
      else if (_GEN_130)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
      else if (_GEN_99)
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
      reservation_station_15_decoded_instruction_RD_valid <=
        _GEN_707 ? ~_GEN_753 & _GEN_678 : ~_GEN_706 & _GEN_678;
      if (_GEN_754)
        reservation_station_15_decoded_instruction_RS1 <= 7'h0;
      else if (_GEN_358)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
      else if (_GEN_162)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
      else if (_GEN_130)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
      else if (_GEN_99)
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
      reservation_station_15_decoded_instruction_RS1_valid <=
        _GEN_707 ? ~_GEN_753 & _GEN_679 : ~_GEN_706 & _GEN_679;
      if (_GEN_754)
        reservation_station_15_decoded_instruction_RS2 <= 7'h0;
      else if (_GEN_358)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
      else if (_GEN_162)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
      else if (_GEN_130)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
      else if (_GEN_99)
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
      reservation_station_15_decoded_instruction_RS2_valid <=
        _GEN_707 ? ~_GEN_753 & _GEN_680 : ~_GEN_706 & _GEN_680;
      if (_GEN_754) begin
        reservation_station_15_decoded_instruction_IMM <= 21'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 2'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_358) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_162) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_130) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_99) begin
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_15_decoded_instruction_needs_ALU <=
        _GEN_707 ? ~_GEN_753 & _GEN_681 : ~_GEN_706 & _GEN_681;
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        _GEN_707 ? ~_GEN_753 & _GEN_682 : ~_GEN_706 & _GEN_682;
      reservation_station_15_decoded_instruction_needs_CSRs <=
        _GEN_707 ? ~_GEN_753 & _GEN_683 : ~_GEN_706 & _GEN_683;
      reservation_station_15_decoded_instruction_SUBTRACT <=
        _GEN_707 ? ~_GEN_753 & _GEN_684 : ~_GEN_706 & _GEN_684;
      reservation_station_15_decoded_instruction_MULTIPLY <=
        _GEN_707 ? ~_GEN_753 & _GEN_685 : ~_GEN_706 & _GEN_685;
      reservation_station_15_decoded_instruction_IS_IMM <=
        _GEN_707 ? ~_GEN_753 & _GEN_686 : ~_GEN_706 & _GEN_686;
      reservation_station_15_decoded_instruction_is_load <=
        _GEN_707 ? ~_GEN_753 & _GEN_687 : ~_GEN_706 & _GEN_687;
      reservation_station_15_decoded_instruction_is_store <=
        _GEN_707 ? ~_GEN_753 & _GEN_688 : ~_GEN_706 & _GEN_688;
      reservation_station_15_valid <=
        _GEN_707 ? ~((&port2_RS_index) | _GEN_706) & _GEN_689 : ~_GEN_706 & _GEN_689;
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_1_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_2_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_3_ready = |(availalbe_RS_entries[4:2]);
  assign io_RF_inputs_0_valid = port0_valid & _GEN_60[port0_RS_index];
  assign io_RF_inputs_0_bits_ready_bits_RS1_ready = port0_valid & _GEN_61[port0_RS_index];
  assign io_RF_inputs_0_bits_ready_bits_RS2_ready = port0_valid & _GEN_62[port0_RS_index];
  assign io_RF_inputs_0_bits_RD = port0_valid ? _GEN_63[port0_RS_index] : 7'h0;
  assign io_RF_inputs_0_bits_RD_valid = port0_valid & _GEN_64[port0_RS_index];
  assign io_RF_inputs_0_bits_RS1 = port0_valid ? _GEN_65[port0_RS_index] : 7'h0;
  assign io_RF_inputs_0_bits_RS1_valid = port0_valid & _GEN_66[port0_RS_index];
  assign io_RF_inputs_0_bits_RS2 = port0_valid ? _GEN_67[port0_RS_index] : 7'h0;
  assign io_RF_inputs_0_bits_RS2_valid = port0_valid & _GEN_68[port0_RS_index];
  assign io_RF_inputs_0_bits_IMM = port0_valid ? _GEN_69[port0_RS_index] : 21'h0;
  assign io_RF_inputs_0_bits_FUNCT3 = port0_valid ? _GEN_70[port0_RS_index] : 3'h0;
  assign io_RF_inputs_0_bits_packet_index = port0_valid ? _GEN_71[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_ROB_index = port0_valid ? _GEN_72[port0_RS_index] : 6'h0;
  assign io_RF_inputs_0_bits_instructionType =
    port0_valid ? _GEN_73[port0_RS_index] : 5'h0;
  assign io_RF_inputs_0_bits_portID = port0_valid ? _GEN_74[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_RS_type = port0_valid ? _GEN_75[port0_RS_index] : 2'h0;
  assign io_RF_inputs_0_bits_needs_ALU = port0_valid & _GEN_76[port0_RS_index];
  assign io_RF_inputs_0_bits_needs_branch_unit = port0_valid & _GEN_77[port0_RS_index];
  assign io_RF_inputs_0_bits_needs_CSRs = port0_valid & _GEN_78[port0_RS_index];
  assign io_RF_inputs_0_bits_SUBTRACT = port0_valid & _GEN_79[port0_RS_index];
  assign io_RF_inputs_0_bits_MULTIPLY = port0_valid & _GEN_80[port0_RS_index];
  assign io_RF_inputs_0_bits_IS_IMM = port0_valid & _GEN_81[port0_RS_index];
  assign io_RF_inputs_0_bits_is_load = port0_valid & _GEN_82[port0_RS_index];
  assign io_RF_inputs_0_bits_is_store = port0_valid & _GEN_83[port0_RS_index];
  assign io_RF_inputs_1_valid = port1_valid & _GEN_60[port1_RS_index];
  assign io_RF_inputs_1_bits_ready_bits_RS1_ready = port1_valid & _GEN_61[port1_RS_index];
  assign io_RF_inputs_1_bits_ready_bits_RS2_ready = port1_valid & _GEN_62[port1_RS_index];
  assign io_RF_inputs_1_bits_RD = port1_valid ? _GEN_63[port1_RS_index] : 7'h0;
  assign io_RF_inputs_1_bits_RD_valid = port1_valid & _GEN_64[port1_RS_index];
  assign io_RF_inputs_1_bits_RS1 = port1_valid ? _GEN_65[port1_RS_index] : 7'h0;
  assign io_RF_inputs_1_bits_RS1_valid = port1_valid & _GEN_66[port1_RS_index];
  assign io_RF_inputs_1_bits_RS2 = port1_valid ? _GEN_67[port1_RS_index] : 7'h0;
  assign io_RF_inputs_1_bits_RS2_valid = port1_valid & _GEN_68[port1_RS_index];
  assign io_RF_inputs_1_bits_IMM = port1_valid ? _GEN_69[port1_RS_index] : 21'h0;
  assign io_RF_inputs_1_bits_FUNCT3 = port1_valid ? _GEN_70[port1_RS_index] : 3'h0;
  assign io_RF_inputs_1_bits_packet_index = port1_valid ? _GEN_71[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_ROB_index = port1_valid ? _GEN_72[port1_RS_index] : 6'h0;
  assign io_RF_inputs_1_bits_instructionType =
    port1_valid ? _GEN_73[port1_RS_index] : 5'h0;
  assign io_RF_inputs_1_bits_portID = port1_valid ? _GEN_74[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_RS_type = port1_valid ? _GEN_75[port1_RS_index] : 2'h0;
  assign io_RF_inputs_1_bits_needs_ALU = port1_valid & _GEN_76[port1_RS_index];
  assign io_RF_inputs_1_bits_needs_branch_unit = port1_valid & _GEN_77[port1_RS_index];
  assign io_RF_inputs_1_bits_needs_CSRs = port1_valid & _GEN_78[port1_RS_index];
  assign io_RF_inputs_1_bits_SUBTRACT = port1_valid & _GEN_79[port1_RS_index];
  assign io_RF_inputs_1_bits_MULTIPLY = port1_valid & _GEN_80[port1_RS_index];
  assign io_RF_inputs_1_bits_IS_IMM = port1_valid & _GEN_81[port1_RS_index];
  assign io_RF_inputs_1_bits_is_load = port1_valid & _GEN_82[port1_RS_index];
  assign io_RF_inputs_1_bits_is_store = port1_valid & _GEN_83[port1_RS_index];
  assign io_RF_inputs_2_valid = port2_valid & _GEN_60[port2_RS_index];
  assign io_RF_inputs_2_bits_ready_bits_RS1_ready = port2_valid & _GEN_61[port2_RS_index];
  assign io_RF_inputs_2_bits_ready_bits_RS2_ready = port2_valid & _GEN_62[port2_RS_index];
  assign io_RF_inputs_2_bits_RD = port2_valid ? _GEN_63[port2_RS_index] : 7'h0;
  assign io_RF_inputs_2_bits_RD_valid = port2_valid & _GEN_64[port2_RS_index];
  assign io_RF_inputs_2_bits_RS1 = port2_valid ? _GEN_65[port2_RS_index] : 7'h0;
  assign io_RF_inputs_2_bits_RS1_valid = port2_valid & _GEN_66[port2_RS_index];
  assign io_RF_inputs_2_bits_RS2 = port2_valid ? _GEN_67[port2_RS_index] : 7'h0;
  assign io_RF_inputs_2_bits_RS2_valid = port2_valid & _GEN_68[port2_RS_index];
  assign io_RF_inputs_2_bits_IMM = port2_valid ? _GEN_69[port2_RS_index] : 21'h0;
  assign io_RF_inputs_2_bits_FUNCT3 = port2_valid ? _GEN_70[port2_RS_index] : 3'h0;
  assign io_RF_inputs_2_bits_packet_index = port2_valid ? _GEN_71[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_ROB_index = port2_valid ? _GEN_72[port2_RS_index] : 6'h0;
  assign io_RF_inputs_2_bits_instructionType =
    port2_valid ? _GEN_73[port2_RS_index] : 5'h0;
  assign io_RF_inputs_2_bits_portID = port2_valid ? _GEN_74[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_RS_type = port2_valid ? _GEN_75[port2_RS_index] : 2'h0;
  assign io_RF_inputs_2_bits_needs_ALU = port2_valid & _GEN_76[port2_RS_index];
  assign io_RF_inputs_2_bits_needs_branch_unit = port2_valid & _GEN_77[port2_RS_index];
  assign io_RF_inputs_2_bits_needs_CSRs = port2_valid & _GEN_78[port2_RS_index];
  assign io_RF_inputs_2_bits_SUBTRACT = port2_valid & _GEN_79[port2_RS_index];
  assign io_RF_inputs_2_bits_MULTIPLY = port2_valid & _GEN_80[port2_RS_index];
  assign io_RF_inputs_2_bits_IS_IMM = port2_valid & _GEN_81[port2_RS_index];
  assign io_RF_inputs_2_bits_is_load = port2_valid & _GEN_82[port2_RS_index];
  assign io_RF_inputs_2_bits_is_store = port2_valid & _GEN_83[port2_RS_index];
endmodule

module MEMRS(
  input         clock,
                reset,
                io_flush,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [6:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [6:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [20:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [1:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IS_IMM,
                io_backend_packet_0_bits_is_load,
                io_backend_packet_0_bits_is_store,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [6:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [6:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [20:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [1:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IS_IMM,
                io_backend_packet_1_bits_is_load,
                io_backend_packet_1_bits_is_store,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [6:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [6:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [20:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [1:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IS_IMM,
                io_backend_packet_2_bits_is_load,
                io_backend_packet_2_bits_is_store,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [6:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [6:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [20:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [1:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IS_IMM,
                io_backend_packet_3_bits_is_load,
                io_backend_packet_3_bits_is_store,
  input  [31:0] io_fetch_PC,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input         io_FU_outputs_0_bits_RD_valid,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input         io_FU_outputs_1_bits_RD_valid,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input         io_FU_outputs_2_bits_RD_valid,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input         io_FU_outputs_3_bits_RD_valid,
                io_commit_valid,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  output        io_RF_inputs_3_valid,
                io_RF_inputs_3_bits_ready_bits_RS1_ready,
                io_RF_inputs_3_bits_ready_bits_RS2_ready,
  output [6:0]  io_RF_inputs_3_bits_RD,
  output        io_RF_inputs_3_bits_RD_valid,
  output [6:0]  io_RF_inputs_3_bits_RS1,
  output        io_RF_inputs_3_bits_RS1_valid,
  output [6:0]  io_RF_inputs_3_bits_RS2,
  output        io_RF_inputs_3_bits_RS2_valid,
  output [20:0] io_RF_inputs_3_bits_IMM,
  output [2:0]  io_RF_inputs_3_bits_FUNCT3,
  output [1:0]  io_RF_inputs_3_bits_packet_index,
  output [5:0]  io_RF_inputs_3_bits_ROB_index,
  output [4:0]  io_RF_inputs_3_bits_instructionType,
  output [1:0]  io_RF_inputs_3_bits_portID,
                io_RF_inputs_3_bits_RS_type,
  output        io_RF_inputs_3_bits_needs_ALU,
                io_RF_inputs_3_bits_needs_branch_unit,
                io_RF_inputs_3_bits_needs_CSRs,
                io_RF_inputs_3_bits_SUBTRACT,
                io_RF_inputs_3_bits_MULTIPLY,
                io_RF_inputs_3_bits_IS_IMM,
                io_RF_inputs_3_bits_is_load,
                io_RF_inputs_3_bits_is_store
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IS_IMM;
  reg               reservation_station_0_decoded_instruction_is_load;
  reg               reservation_station_0_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_0_fetch_PC;
  reg               reservation_station_0_commited;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IS_IMM;
  reg               reservation_station_1_decoded_instruction_is_load;
  reg               reservation_station_1_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_1_fetch_PC;
  reg               reservation_station_1_commited;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IS_IMM;
  reg               reservation_station_2_decoded_instruction_is_load;
  reg               reservation_station_2_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_2_fetch_PC;
  reg               reservation_station_2_commited;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IS_IMM;
  reg               reservation_station_3_decoded_instruction_is_load;
  reg               reservation_station_3_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_3_fetch_PC;
  reg               reservation_station_3_commited;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IS_IMM;
  reg               reservation_station_4_decoded_instruction_is_load;
  reg               reservation_station_4_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_4_fetch_PC;
  reg               reservation_station_4_commited;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IS_IMM;
  reg               reservation_station_5_decoded_instruction_is_load;
  reg               reservation_station_5_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_5_fetch_PC;
  reg               reservation_station_5_commited;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IS_IMM;
  reg               reservation_station_6_decoded_instruction_is_load;
  reg               reservation_station_6_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_6_fetch_PC;
  reg               reservation_station_6_commited;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IS_IMM;
  reg               reservation_station_7_decoded_instruction_is_load;
  reg               reservation_station_7_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_7_fetch_PC;
  reg               reservation_station_7_commited;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IS_IMM;
  reg               reservation_station_8_decoded_instruction_is_load;
  reg               reservation_station_8_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_8_fetch_PC;
  reg               reservation_station_8_commited;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IS_IMM;
  reg               reservation_station_9_decoded_instruction_is_load;
  reg               reservation_station_9_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_9_fetch_PC;
  reg               reservation_station_9_commited;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IS_IMM;
  reg               reservation_station_10_decoded_instruction_is_load;
  reg               reservation_station_10_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_10_fetch_PC;
  reg               reservation_station_10_commited;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IS_IMM;
  reg               reservation_station_11_decoded_instruction_is_load;
  reg               reservation_station_11_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_11_fetch_PC;
  reg               reservation_station_11_commited;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IS_IMM;
  reg               reservation_station_12_decoded_instruction_is_load;
  reg               reservation_station_12_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_12_fetch_PC;
  reg               reservation_station_12_commited;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IS_IMM;
  reg               reservation_station_13_decoded_instruction_is_load;
  reg               reservation_station_13_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_13_fetch_PC;
  reg               reservation_station_13_commited;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IS_IMM;
  reg               reservation_station_14_decoded_instruction_is_load;
  reg               reservation_station_14_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_14_fetch_PC;
  reg               reservation_station_14_commited;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [6:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [6:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [20:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [1:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IS_IMM;
  reg               reservation_station_15_decoded_instruction_is_load;
  reg               reservation_station_15_decoded_instruction_is_store;
  reg  [31:0]       reservation_station_15_fetch_PC;
  reg               reservation_station_15_commited;
  reg               reservation_station_15_valid;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_0_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_1_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_2_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_3_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_4_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_5_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_6_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_7_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_8_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_9_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_10_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_11_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_12_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_13_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_14_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid
    | io_FU_outputs_1_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid
    | io_FU_outputs_3_bits_RD == reservation_station_15_decoded_instruction_RS2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [15:0]       _GEN =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire [15:0]       _GEN_0 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire [15:0][6:0]  _GEN_1 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0]       _GEN_2 =
    {{reservation_station_15_decoded_instruction_RD_valid},
     {reservation_station_14_decoded_instruction_RD_valid},
     {reservation_station_13_decoded_instruction_RD_valid},
     {reservation_station_12_decoded_instruction_RD_valid},
     {reservation_station_11_decoded_instruction_RD_valid},
     {reservation_station_10_decoded_instruction_RD_valid},
     {reservation_station_9_decoded_instruction_RD_valid},
     {reservation_station_8_decoded_instruction_RD_valid},
     {reservation_station_7_decoded_instruction_RD_valid},
     {reservation_station_6_decoded_instruction_RD_valid},
     {reservation_station_5_decoded_instruction_RD_valid},
     {reservation_station_4_decoded_instruction_RD_valid},
     {reservation_station_3_decoded_instruction_RD_valid},
     {reservation_station_2_decoded_instruction_RD_valid},
     {reservation_station_1_decoded_instruction_RD_valid},
     {reservation_station_0_decoded_instruction_RD_valid}};
  wire [15:0][6:0]  _GEN_3 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_4 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][6:0]  _GEN_5 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_6 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][20:0] _GEN_7 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_8 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][1:0]  _GEN_9 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_10 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0][4:0]  _GEN_11 =
    {{reservation_station_15_decoded_instruction_instructionType},
     {reservation_station_14_decoded_instruction_instructionType},
     {reservation_station_13_decoded_instruction_instructionType},
     {reservation_station_12_decoded_instruction_instructionType},
     {reservation_station_11_decoded_instruction_instructionType},
     {reservation_station_10_decoded_instruction_instructionType},
     {reservation_station_9_decoded_instruction_instructionType},
     {reservation_station_8_decoded_instruction_instructionType},
     {reservation_station_7_decoded_instruction_instructionType},
     {reservation_station_6_decoded_instruction_instructionType},
     {reservation_station_5_decoded_instruction_instructionType},
     {reservation_station_4_decoded_instruction_instructionType},
     {reservation_station_3_decoded_instruction_instructionType},
     {reservation_station_2_decoded_instruction_instructionType},
     {reservation_station_1_decoded_instruction_instructionType},
     {reservation_station_0_decoded_instruction_instructionType}};
  wire [15:0][1:0]  _GEN_12 =
    {{reservation_station_15_decoded_instruction_portID},
     {reservation_station_14_decoded_instruction_portID},
     {reservation_station_13_decoded_instruction_portID},
     {reservation_station_12_decoded_instruction_portID},
     {reservation_station_11_decoded_instruction_portID},
     {reservation_station_10_decoded_instruction_portID},
     {reservation_station_9_decoded_instruction_portID},
     {reservation_station_8_decoded_instruction_portID},
     {reservation_station_7_decoded_instruction_portID},
     {reservation_station_6_decoded_instruction_portID},
     {reservation_station_5_decoded_instruction_portID},
     {reservation_station_4_decoded_instruction_portID},
     {reservation_station_3_decoded_instruction_portID},
     {reservation_station_2_decoded_instruction_portID},
     {reservation_station_1_decoded_instruction_portID},
     {reservation_station_0_decoded_instruction_portID}};
  wire [15:0][1:0]  _GEN_13 =
    {{reservation_station_15_decoded_instruction_RS_type},
     {reservation_station_14_decoded_instruction_RS_type},
     {reservation_station_13_decoded_instruction_RS_type},
     {reservation_station_12_decoded_instruction_RS_type},
     {reservation_station_11_decoded_instruction_RS_type},
     {reservation_station_10_decoded_instruction_RS_type},
     {reservation_station_9_decoded_instruction_RS_type},
     {reservation_station_8_decoded_instruction_RS_type},
     {reservation_station_7_decoded_instruction_RS_type},
     {reservation_station_6_decoded_instruction_RS_type},
     {reservation_station_5_decoded_instruction_RS_type},
     {reservation_station_4_decoded_instruction_RS_type},
     {reservation_station_3_decoded_instruction_RS_type},
     {reservation_station_2_decoded_instruction_RS_type},
     {reservation_station_1_decoded_instruction_RS_type},
     {reservation_station_0_decoded_instruction_RS_type}};
  wire [15:0]       _GEN_14 =
    {{reservation_station_15_decoded_instruction_needs_ALU},
     {reservation_station_14_decoded_instruction_needs_ALU},
     {reservation_station_13_decoded_instruction_needs_ALU},
     {reservation_station_12_decoded_instruction_needs_ALU},
     {reservation_station_11_decoded_instruction_needs_ALU},
     {reservation_station_10_decoded_instruction_needs_ALU},
     {reservation_station_9_decoded_instruction_needs_ALU},
     {reservation_station_8_decoded_instruction_needs_ALU},
     {reservation_station_7_decoded_instruction_needs_ALU},
     {reservation_station_6_decoded_instruction_needs_ALU},
     {reservation_station_5_decoded_instruction_needs_ALU},
     {reservation_station_4_decoded_instruction_needs_ALU},
     {reservation_station_3_decoded_instruction_needs_ALU},
     {reservation_station_2_decoded_instruction_needs_ALU},
     {reservation_station_1_decoded_instruction_needs_ALU},
     {reservation_station_0_decoded_instruction_needs_ALU}};
  wire [15:0]       _GEN_15 =
    {{reservation_station_15_decoded_instruction_needs_branch_unit},
     {reservation_station_14_decoded_instruction_needs_branch_unit},
     {reservation_station_13_decoded_instruction_needs_branch_unit},
     {reservation_station_12_decoded_instruction_needs_branch_unit},
     {reservation_station_11_decoded_instruction_needs_branch_unit},
     {reservation_station_10_decoded_instruction_needs_branch_unit},
     {reservation_station_9_decoded_instruction_needs_branch_unit},
     {reservation_station_8_decoded_instruction_needs_branch_unit},
     {reservation_station_7_decoded_instruction_needs_branch_unit},
     {reservation_station_6_decoded_instruction_needs_branch_unit},
     {reservation_station_5_decoded_instruction_needs_branch_unit},
     {reservation_station_4_decoded_instruction_needs_branch_unit},
     {reservation_station_3_decoded_instruction_needs_branch_unit},
     {reservation_station_2_decoded_instruction_needs_branch_unit},
     {reservation_station_1_decoded_instruction_needs_branch_unit},
     {reservation_station_0_decoded_instruction_needs_branch_unit}};
  wire [15:0]       _GEN_16 =
    {{reservation_station_15_decoded_instruction_needs_CSRs},
     {reservation_station_14_decoded_instruction_needs_CSRs},
     {reservation_station_13_decoded_instruction_needs_CSRs},
     {reservation_station_12_decoded_instruction_needs_CSRs},
     {reservation_station_11_decoded_instruction_needs_CSRs},
     {reservation_station_10_decoded_instruction_needs_CSRs},
     {reservation_station_9_decoded_instruction_needs_CSRs},
     {reservation_station_8_decoded_instruction_needs_CSRs},
     {reservation_station_7_decoded_instruction_needs_CSRs},
     {reservation_station_6_decoded_instruction_needs_CSRs},
     {reservation_station_5_decoded_instruction_needs_CSRs},
     {reservation_station_4_decoded_instruction_needs_CSRs},
     {reservation_station_3_decoded_instruction_needs_CSRs},
     {reservation_station_2_decoded_instruction_needs_CSRs},
     {reservation_station_1_decoded_instruction_needs_CSRs},
     {reservation_station_0_decoded_instruction_needs_CSRs}};
  wire [15:0]       _GEN_17 =
    {{reservation_station_15_decoded_instruction_SUBTRACT},
     {reservation_station_14_decoded_instruction_SUBTRACT},
     {reservation_station_13_decoded_instruction_SUBTRACT},
     {reservation_station_12_decoded_instruction_SUBTRACT},
     {reservation_station_11_decoded_instruction_SUBTRACT},
     {reservation_station_10_decoded_instruction_SUBTRACT},
     {reservation_station_9_decoded_instruction_SUBTRACT},
     {reservation_station_8_decoded_instruction_SUBTRACT},
     {reservation_station_7_decoded_instruction_SUBTRACT},
     {reservation_station_6_decoded_instruction_SUBTRACT},
     {reservation_station_5_decoded_instruction_SUBTRACT},
     {reservation_station_4_decoded_instruction_SUBTRACT},
     {reservation_station_3_decoded_instruction_SUBTRACT},
     {reservation_station_2_decoded_instruction_SUBTRACT},
     {reservation_station_1_decoded_instruction_SUBTRACT},
     {reservation_station_0_decoded_instruction_SUBTRACT}};
  wire [15:0]       _GEN_18 =
    {{reservation_station_15_decoded_instruction_MULTIPLY},
     {reservation_station_14_decoded_instruction_MULTIPLY},
     {reservation_station_13_decoded_instruction_MULTIPLY},
     {reservation_station_12_decoded_instruction_MULTIPLY},
     {reservation_station_11_decoded_instruction_MULTIPLY},
     {reservation_station_10_decoded_instruction_MULTIPLY},
     {reservation_station_9_decoded_instruction_MULTIPLY},
     {reservation_station_8_decoded_instruction_MULTIPLY},
     {reservation_station_7_decoded_instruction_MULTIPLY},
     {reservation_station_6_decoded_instruction_MULTIPLY},
     {reservation_station_5_decoded_instruction_MULTIPLY},
     {reservation_station_4_decoded_instruction_MULTIPLY},
     {reservation_station_3_decoded_instruction_MULTIPLY},
     {reservation_station_2_decoded_instruction_MULTIPLY},
     {reservation_station_1_decoded_instruction_MULTIPLY},
     {reservation_station_0_decoded_instruction_MULTIPLY}};
  wire [15:0]       _GEN_19 =
    {{reservation_station_15_decoded_instruction_IS_IMM},
     {reservation_station_14_decoded_instruction_IS_IMM},
     {reservation_station_13_decoded_instruction_IS_IMM},
     {reservation_station_12_decoded_instruction_IS_IMM},
     {reservation_station_11_decoded_instruction_IS_IMM},
     {reservation_station_10_decoded_instruction_IS_IMM},
     {reservation_station_9_decoded_instruction_IS_IMM},
     {reservation_station_8_decoded_instruction_IS_IMM},
     {reservation_station_7_decoded_instruction_IS_IMM},
     {reservation_station_6_decoded_instruction_IS_IMM},
     {reservation_station_5_decoded_instruction_IS_IMM},
     {reservation_station_4_decoded_instruction_IS_IMM},
     {reservation_station_3_decoded_instruction_IS_IMM},
     {reservation_station_2_decoded_instruction_IS_IMM},
     {reservation_station_1_decoded_instruction_IS_IMM},
     {reservation_station_0_decoded_instruction_IS_IMM}};
  wire [15:0]       _GEN_20 =
    {{reservation_station_15_decoded_instruction_is_load},
     {reservation_station_14_decoded_instruction_is_load},
     {reservation_station_13_decoded_instruction_is_load},
     {reservation_station_12_decoded_instruction_is_load},
     {reservation_station_11_decoded_instruction_is_load},
     {reservation_station_10_decoded_instruction_is_load},
     {reservation_station_9_decoded_instruction_is_load},
     {reservation_station_8_decoded_instruction_is_load},
     {reservation_station_7_decoded_instruction_is_load},
     {reservation_station_6_decoded_instruction_is_load},
     {reservation_station_5_decoded_instruction_is_load},
     {reservation_station_4_decoded_instruction_is_load},
     {reservation_station_3_decoded_instruction_is_load},
     {reservation_station_2_decoded_instruction_is_load},
     {reservation_station_1_decoded_instruction_is_load},
     {reservation_station_0_decoded_instruction_is_load}};
  wire [15:0]       _GEN_21 =
    {{reservation_station_15_decoded_instruction_is_store},
     {reservation_station_14_decoded_instruction_is_store},
     {reservation_station_13_decoded_instruction_is_store},
     {reservation_station_12_decoded_instruction_is_store},
     {reservation_station_11_decoded_instruction_is_store},
     {reservation_station_10_decoded_instruction_is_store},
     {reservation_station_9_decoded_instruction_is_store},
     {reservation_station_8_decoded_instruction_is_store},
     {reservation_station_7_decoded_instruction_is_store},
     {reservation_station_6_decoded_instruction_is_store},
     {reservation_station_5_decoded_instruction_is_store},
     {reservation_station_4_decoded_instruction_is_store},
     {reservation_station_3_decoded_instruction_is_store},
     {reservation_station_2_decoded_instruction_is_store},
     {reservation_station_1_decoded_instruction_is_store},
     {reservation_station_0_decoded_instruction_is_store}};
  wire [15:0]       _GEN_22 =
    {{reservation_station_15_commited},
     {reservation_station_14_commited},
     {reservation_station_13_commited},
     {reservation_station_12_commited},
     {reservation_station_11_commited},
     {reservation_station_10_commited},
     {reservation_station_9_commited},
     {reservation_station_8_commited},
     {reservation_station_7_commited},
     {reservation_station_6_commited},
     {reservation_station_5_commited},
     {reservation_station_4_commited},
     {reservation_station_3_commited},
     {reservation_station_2_commited},
     {reservation_station_1_commited},
     {reservation_station_0_commited}};
  wire [15:0]       _GEN_23 =
    {{reservation_station_15_valid},
     {reservation_station_14_valid},
     {reservation_station_13_valid},
     {reservation_station_12_valid},
     {reservation_station_11_valid},
     {reservation_station_10_valid},
     {reservation_station_9_valid},
     {reservation_station_8_valid},
     {reservation_station_7_valid},
     {reservation_station_6_valid},
     {reservation_station_5_valid},
     {reservation_station_4_valid},
     {reservation_station_3_valid},
     {reservation_station_2_valid},
     {reservation_station_1_valid},
     {reservation_station_0_valid}};
  wire              good_to_go =
    _GEN_23[front_index] & _GEN_22[front_index]
    & (_GEN[front_index] | ~_GEN_4[front_index])
    & (_GEN_0[front_index] | ~_GEN_6[front_index]);
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RD <= 7'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 7'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 7'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 21'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 2'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_0_decoded_instruction_is_load <= 1'h0;
      reservation_station_0_decoded_instruction_is_store <= 1'h0;
      reservation_station_0_fetch_PC <= 32'h0;
      reservation_station_0_commited <= 1'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RD <= 7'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 7'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 7'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 21'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 2'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_1_decoded_instruction_is_load <= 1'h0;
      reservation_station_1_decoded_instruction_is_store <= 1'h0;
      reservation_station_1_fetch_PC <= 32'h0;
      reservation_station_1_commited <= 1'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RD <= 7'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 7'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 7'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 21'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 2'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_2_decoded_instruction_is_load <= 1'h0;
      reservation_station_2_decoded_instruction_is_store <= 1'h0;
      reservation_station_2_fetch_PC <= 32'h0;
      reservation_station_2_commited <= 1'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RD <= 7'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 7'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 7'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 21'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 2'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_3_decoded_instruction_is_load <= 1'h0;
      reservation_station_3_decoded_instruction_is_store <= 1'h0;
      reservation_station_3_fetch_PC <= 32'h0;
      reservation_station_3_commited <= 1'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RD <= 7'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 7'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 7'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 21'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 2'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_4_decoded_instruction_is_load <= 1'h0;
      reservation_station_4_decoded_instruction_is_store <= 1'h0;
      reservation_station_4_fetch_PC <= 32'h0;
      reservation_station_4_commited <= 1'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RD <= 7'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 7'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 7'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 21'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 2'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_5_decoded_instruction_is_load <= 1'h0;
      reservation_station_5_decoded_instruction_is_store <= 1'h0;
      reservation_station_5_fetch_PC <= 32'h0;
      reservation_station_5_commited <= 1'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RD <= 7'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 7'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 7'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 21'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 2'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_6_decoded_instruction_is_load <= 1'h0;
      reservation_station_6_decoded_instruction_is_store <= 1'h0;
      reservation_station_6_fetch_PC <= 32'h0;
      reservation_station_6_commited <= 1'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RD <= 7'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 7'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 7'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 21'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 2'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_7_decoded_instruction_is_load <= 1'h0;
      reservation_station_7_decoded_instruction_is_store <= 1'h0;
      reservation_station_7_fetch_PC <= 32'h0;
      reservation_station_7_commited <= 1'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RD <= 7'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 7'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 7'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 21'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 2'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_8_decoded_instruction_is_load <= 1'h0;
      reservation_station_8_decoded_instruction_is_store <= 1'h0;
      reservation_station_8_fetch_PC <= 32'h0;
      reservation_station_8_commited <= 1'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RD <= 7'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 7'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 7'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 21'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 2'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_9_decoded_instruction_is_load <= 1'h0;
      reservation_station_9_decoded_instruction_is_store <= 1'h0;
      reservation_station_9_fetch_PC <= 32'h0;
      reservation_station_9_commited <= 1'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RD <= 7'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 7'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 7'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 21'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 2'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_10_decoded_instruction_is_load <= 1'h0;
      reservation_station_10_decoded_instruction_is_store <= 1'h0;
      reservation_station_10_fetch_PC <= 32'h0;
      reservation_station_10_commited <= 1'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RD <= 7'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 7'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 7'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 21'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 2'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_11_decoded_instruction_is_load <= 1'h0;
      reservation_station_11_decoded_instruction_is_store <= 1'h0;
      reservation_station_11_fetch_PC <= 32'h0;
      reservation_station_11_commited <= 1'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RD <= 7'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 7'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 7'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 21'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 2'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_12_decoded_instruction_is_load <= 1'h0;
      reservation_station_12_decoded_instruction_is_store <= 1'h0;
      reservation_station_12_fetch_PC <= 32'h0;
      reservation_station_12_commited <= 1'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RD <= 7'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 7'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 7'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 21'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 2'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_13_decoded_instruction_is_load <= 1'h0;
      reservation_station_13_decoded_instruction_is_store <= 1'h0;
      reservation_station_13_fetch_PC <= 32'h0;
      reservation_station_13_commited <= 1'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RD <= 7'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 7'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 7'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 21'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 2'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_14_decoded_instruction_is_load <= 1'h0;
      reservation_station_14_decoded_instruction_is_store <= 1'h0;
      reservation_station_14_fetch_PC <= 32'h0;
      reservation_station_14_commited <= 1'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RD <= 7'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 7'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 7'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 21'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 2'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IS_IMM <= 1'h0;
      reservation_station_15_decoded_instruction_is_load <= 1'h0;
      reservation_station_15_decoded_instruction_is_store <= 1'h0;
      reservation_station_15_fetch_PC <= 32'h0;
      reservation_station_15_commited <= 1'h0;
      reservation_station_15_valid <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic       written_vec_0 =
        io_backend_packet_0_valid & (|(availalbe_RS_entries[4:2]));
      automatic logic       written_vec_1;
      automatic logic       written_vec_2 =
        io_backend_packet_2_valid & (|(availalbe_RS_entries[4:2]));
      automatic logic       written_vec_3;
      automatic logic [1:0] _GEN_24 = {1'h0, written_vec_0};
      automatic logic [3:0] _GEN_25 = back_index + {3'h0, written_vec_0 - 1'h1};
      automatic logic       _GEN_26;
      automatic logic       _GEN_27;
      automatic logic       _GEN_28;
      automatic logic       _GEN_29;
      automatic logic       _GEN_30;
      automatic logic       _GEN_31;
      automatic logic       _GEN_32;
      automatic logic       _GEN_33;
      automatic logic       _GEN_34;
      automatic logic       _GEN_35;
      automatic logic       _GEN_36;
      automatic logic       _GEN_37;
      automatic logic       _GEN_38;
      automatic logic       _GEN_39;
      automatic logic       _GEN_40;
      automatic logic       _GEN_41;
      automatic logic [1:0] _GEN_42;
      automatic logic [3:0] _GEN_43;
      automatic logic       _GEN_44;
      automatic logic       _GEN_45;
      automatic logic       _GEN_46;
      automatic logic       _GEN_47;
      automatic logic       _GEN_48;
      automatic logic       _GEN_49;
      automatic logic       _GEN_50;
      automatic logic       _GEN_51;
      automatic logic       _GEN_52;
      automatic logic       _GEN_53;
      automatic logic       _GEN_54;
      automatic logic       _GEN_55;
      automatic logic       _GEN_56;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70;
      automatic logic       _GEN_71;
      automatic logic       _GEN_72;
      automatic logic       _GEN_73;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83;
      automatic logic       _GEN_84;
      automatic logic       _GEN_85;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89;
      automatic logic       _GEN_90;
      automatic logic [1:0] _GEN_91 = {1'h0, written_vec_2};
      automatic logic [3:0] _GEN_92;
      automatic logic       _GEN_93;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic [1:0] _GEN_109;
      automatic logic [3:0] _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       _GEN_120;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       _GEN_137;
      automatic logic       _GEN_138;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158 = good_to_go & front_index == 4'h0;
      automatic logic       _GEN_159 = good_to_go & front_index == 4'h1;
      automatic logic       _GEN_160 = good_to_go & front_index == 4'h2;
      automatic logic       _GEN_161 = good_to_go & front_index == 4'h3;
      automatic logic       _GEN_162 = good_to_go & front_index == 4'h4;
      automatic logic       _GEN_163 = good_to_go & front_index == 4'h5;
      automatic logic       _GEN_164 = good_to_go & front_index == 4'h6;
      automatic logic       _GEN_165 = good_to_go & front_index == 4'h7;
      automatic logic       _GEN_166 = good_to_go & front_index == 4'h8;
      automatic logic       _GEN_167 = good_to_go & front_index == 4'h9;
      automatic logic       _GEN_168 = good_to_go & front_index == 4'hA;
      automatic logic       _GEN_169 = good_to_go & front_index == 4'hB;
      automatic logic       _GEN_170 = good_to_go & front_index == 4'hC;
      automatic logic       _GEN_171 = good_to_go & front_index == 4'hD;
      automatic logic       _GEN_172 = good_to_go & front_index == 4'hE;
      automatic logic       _GEN_173 = good_to_go & (&front_index);
      automatic logic       _GEN_174 = io_flush & ~reservation_station_0_commited;
      automatic logic       _GEN_175 = _GEN_174 | _GEN_158;
      automatic logic       _GEN_176 = io_flush & ~reservation_station_1_commited;
      automatic logic       _GEN_177 = _GEN_176 | _GEN_159;
      automatic logic       _GEN_178 = io_flush & ~reservation_station_2_commited;
      automatic logic       _GEN_179 = _GEN_178 | _GEN_160;
      automatic logic       _GEN_180 = io_flush & ~reservation_station_3_commited;
      automatic logic       _GEN_181 = _GEN_180 | _GEN_161;
      automatic logic       _GEN_182 = io_flush & ~reservation_station_4_commited;
      automatic logic       _GEN_183 = _GEN_182 | _GEN_162;
      automatic logic       _GEN_184 = io_flush & ~reservation_station_5_commited;
      automatic logic       _GEN_185 = _GEN_184 | _GEN_163;
      automatic logic       _GEN_186 = io_flush & ~reservation_station_6_commited;
      automatic logic       _GEN_187 = _GEN_186 | _GEN_164;
      automatic logic       _GEN_188 = io_flush & ~reservation_station_7_commited;
      automatic logic       _GEN_189 = _GEN_188 | _GEN_165;
      automatic logic       _GEN_190 = io_flush & ~reservation_station_8_commited;
      automatic logic       _GEN_191 = _GEN_190 | _GEN_166;
      automatic logic       _GEN_192 = io_flush & ~reservation_station_9_commited;
      automatic logic       _GEN_193 = _GEN_192 | _GEN_167;
      automatic logic       _GEN_194 = io_flush & ~reservation_station_10_commited;
      automatic logic       _GEN_195 = _GEN_194 | _GEN_168;
      automatic logic       _GEN_196 = io_flush & ~reservation_station_11_commited;
      automatic logic       _GEN_197 = _GEN_196 | _GEN_169;
      automatic logic       _GEN_198 = io_flush & ~reservation_station_12_commited;
      automatic logic       _GEN_199 = _GEN_198 | _GEN_170;
      automatic logic       _GEN_200 = io_flush & ~reservation_station_13_commited;
      automatic logic       _GEN_201 = _GEN_200 | _GEN_171;
      automatic logic       _GEN_202 = io_flush & ~reservation_station_14_commited;
      automatic logic       _GEN_203 = _GEN_202 | _GEN_172;
      automatic logic       _GEN_204 = io_flush & ~reservation_station_15_commited;
      automatic logic       _GEN_205 = _GEN_204 | _GEN_173;
      written_vec_1 = io_backend_packet_1_valid & (|(availalbe_RS_entries[4:2]));
      written_vec_3 = io_backend_packet_3_valid & (|(availalbe_RS_entries[4:2]));
      _GEN_26 = written_vec_0 & _GEN_25 == 4'h0;
      _GEN_27 = written_vec_0 & _GEN_25 == 4'h1;
      _GEN_28 = written_vec_0 & _GEN_25 == 4'h2;
      _GEN_29 = written_vec_0 & _GEN_25 == 4'h3;
      _GEN_30 = written_vec_0 & _GEN_25 == 4'h4;
      _GEN_31 = written_vec_0 & _GEN_25 == 4'h5;
      _GEN_32 = written_vec_0 & _GEN_25 == 4'h6;
      _GEN_33 = written_vec_0 & _GEN_25 == 4'h7;
      _GEN_34 = written_vec_0 & _GEN_25 == 4'h8;
      _GEN_35 = written_vec_0 & _GEN_25 == 4'h9;
      _GEN_36 = written_vec_0 & _GEN_25 == 4'hA;
      _GEN_37 = written_vec_0 & _GEN_25 == 4'hB;
      _GEN_38 = written_vec_0 & _GEN_25 == 4'hC;
      _GEN_39 = written_vec_0 & _GEN_25 == 4'hD;
      _GEN_40 = written_vec_0 & _GEN_25 == 4'hE;
      _GEN_41 = written_vec_0 & (&_GEN_25);
      _GEN_42 = {1'h0, written_vec_1};
      _GEN_43 = back_index + {2'h0, _GEN_24 + _GEN_42 - 2'h1};
      _GEN_44 = _GEN_43 == 4'h0;
      _GEN_45 = written_vec_1 & _GEN_44;
      _GEN_46 = _GEN_43 == 4'h1;
      _GEN_47 = written_vec_1 & _GEN_46;
      _GEN_48 = _GEN_43 == 4'h2;
      _GEN_49 = written_vec_1 & _GEN_48;
      _GEN_50 = _GEN_43 == 4'h3;
      _GEN_51 = written_vec_1 & _GEN_50;
      _GEN_52 = _GEN_43 == 4'h4;
      _GEN_53 = written_vec_1 & _GEN_52;
      _GEN_54 = _GEN_43 == 4'h5;
      _GEN_55 = written_vec_1 & _GEN_54;
      _GEN_56 = _GEN_43 == 4'h6;
      _GEN_57 = written_vec_1 & _GEN_56;
      _GEN_58 = _GEN_43 == 4'h7;
      _GEN_59 = written_vec_1 & _GEN_58;
      _GEN_60 = _GEN_43 == 4'h8;
      _GEN_61 = written_vec_1 & _GEN_60;
      _GEN_62 = _GEN_43 == 4'h9;
      _GEN_63 = written_vec_1 & _GEN_62;
      _GEN_64 = _GEN_43 == 4'hA;
      _GEN_65 = written_vec_1 & _GEN_64;
      _GEN_66 = _GEN_43 == 4'hB;
      _GEN_67 = written_vec_1 & _GEN_66;
      _GEN_68 = _GEN_43 == 4'hC;
      _GEN_69 = written_vec_1 & _GEN_68;
      _GEN_70 = _GEN_43 == 4'hD;
      _GEN_71 = written_vec_1 & _GEN_70;
      _GEN_72 = _GEN_43 == 4'hE;
      _GEN_73 = written_vec_1 & _GEN_72;
      _GEN_74 = written_vec_1 & (&_GEN_43);
      _GEN_75 =
        written_vec_1
          ? _GEN_44 | _GEN_26 | reservation_station_0_valid
          : _GEN_26 | reservation_station_0_valid;
      _GEN_76 =
        written_vec_1
          ? _GEN_46 | _GEN_27 | reservation_station_1_valid
          : _GEN_27 | reservation_station_1_valid;
      _GEN_77 =
        written_vec_1
          ? _GEN_48 | _GEN_28 | reservation_station_2_valid
          : _GEN_28 | reservation_station_2_valid;
      _GEN_78 =
        written_vec_1
          ? _GEN_50 | _GEN_29 | reservation_station_3_valid
          : _GEN_29 | reservation_station_3_valid;
      _GEN_79 =
        written_vec_1
          ? _GEN_52 | _GEN_30 | reservation_station_4_valid
          : _GEN_30 | reservation_station_4_valid;
      _GEN_80 =
        written_vec_1
          ? _GEN_54 | _GEN_31 | reservation_station_5_valid
          : _GEN_31 | reservation_station_5_valid;
      _GEN_81 =
        written_vec_1
          ? _GEN_56 | _GEN_32 | reservation_station_6_valid
          : _GEN_32 | reservation_station_6_valid;
      _GEN_82 =
        written_vec_1
          ? _GEN_58 | _GEN_33 | reservation_station_7_valid
          : _GEN_33 | reservation_station_7_valid;
      _GEN_83 =
        written_vec_1
          ? _GEN_60 | _GEN_34 | reservation_station_8_valid
          : _GEN_34 | reservation_station_8_valid;
      _GEN_84 =
        written_vec_1
          ? _GEN_62 | _GEN_35 | reservation_station_9_valid
          : _GEN_35 | reservation_station_9_valid;
      _GEN_85 =
        written_vec_1
          ? _GEN_64 | _GEN_36 | reservation_station_10_valid
          : _GEN_36 | reservation_station_10_valid;
      _GEN_86 =
        written_vec_1
          ? _GEN_66 | _GEN_37 | reservation_station_11_valid
          : _GEN_37 | reservation_station_11_valid;
      _GEN_87 =
        written_vec_1
          ? _GEN_68 | _GEN_38 | reservation_station_12_valid
          : _GEN_38 | reservation_station_12_valid;
      _GEN_88 =
        written_vec_1
          ? _GEN_70 | _GEN_39 | reservation_station_13_valid
          : _GEN_39 | reservation_station_13_valid;
      _GEN_89 =
        written_vec_1
          ? _GEN_72 | _GEN_40 | reservation_station_14_valid
          : _GEN_40 | reservation_station_14_valid;
      _GEN_90 =
        written_vec_1
          ? (&_GEN_43) | _GEN_41 | reservation_station_15_valid
          : _GEN_41 | reservation_station_15_valid;
      _GEN_92 = back_index + {2'h0, _GEN_24 + _GEN_42 + _GEN_91 - 2'h1};
      _GEN_93 = written_vec_2 & _GEN_92 == 4'h0;
      _GEN_94 = written_vec_2 & _GEN_92 == 4'h1;
      _GEN_95 = written_vec_2 & _GEN_92 == 4'h2;
      _GEN_96 = written_vec_2 & _GEN_92 == 4'h3;
      _GEN_97 = written_vec_2 & _GEN_92 == 4'h4;
      _GEN_98 = written_vec_2 & _GEN_92 == 4'h5;
      _GEN_99 = written_vec_2 & _GEN_92 == 4'h6;
      _GEN_100 = written_vec_2 & _GEN_92 == 4'h7;
      _GEN_101 = written_vec_2 & _GEN_92 == 4'h8;
      _GEN_102 = written_vec_2 & _GEN_92 == 4'h9;
      _GEN_103 = written_vec_2 & _GEN_92 == 4'hA;
      _GEN_104 = written_vec_2 & _GEN_92 == 4'hB;
      _GEN_105 = written_vec_2 & _GEN_92 == 4'hC;
      _GEN_106 = written_vec_2 & _GEN_92 == 4'hD;
      _GEN_107 = written_vec_2 & _GEN_92 == 4'hE;
      _GEN_108 = written_vec_2 & (&_GEN_92);
      _GEN_109 = {1'h0, written_vec_3};
      _GEN_110 =
        back_index
        + {1'h0, {1'h0, _GEN_24 + _GEN_42} + {1'h0, _GEN_91 + _GEN_109} - 3'h1};
      _GEN_111 = _GEN_110 == 4'h0;
      _GEN_112 = written_vec_3 & _GEN_111;
      _GEN_113 = _GEN_110 == 4'h1;
      _GEN_114 = written_vec_3 & _GEN_113;
      _GEN_115 = _GEN_110 == 4'h2;
      _GEN_116 = written_vec_3 & _GEN_115;
      _GEN_117 = _GEN_110 == 4'h3;
      _GEN_118 = written_vec_3 & _GEN_117;
      _GEN_119 = _GEN_110 == 4'h4;
      _GEN_120 = written_vec_3 & _GEN_119;
      _GEN_121 = _GEN_110 == 4'h5;
      _GEN_122 = written_vec_3 & _GEN_121;
      _GEN_123 = _GEN_110 == 4'h6;
      _GEN_124 = written_vec_3 & _GEN_123;
      _GEN_125 = _GEN_110 == 4'h7;
      _GEN_126 = written_vec_3 & _GEN_125;
      _GEN_127 = _GEN_110 == 4'h8;
      _GEN_128 = written_vec_3 & _GEN_127;
      _GEN_129 = _GEN_110 == 4'h9;
      _GEN_130 = written_vec_3 & _GEN_129;
      _GEN_131 = _GEN_110 == 4'hA;
      _GEN_132 = written_vec_3 & _GEN_131;
      _GEN_133 = _GEN_110 == 4'hB;
      _GEN_134 = written_vec_3 & _GEN_133;
      _GEN_135 = _GEN_110 == 4'hC;
      _GEN_136 = written_vec_3 & _GEN_135;
      _GEN_137 = _GEN_110 == 4'hD;
      _GEN_138 = written_vec_3 & _GEN_137;
      _GEN_139 = _GEN_110 == 4'hE;
      _GEN_140 = written_vec_3 & _GEN_139;
      _GEN_141 = written_vec_3 & (&_GEN_110);
      _GEN_142 = _GEN_111 | _GEN_93;
      _GEN_143 = _GEN_113 | _GEN_94;
      _GEN_144 = _GEN_115 | _GEN_95;
      _GEN_145 = _GEN_117 | _GEN_96;
      _GEN_146 = _GEN_119 | _GEN_97;
      _GEN_147 = _GEN_121 | _GEN_98;
      _GEN_148 = _GEN_123 | _GEN_99;
      _GEN_149 = _GEN_125 | _GEN_100;
      _GEN_150 = _GEN_127 | _GEN_101;
      _GEN_151 = _GEN_129 | _GEN_102;
      _GEN_152 = _GEN_131 | _GEN_103;
      _GEN_153 = _GEN_133 | _GEN_104;
      _GEN_154 = _GEN_135 | _GEN_105;
      _GEN_155 = _GEN_137 | _GEN_106;
      _GEN_156 = _GEN_139 | _GEN_107;
      _GEN_157 = (&_GEN_110) | _GEN_108;
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_175
        & (~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_0_valid
             ? RS1_match_0
             : _GEN_112
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_93
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_45
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_26
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_175
        & (~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_0_valid
             ? RS2_match_0
             : _GEN_112
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_93
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_45
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_26
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_175) begin
        reservation_station_0_decoded_instruction_RD <= 7'h0;
        reservation_station_0_decoded_instruction_RS1 <= 7'h0;
        reservation_station_0_decoded_instruction_RS2 <= 7'h0;
        reservation_station_0_decoded_instruction_IMM <= 21'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 2'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
        reservation_station_0_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_206;
        _GEN_206 = written_vec_1 & _GEN_44 | _GEN_26;
        if (_GEN_112) begin
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_93) begin
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_45) begin
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_26) begin
          reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_0_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_0_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_0_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_0_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_0_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_0_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_142 | _GEN_206 : _GEN_93 | _GEN_206)
          reservation_station_0_fetch_PC <= io_fetch_PC;
      end
      reservation_station_0_decoded_instruction_RD_valid <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_93
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_45
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_26
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_0_decoded_instruction_RD_valid);
      reservation_station_0_decoded_instruction_RS1_valid <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_93
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_45
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_26
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_0_decoded_instruction_RS1_valid);
      reservation_station_0_decoded_instruction_RS2_valid <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_93
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_45
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_26
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_0_decoded_instruction_RS2_valid);
      reservation_station_0_decoded_instruction_needs_ALU <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_93
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_45
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_26
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_0_decoded_instruction_needs_ALU);
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_93
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_45
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_26
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_0_decoded_instruction_needs_branch_unit);
      reservation_station_0_decoded_instruction_needs_CSRs <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_93
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_45
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_26
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_0_decoded_instruction_needs_CSRs);
      reservation_station_0_decoded_instruction_SUBTRACT <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_93
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_45
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_26
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_0_decoded_instruction_SUBTRACT);
      reservation_station_0_decoded_instruction_MULTIPLY <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_93
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_45
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_26
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_0_decoded_instruction_MULTIPLY);
      reservation_station_0_decoded_instruction_IS_IMM <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_93
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_45
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_26
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_0_decoded_instruction_IS_IMM);
      reservation_station_0_decoded_instruction_is_load <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_is_load
             : _GEN_93
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_45
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_26
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_0_decoded_instruction_is_load);
      reservation_station_0_decoded_instruction_is_store <=
        ~_GEN_175
        & (_GEN_112
             ? io_backend_packet_3_bits_is_store
             : _GEN_93
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_45
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_26
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_0_decoded_instruction_is_store);
      reservation_station_0_commited <=
        ~_GEN_174
        & (~reservation_station_0_commited & reservation_station_0_valid
             ? io_commit_bits_ROB_index == reservation_station_0_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_158 & reservation_station_0_commited);
      reservation_station_0_valid <=
        ~_GEN_175 & (written_vec_3 ? _GEN_142 | _GEN_75 : _GEN_93 | _GEN_75);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_177
        & (~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_1_valid
             ? RS1_match_1
             : _GEN_114
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_94
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_47
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_177
        & (~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_1_valid
             ? RS2_match_1
             : _GEN_114
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_94
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_47
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_27
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_177) begin
        reservation_station_1_decoded_instruction_RD <= 7'h0;
        reservation_station_1_decoded_instruction_RS1 <= 7'h0;
        reservation_station_1_decoded_instruction_RS2 <= 7'h0;
        reservation_station_1_decoded_instruction_IMM <= 21'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 2'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
        reservation_station_1_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_207;
        _GEN_207 = written_vec_1 & _GEN_46 | _GEN_27;
        if (_GEN_114) begin
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_94) begin
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_47) begin
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_27) begin
          reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_1_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_1_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_1_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_1_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_1_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_1_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_143 | _GEN_207 : _GEN_94 | _GEN_207)
          reservation_station_1_fetch_PC <= io_fetch_PC;
      end
      reservation_station_1_decoded_instruction_RD_valid <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_94
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_47
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_1_decoded_instruction_RD_valid);
      reservation_station_1_decoded_instruction_RS1_valid <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_94
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_47
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_1_decoded_instruction_RS1_valid);
      reservation_station_1_decoded_instruction_RS2_valid <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_94
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_47
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_27
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_1_decoded_instruction_RS2_valid);
      reservation_station_1_decoded_instruction_needs_ALU <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_94
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_47
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_1_decoded_instruction_needs_ALU);
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_94
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_47
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_1_decoded_instruction_needs_branch_unit);
      reservation_station_1_decoded_instruction_needs_CSRs <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_94
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_47
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_27
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_1_decoded_instruction_needs_CSRs);
      reservation_station_1_decoded_instruction_SUBTRACT <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_94
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_47
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_27
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_1_decoded_instruction_SUBTRACT);
      reservation_station_1_decoded_instruction_MULTIPLY <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_94
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_47
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_27
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_1_decoded_instruction_MULTIPLY);
      reservation_station_1_decoded_instruction_IS_IMM <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_94
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_47
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_27
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_1_decoded_instruction_IS_IMM);
      reservation_station_1_decoded_instruction_is_load <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_is_load
             : _GEN_94
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_47
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_27
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_1_decoded_instruction_is_load);
      reservation_station_1_decoded_instruction_is_store <=
        ~_GEN_177
        & (_GEN_114
             ? io_backend_packet_3_bits_is_store
             : _GEN_94
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_47
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_27
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_1_decoded_instruction_is_store);
      reservation_station_1_commited <=
        ~_GEN_176
        & (~reservation_station_1_commited & reservation_station_1_valid
             ? io_commit_bits_ROB_index == reservation_station_1_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_159 & reservation_station_1_commited);
      reservation_station_1_valid <=
        ~_GEN_177 & (written_vec_3 ? _GEN_143 | _GEN_76 : _GEN_94 | _GEN_76);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_179
        & (~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_2_valid
             ? RS1_match_2
             : _GEN_116
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_95
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_49
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_28
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_179
        & (~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_2_valid
             ? RS2_match_2
             : _GEN_116
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_95
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_49
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_28
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_179) begin
        reservation_station_2_decoded_instruction_RD <= 7'h0;
        reservation_station_2_decoded_instruction_RS1 <= 7'h0;
        reservation_station_2_decoded_instruction_RS2 <= 7'h0;
        reservation_station_2_decoded_instruction_IMM <= 21'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 2'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
        reservation_station_2_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_208;
        _GEN_208 = written_vec_1 & _GEN_48 | _GEN_28;
        if (_GEN_116) begin
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_95) begin
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_49) begin
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_28) begin
          reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_2_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_2_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_2_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_2_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_2_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_2_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_144 | _GEN_208 : _GEN_95 | _GEN_208)
          reservation_station_2_fetch_PC <= io_fetch_PC;
      end
      reservation_station_2_decoded_instruction_RD_valid <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_95
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_49
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_28
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_2_decoded_instruction_RD_valid);
      reservation_station_2_decoded_instruction_RS1_valid <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_95
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_49
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_28
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_2_decoded_instruction_RS1_valid);
      reservation_station_2_decoded_instruction_RS2_valid <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_95
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_49
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_28
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_2_decoded_instruction_RS2_valid);
      reservation_station_2_decoded_instruction_needs_ALU <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_95
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_49
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_28
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_2_decoded_instruction_needs_ALU);
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_95
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_49
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_28
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_2_decoded_instruction_needs_branch_unit);
      reservation_station_2_decoded_instruction_needs_CSRs <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_95
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_49
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_28
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_2_decoded_instruction_needs_CSRs);
      reservation_station_2_decoded_instruction_SUBTRACT <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_95
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_49
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_28
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_2_decoded_instruction_SUBTRACT);
      reservation_station_2_decoded_instruction_MULTIPLY <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_95
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_49
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_28
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_2_decoded_instruction_MULTIPLY);
      reservation_station_2_decoded_instruction_IS_IMM <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_95
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_49
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_28
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_2_decoded_instruction_IS_IMM);
      reservation_station_2_decoded_instruction_is_load <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_is_load
             : _GEN_95
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_49
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_28
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_2_decoded_instruction_is_load);
      reservation_station_2_decoded_instruction_is_store <=
        ~_GEN_179
        & (_GEN_116
             ? io_backend_packet_3_bits_is_store
             : _GEN_95
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_49
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_28
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_2_decoded_instruction_is_store);
      reservation_station_2_commited <=
        ~_GEN_178
        & (~reservation_station_2_commited & reservation_station_2_valid
             ? io_commit_bits_ROB_index == reservation_station_2_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_160 & reservation_station_2_commited);
      reservation_station_2_valid <=
        ~_GEN_179 & (written_vec_3 ? _GEN_144 | _GEN_77 : _GEN_95 | _GEN_77);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_181
        & (~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_3_valid
             ? RS1_match_3
             : _GEN_118
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_96
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_51
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_181
        & (~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_3_valid
             ? RS2_match_3
             : _GEN_118
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_96
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_51
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_29
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_181) begin
        reservation_station_3_decoded_instruction_RD <= 7'h0;
        reservation_station_3_decoded_instruction_RS1 <= 7'h0;
        reservation_station_3_decoded_instruction_RS2 <= 7'h0;
        reservation_station_3_decoded_instruction_IMM <= 21'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 2'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
        reservation_station_3_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_209;
        _GEN_209 = written_vec_1 & _GEN_50 | _GEN_29;
        if (_GEN_118) begin
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_96) begin
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_51) begin
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_29) begin
          reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_3_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_3_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_3_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_3_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_3_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_3_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_145 | _GEN_209 : _GEN_96 | _GEN_209)
          reservation_station_3_fetch_PC <= io_fetch_PC;
      end
      reservation_station_3_decoded_instruction_RD_valid <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_96
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_51
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_3_decoded_instruction_RD_valid);
      reservation_station_3_decoded_instruction_RS1_valid <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_96
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_51
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_3_decoded_instruction_RS1_valid);
      reservation_station_3_decoded_instruction_RS2_valid <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_96
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_51
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_29
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_3_decoded_instruction_RS2_valid);
      reservation_station_3_decoded_instruction_needs_ALU <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_96
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_51
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_3_decoded_instruction_needs_ALU);
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_96
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_51
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_3_decoded_instruction_needs_branch_unit);
      reservation_station_3_decoded_instruction_needs_CSRs <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_96
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_51
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_29
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_3_decoded_instruction_needs_CSRs);
      reservation_station_3_decoded_instruction_SUBTRACT <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_96
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_51
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_29
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_3_decoded_instruction_SUBTRACT);
      reservation_station_3_decoded_instruction_MULTIPLY <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_96
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_51
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_29
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_3_decoded_instruction_MULTIPLY);
      reservation_station_3_decoded_instruction_IS_IMM <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_96
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_51
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_29
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_3_decoded_instruction_IS_IMM);
      reservation_station_3_decoded_instruction_is_load <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_is_load
             : _GEN_96
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_51
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_29
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_3_decoded_instruction_is_load);
      reservation_station_3_decoded_instruction_is_store <=
        ~_GEN_181
        & (_GEN_118
             ? io_backend_packet_3_bits_is_store
             : _GEN_96
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_51
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_29
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_3_decoded_instruction_is_store);
      reservation_station_3_commited <=
        ~_GEN_180
        & (~reservation_station_3_commited & reservation_station_3_valid
             ? io_commit_bits_ROB_index == reservation_station_3_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_161 & reservation_station_3_commited);
      reservation_station_3_valid <=
        ~_GEN_181 & (written_vec_3 ? _GEN_145 | _GEN_78 : _GEN_96 | _GEN_78);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_183
        & (~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_4_valid
             ? RS1_match_4
             : _GEN_120
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_53
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_30
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_183
        & (~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_4_valid
             ? RS2_match_4
             : _GEN_120
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_97
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_53
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_30
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_183) begin
        reservation_station_4_decoded_instruction_RD <= 7'h0;
        reservation_station_4_decoded_instruction_RS1 <= 7'h0;
        reservation_station_4_decoded_instruction_RS2 <= 7'h0;
        reservation_station_4_decoded_instruction_IMM <= 21'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 2'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
        reservation_station_4_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_210;
        _GEN_210 = written_vec_1 & _GEN_52 | _GEN_30;
        if (_GEN_120) begin
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_97) begin
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_53) begin
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_30) begin
          reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_4_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_4_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_4_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_4_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_4_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_4_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_146 | _GEN_210 : _GEN_97 | _GEN_210)
          reservation_station_4_fetch_PC <= io_fetch_PC;
      end
      reservation_station_4_decoded_instruction_RD_valid <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_53
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_30
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_4_decoded_instruction_RD_valid);
      reservation_station_4_decoded_instruction_RS1_valid <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_53
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_30
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_4_decoded_instruction_RS1_valid);
      reservation_station_4_decoded_instruction_RS2_valid <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_97
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_53
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_30
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_4_decoded_instruction_RS2_valid);
      reservation_station_4_decoded_instruction_needs_ALU <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_53
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_30
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_4_decoded_instruction_needs_ALU);
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_53
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_30
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_4_decoded_instruction_needs_branch_unit);
      reservation_station_4_decoded_instruction_needs_CSRs <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_97
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_53
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_30
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_4_decoded_instruction_needs_CSRs);
      reservation_station_4_decoded_instruction_SUBTRACT <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_97
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_53
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_30
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_4_decoded_instruction_SUBTRACT);
      reservation_station_4_decoded_instruction_MULTIPLY <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_97
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_53
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_30
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_4_decoded_instruction_MULTIPLY);
      reservation_station_4_decoded_instruction_IS_IMM <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_97
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_53
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_30
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_4_decoded_instruction_IS_IMM);
      reservation_station_4_decoded_instruction_is_load <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_is_load
             : _GEN_97
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_53
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_30
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_4_decoded_instruction_is_load);
      reservation_station_4_decoded_instruction_is_store <=
        ~_GEN_183
        & (_GEN_120
             ? io_backend_packet_3_bits_is_store
             : _GEN_97
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_53
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_30
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_4_decoded_instruction_is_store);
      reservation_station_4_commited <=
        ~_GEN_182
        & (~reservation_station_4_commited & reservation_station_4_valid
             ? io_commit_bits_ROB_index == reservation_station_4_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_162 & reservation_station_4_commited);
      reservation_station_4_valid <=
        ~_GEN_183 & (written_vec_3 ? _GEN_146 | _GEN_79 : _GEN_97 | _GEN_79);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_185
        & (~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_5_valid
             ? RS1_match_5
             : _GEN_122
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_98
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_55
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_185
        & (~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_5_valid
             ? RS2_match_5
             : _GEN_122
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_98
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_55
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_31
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_185) begin
        reservation_station_5_decoded_instruction_RD <= 7'h0;
        reservation_station_5_decoded_instruction_RS1 <= 7'h0;
        reservation_station_5_decoded_instruction_RS2 <= 7'h0;
        reservation_station_5_decoded_instruction_IMM <= 21'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 2'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
        reservation_station_5_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_211;
        _GEN_211 = written_vec_1 & _GEN_54 | _GEN_31;
        if (_GEN_122) begin
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_98) begin
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_55) begin
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_31) begin
          reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_5_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_5_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_5_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_5_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_5_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_5_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_147 | _GEN_211 : _GEN_98 | _GEN_211)
          reservation_station_5_fetch_PC <= io_fetch_PC;
      end
      reservation_station_5_decoded_instruction_RD_valid <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_98
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_55
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_5_decoded_instruction_RD_valid);
      reservation_station_5_decoded_instruction_RS1_valid <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_98
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_55
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_5_decoded_instruction_RS1_valid);
      reservation_station_5_decoded_instruction_RS2_valid <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_98
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_55
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_31
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_5_decoded_instruction_RS2_valid);
      reservation_station_5_decoded_instruction_needs_ALU <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_98
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_55
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_5_decoded_instruction_needs_ALU);
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_98
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_55
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_5_decoded_instruction_needs_branch_unit);
      reservation_station_5_decoded_instruction_needs_CSRs <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_98
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_55
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_31
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_5_decoded_instruction_needs_CSRs);
      reservation_station_5_decoded_instruction_SUBTRACT <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_98
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_55
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_31
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_5_decoded_instruction_SUBTRACT);
      reservation_station_5_decoded_instruction_MULTIPLY <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_98
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_55
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_31
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_5_decoded_instruction_MULTIPLY);
      reservation_station_5_decoded_instruction_IS_IMM <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_98
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_55
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_31
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_5_decoded_instruction_IS_IMM);
      reservation_station_5_decoded_instruction_is_load <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_is_load
             : _GEN_98
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_55
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_31
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_5_decoded_instruction_is_load);
      reservation_station_5_decoded_instruction_is_store <=
        ~_GEN_185
        & (_GEN_122
             ? io_backend_packet_3_bits_is_store
             : _GEN_98
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_55
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_31
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_5_decoded_instruction_is_store);
      reservation_station_5_commited <=
        ~_GEN_184
        & (~reservation_station_5_commited & reservation_station_5_valid
             ? io_commit_bits_ROB_index == reservation_station_5_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_163 & reservation_station_5_commited);
      reservation_station_5_valid <=
        ~_GEN_185 & (written_vec_3 ? _GEN_147 | _GEN_80 : _GEN_98 | _GEN_80);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_187
        & (~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_6_valid
             ? RS1_match_6
             : _GEN_124
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_57
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_32
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_187
        & (~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_6_valid
             ? RS2_match_6
             : _GEN_124
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_99
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_57
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_32
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_187) begin
        reservation_station_6_decoded_instruction_RD <= 7'h0;
        reservation_station_6_decoded_instruction_RS1 <= 7'h0;
        reservation_station_6_decoded_instruction_RS2 <= 7'h0;
        reservation_station_6_decoded_instruction_IMM <= 21'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 2'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
        reservation_station_6_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_212;
        _GEN_212 = written_vec_1 & _GEN_56 | _GEN_32;
        if (_GEN_124) begin
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_99) begin
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_57) begin
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_32) begin
          reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_6_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_6_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_6_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_6_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_6_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_6_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_148 | _GEN_212 : _GEN_99 | _GEN_212)
          reservation_station_6_fetch_PC <= io_fetch_PC;
      end
      reservation_station_6_decoded_instruction_RD_valid <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_57
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_32
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_6_decoded_instruction_RD_valid);
      reservation_station_6_decoded_instruction_RS1_valid <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_57
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_32
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_6_decoded_instruction_RS1_valid);
      reservation_station_6_decoded_instruction_RS2_valid <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_99
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_57
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_32
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_6_decoded_instruction_RS2_valid);
      reservation_station_6_decoded_instruction_needs_ALU <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_57
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_32
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_6_decoded_instruction_needs_ALU);
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_57
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_32
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_6_decoded_instruction_needs_branch_unit);
      reservation_station_6_decoded_instruction_needs_CSRs <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_99
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_57
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_32
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_6_decoded_instruction_needs_CSRs);
      reservation_station_6_decoded_instruction_SUBTRACT <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_99
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_57
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_32
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_6_decoded_instruction_SUBTRACT);
      reservation_station_6_decoded_instruction_MULTIPLY <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_99
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_57
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_32
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_6_decoded_instruction_MULTIPLY);
      reservation_station_6_decoded_instruction_IS_IMM <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_99
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_57
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_32
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_6_decoded_instruction_IS_IMM);
      reservation_station_6_decoded_instruction_is_load <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_is_load
             : _GEN_99
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_57
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_32
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_6_decoded_instruction_is_load);
      reservation_station_6_decoded_instruction_is_store <=
        ~_GEN_187
        & (_GEN_124
             ? io_backend_packet_3_bits_is_store
             : _GEN_99
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_57
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_32
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_6_decoded_instruction_is_store);
      reservation_station_6_commited <=
        ~_GEN_186
        & (~reservation_station_6_commited & reservation_station_6_valid
             ? io_commit_bits_ROB_index == reservation_station_6_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_164 & reservation_station_6_commited);
      reservation_station_6_valid <=
        ~_GEN_187 & (written_vec_3 ? _GEN_148 | _GEN_81 : _GEN_99 | _GEN_81);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_189
        & (~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_7_valid
             ? RS1_match_7
             : _GEN_126
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_100
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_59
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_189
        & (~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_7_valid
             ? RS2_match_7
             : _GEN_126
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_100
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_59
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_33
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_189) begin
        reservation_station_7_decoded_instruction_RD <= 7'h0;
        reservation_station_7_decoded_instruction_RS1 <= 7'h0;
        reservation_station_7_decoded_instruction_RS2 <= 7'h0;
        reservation_station_7_decoded_instruction_IMM <= 21'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 2'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
        reservation_station_7_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_213;
        _GEN_213 = written_vec_1 & _GEN_58 | _GEN_33;
        if (_GEN_126) begin
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_100) begin
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_59) begin
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_33) begin
          reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_7_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_7_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_7_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_7_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_7_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_7_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_149 | _GEN_213 : _GEN_100 | _GEN_213)
          reservation_station_7_fetch_PC <= io_fetch_PC;
      end
      reservation_station_7_decoded_instruction_RD_valid <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_100
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_59
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_7_decoded_instruction_RD_valid);
      reservation_station_7_decoded_instruction_RS1_valid <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_100
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_59
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_7_decoded_instruction_RS1_valid);
      reservation_station_7_decoded_instruction_RS2_valid <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_100
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_59
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_33
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_7_decoded_instruction_RS2_valid);
      reservation_station_7_decoded_instruction_needs_ALU <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_100
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_59
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_7_decoded_instruction_needs_ALU);
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_100
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_59
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_7_decoded_instruction_needs_branch_unit);
      reservation_station_7_decoded_instruction_needs_CSRs <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_100
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_59
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_33
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_7_decoded_instruction_needs_CSRs);
      reservation_station_7_decoded_instruction_SUBTRACT <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_100
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_59
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_33
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_7_decoded_instruction_SUBTRACT);
      reservation_station_7_decoded_instruction_MULTIPLY <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_100
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_59
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_33
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_7_decoded_instruction_MULTIPLY);
      reservation_station_7_decoded_instruction_IS_IMM <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_100
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_59
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_33
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_7_decoded_instruction_IS_IMM);
      reservation_station_7_decoded_instruction_is_load <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_is_load
             : _GEN_100
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_59
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_33
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_7_decoded_instruction_is_load);
      reservation_station_7_decoded_instruction_is_store <=
        ~_GEN_189
        & (_GEN_126
             ? io_backend_packet_3_bits_is_store
             : _GEN_100
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_59
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_33
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_7_decoded_instruction_is_store);
      reservation_station_7_commited <=
        ~_GEN_188
        & (~reservation_station_7_commited & reservation_station_7_valid
             ? io_commit_bits_ROB_index == reservation_station_7_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_165 & reservation_station_7_commited);
      reservation_station_7_valid <=
        ~_GEN_189 & (written_vec_3 ? _GEN_149 | _GEN_82 : _GEN_100 | _GEN_82);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_191
        & (~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_8_valid
             ? RS1_match_8
             : _GEN_128
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_61
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_34
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_191
        & (~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_8_valid
             ? RS2_match_8
             : _GEN_128
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_101
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_61
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_34
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_191) begin
        reservation_station_8_decoded_instruction_RD <= 7'h0;
        reservation_station_8_decoded_instruction_RS1 <= 7'h0;
        reservation_station_8_decoded_instruction_RS2 <= 7'h0;
        reservation_station_8_decoded_instruction_IMM <= 21'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 2'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
        reservation_station_8_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_214;
        _GEN_214 = written_vec_1 & _GEN_60 | _GEN_34;
        if (_GEN_128) begin
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_101) begin
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_61) begin
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_34) begin
          reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_8_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_8_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_8_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_8_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_8_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_8_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_150 | _GEN_214 : _GEN_101 | _GEN_214)
          reservation_station_8_fetch_PC <= io_fetch_PC;
      end
      reservation_station_8_decoded_instruction_RD_valid <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_61
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_34
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_8_decoded_instruction_RD_valid);
      reservation_station_8_decoded_instruction_RS1_valid <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_61
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_34
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_8_decoded_instruction_RS1_valid);
      reservation_station_8_decoded_instruction_RS2_valid <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_101
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_61
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_34
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_8_decoded_instruction_RS2_valid);
      reservation_station_8_decoded_instruction_needs_ALU <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_61
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_34
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_8_decoded_instruction_needs_ALU);
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_61
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_34
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_8_decoded_instruction_needs_branch_unit);
      reservation_station_8_decoded_instruction_needs_CSRs <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_101
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_61
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_34
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_8_decoded_instruction_needs_CSRs);
      reservation_station_8_decoded_instruction_SUBTRACT <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_101
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_61
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_34
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_8_decoded_instruction_SUBTRACT);
      reservation_station_8_decoded_instruction_MULTIPLY <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_101
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_61
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_34
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_8_decoded_instruction_MULTIPLY);
      reservation_station_8_decoded_instruction_IS_IMM <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_101
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_61
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_34
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_8_decoded_instruction_IS_IMM);
      reservation_station_8_decoded_instruction_is_load <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_is_load
             : _GEN_101
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_61
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_34
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_8_decoded_instruction_is_load);
      reservation_station_8_decoded_instruction_is_store <=
        ~_GEN_191
        & (_GEN_128
             ? io_backend_packet_3_bits_is_store
             : _GEN_101
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_61
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_34
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_8_decoded_instruction_is_store);
      reservation_station_8_commited <=
        ~_GEN_190
        & (~reservation_station_8_commited & reservation_station_8_valid
             ? io_commit_bits_ROB_index == reservation_station_8_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_166 & reservation_station_8_commited);
      reservation_station_8_valid <=
        ~_GEN_191 & (written_vec_3 ? _GEN_150 | _GEN_83 : _GEN_101 | _GEN_83);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_193
        & (~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_9_valid
             ? RS1_match_9
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_102
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_63
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_193
        & (~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_9_valid
             ? RS2_match_9
             : _GEN_130
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_102
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_63
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_35
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_193) begin
        reservation_station_9_decoded_instruction_RD <= 7'h0;
        reservation_station_9_decoded_instruction_RS1 <= 7'h0;
        reservation_station_9_decoded_instruction_RS2 <= 7'h0;
        reservation_station_9_decoded_instruction_IMM <= 21'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 2'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
        reservation_station_9_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_215;
        _GEN_215 = written_vec_1 & _GEN_62 | _GEN_35;
        if (_GEN_130) begin
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_102) begin
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_63) begin
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_35) begin
          reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_9_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_9_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_9_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_9_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_9_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_9_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_151 | _GEN_215 : _GEN_102 | _GEN_215)
          reservation_station_9_fetch_PC <= io_fetch_PC;
      end
      reservation_station_9_decoded_instruction_RD_valid <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_102
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_63
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_9_decoded_instruction_RD_valid);
      reservation_station_9_decoded_instruction_RS1_valid <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_102
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_63
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_9_decoded_instruction_RS1_valid);
      reservation_station_9_decoded_instruction_RS2_valid <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_102
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_63
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_35
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_9_decoded_instruction_RS2_valid);
      reservation_station_9_decoded_instruction_needs_ALU <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_102
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_63
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_9_decoded_instruction_needs_ALU);
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_102
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_63
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_9_decoded_instruction_needs_branch_unit);
      reservation_station_9_decoded_instruction_needs_CSRs <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_102
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_63
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_35
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_9_decoded_instruction_needs_CSRs);
      reservation_station_9_decoded_instruction_SUBTRACT <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_102
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_63
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_35
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_9_decoded_instruction_SUBTRACT);
      reservation_station_9_decoded_instruction_MULTIPLY <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_102
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_63
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_35
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_9_decoded_instruction_MULTIPLY);
      reservation_station_9_decoded_instruction_IS_IMM <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_102
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_63
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_35
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_9_decoded_instruction_IS_IMM);
      reservation_station_9_decoded_instruction_is_load <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_is_load
             : _GEN_102
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_63
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_35
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_9_decoded_instruction_is_load);
      reservation_station_9_decoded_instruction_is_store <=
        ~_GEN_193
        & (_GEN_130
             ? io_backend_packet_3_bits_is_store
             : _GEN_102
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_63
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_35
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_9_decoded_instruction_is_store);
      reservation_station_9_commited <=
        ~_GEN_192
        & (~reservation_station_9_commited & reservation_station_9_valid
             ? io_commit_bits_ROB_index == reservation_station_9_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_167 & reservation_station_9_commited);
      reservation_station_9_valid <=
        ~_GEN_193 & (written_vec_3 ? _GEN_151 | _GEN_84 : _GEN_102 | _GEN_84);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_195
        & (~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_10_valid
             ? RS1_match_10
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_65
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_36
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_195
        & (~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_10_valid
             ? RS2_match_10
             : _GEN_132
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_103
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_65
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_36
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_195) begin
        reservation_station_10_decoded_instruction_RD <= 7'h0;
        reservation_station_10_decoded_instruction_RS1 <= 7'h0;
        reservation_station_10_decoded_instruction_RS2 <= 7'h0;
        reservation_station_10_decoded_instruction_IMM <= 21'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 2'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
        reservation_station_10_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_216;
        _GEN_216 = written_vec_1 & _GEN_64 | _GEN_36;
        if (_GEN_132) begin
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_103) begin
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_65) begin
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_36) begin
          reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_10_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_10_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_10_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_10_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_10_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_10_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_152 | _GEN_216 : _GEN_103 | _GEN_216)
          reservation_station_10_fetch_PC <= io_fetch_PC;
      end
      reservation_station_10_decoded_instruction_RD_valid <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_65
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_36
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_10_decoded_instruction_RD_valid);
      reservation_station_10_decoded_instruction_RS1_valid <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_65
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_36
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_10_decoded_instruction_RS1_valid);
      reservation_station_10_decoded_instruction_RS2_valid <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_103
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_65
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_36
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_10_decoded_instruction_RS2_valid);
      reservation_station_10_decoded_instruction_needs_ALU <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_65
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_36
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_10_decoded_instruction_needs_ALU);
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_65
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_36
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_10_decoded_instruction_needs_branch_unit);
      reservation_station_10_decoded_instruction_needs_CSRs <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_103
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_65
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_36
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_10_decoded_instruction_needs_CSRs);
      reservation_station_10_decoded_instruction_SUBTRACT <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_103
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_65
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_36
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_10_decoded_instruction_SUBTRACT);
      reservation_station_10_decoded_instruction_MULTIPLY <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_103
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_65
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_36
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_10_decoded_instruction_MULTIPLY);
      reservation_station_10_decoded_instruction_IS_IMM <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_103
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_65
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_36
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_10_decoded_instruction_IS_IMM);
      reservation_station_10_decoded_instruction_is_load <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_is_load
             : _GEN_103
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_65
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_36
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_10_decoded_instruction_is_load);
      reservation_station_10_decoded_instruction_is_store <=
        ~_GEN_195
        & (_GEN_132
             ? io_backend_packet_3_bits_is_store
             : _GEN_103
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_65
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_36
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_10_decoded_instruction_is_store);
      reservation_station_10_commited <=
        ~_GEN_194
        & (~reservation_station_10_commited & reservation_station_10_valid
             ? io_commit_bits_ROB_index == reservation_station_10_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_168 & reservation_station_10_commited);
      reservation_station_10_valid <=
        ~_GEN_195 & (written_vec_3 ? _GEN_152 | _GEN_85 : _GEN_103 | _GEN_85);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_197
        & (~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_11_valid
             ? RS1_match_11
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_104
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_67
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_197
        & (~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_11_valid
             ? RS2_match_11
             : _GEN_134
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_104
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_67
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_37
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_197) begin
        reservation_station_11_decoded_instruction_RD <= 7'h0;
        reservation_station_11_decoded_instruction_RS1 <= 7'h0;
        reservation_station_11_decoded_instruction_RS2 <= 7'h0;
        reservation_station_11_decoded_instruction_IMM <= 21'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 2'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
        reservation_station_11_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_217;
        _GEN_217 = written_vec_1 & _GEN_66 | _GEN_37;
        if (_GEN_134) begin
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_104) begin
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_67) begin
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_37) begin
          reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_11_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_11_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_11_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_11_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_11_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_11_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_153 | _GEN_217 : _GEN_104 | _GEN_217)
          reservation_station_11_fetch_PC <= io_fetch_PC;
      end
      reservation_station_11_decoded_instruction_RD_valid <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_104
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_67
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_11_decoded_instruction_RD_valid);
      reservation_station_11_decoded_instruction_RS1_valid <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_104
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_67
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_11_decoded_instruction_RS1_valid);
      reservation_station_11_decoded_instruction_RS2_valid <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_104
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_67
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_37
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_11_decoded_instruction_RS2_valid);
      reservation_station_11_decoded_instruction_needs_ALU <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_104
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_67
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_11_decoded_instruction_needs_ALU);
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_104
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_67
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_11_decoded_instruction_needs_branch_unit);
      reservation_station_11_decoded_instruction_needs_CSRs <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_104
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_67
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_37
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_11_decoded_instruction_needs_CSRs);
      reservation_station_11_decoded_instruction_SUBTRACT <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_104
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_67
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_37
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_11_decoded_instruction_SUBTRACT);
      reservation_station_11_decoded_instruction_MULTIPLY <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_104
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_67
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_37
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_11_decoded_instruction_MULTIPLY);
      reservation_station_11_decoded_instruction_IS_IMM <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_104
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_67
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_37
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_11_decoded_instruction_IS_IMM);
      reservation_station_11_decoded_instruction_is_load <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_is_load
             : _GEN_104
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_67
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_37
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_11_decoded_instruction_is_load);
      reservation_station_11_decoded_instruction_is_store <=
        ~_GEN_197
        & (_GEN_134
             ? io_backend_packet_3_bits_is_store
             : _GEN_104
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_67
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_37
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_11_decoded_instruction_is_store);
      reservation_station_11_commited <=
        ~_GEN_196
        & (~reservation_station_11_commited & reservation_station_11_valid
             ? io_commit_bits_ROB_index == reservation_station_11_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_169 & reservation_station_11_commited);
      reservation_station_11_valid <=
        ~_GEN_197 & (written_vec_3 ? _GEN_153 | _GEN_86 : _GEN_104 | _GEN_86);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_199
        & (~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_12_valid
             ? RS1_match_12
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_69
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_38
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_199
        & (~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_12_valid
             ? RS2_match_12
             : _GEN_136
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_105
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_69
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_38
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_199) begin
        reservation_station_12_decoded_instruction_RD <= 7'h0;
        reservation_station_12_decoded_instruction_RS1 <= 7'h0;
        reservation_station_12_decoded_instruction_RS2 <= 7'h0;
        reservation_station_12_decoded_instruction_IMM <= 21'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 2'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
        reservation_station_12_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_218;
        _GEN_218 = written_vec_1 & _GEN_68 | _GEN_38;
        if (_GEN_136) begin
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_105) begin
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_69) begin
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_38) begin
          reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_12_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_12_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_12_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_12_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_12_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_12_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_154 | _GEN_218 : _GEN_105 | _GEN_218)
          reservation_station_12_fetch_PC <= io_fetch_PC;
      end
      reservation_station_12_decoded_instruction_RD_valid <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_69
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_38
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_12_decoded_instruction_RD_valid);
      reservation_station_12_decoded_instruction_RS1_valid <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_69
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_38
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_12_decoded_instruction_RS1_valid);
      reservation_station_12_decoded_instruction_RS2_valid <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_105
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_69
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_38
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_12_decoded_instruction_RS2_valid);
      reservation_station_12_decoded_instruction_needs_ALU <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_69
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_38
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_12_decoded_instruction_needs_ALU);
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_69
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_38
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_12_decoded_instruction_needs_branch_unit);
      reservation_station_12_decoded_instruction_needs_CSRs <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_105
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_69
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_38
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_12_decoded_instruction_needs_CSRs);
      reservation_station_12_decoded_instruction_SUBTRACT <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_105
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_69
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_38
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_12_decoded_instruction_SUBTRACT);
      reservation_station_12_decoded_instruction_MULTIPLY <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_105
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_69
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_38
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_12_decoded_instruction_MULTIPLY);
      reservation_station_12_decoded_instruction_IS_IMM <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_105
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_69
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_38
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_12_decoded_instruction_IS_IMM);
      reservation_station_12_decoded_instruction_is_load <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_is_load
             : _GEN_105
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_69
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_38
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_12_decoded_instruction_is_load);
      reservation_station_12_decoded_instruction_is_store <=
        ~_GEN_199
        & (_GEN_136
             ? io_backend_packet_3_bits_is_store
             : _GEN_105
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_69
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_38
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_12_decoded_instruction_is_store);
      reservation_station_12_commited <=
        ~_GEN_198
        & (~reservation_station_12_commited & reservation_station_12_valid
             ? io_commit_bits_ROB_index == reservation_station_12_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_170 & reservation_station_12_commited);
      reservation_station_12_valid <=
        ~_GEN_199 & (written_vec_3 ? _GEN_154 | _GEN_87 : _GEN_105 | _GEN_87);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_201
        & (~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_13_valid
             ? RS1_match_13
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_106
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_71
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_201
        & (~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_13_valid
             ? RS2_match_13
             : _GEN_138
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_106
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_71
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_39
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_201) begin
        reservation_station_13_decoded_instruction_RD <= 7'h0;
        reservation_station_13_decoded_instruction_RS1 <= 7'h0;
        reservation_station_13_decoded_instruction_RS2 <= 7'h0;
        reservation_station_13_decoded_instruction_IMM <= 21'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 2'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
        reservation_station_13_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_219;
        _GEN_219 = written_vec_1 & _GEN_70 | _GEN_39;
        if (_GEN_138) begin
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_106) begin
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_71) begin
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_39) begin
          reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_13_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_13_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_13_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_13_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_13_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_13_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_155 | _GEN_219 : _GEN_106 | _GEN_219)
          reservation_station_13_fetch_PC <= io_fetch_PC;
      end
      reservation_station_13_decoded_instruction_RD_valid <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_106
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_71
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_13_decoded_instruction_RD_valid);
      reservation_station_13_decoded_instruction_RS1_valid <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_106
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_71
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_13_decoded_instruction_RS1_valid);
      reservation_station_13_decoded_instruction_RS2_valid <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_106
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_71
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_39
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_13_decoded_instruction_RS2_valid);
      reservation_station_13_decoded_instruction_needs_ALU <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_106
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_71
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_13_decoded_instruction_needs_ALU);
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_106
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_71
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_13_decoded_instruction_needs_branch_unit);
      reservation_station_13_decoded_instruction_needs_CSRs <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_106
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_71
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_39
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_13_decoded_instruction_needs_CSRs);
      reservation_station_13_decoded_instruction_SUBTRACT <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_106
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_71
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_39
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_13_decoded_instruction_SUBTRACT);
      reservation_station_13_decoded_instruction_MULTIPLY <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_106
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_71
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_39
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_13_decoded_instruction_MULTIPLY);
      reservation_station_13_decoded_instruction_IS_IMM <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_106
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_71
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_39
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_13_decoded_instruction_IS_IMM);
      reservation_station_13_decoded_instruction_is_load <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_is_load
             : _GEN_106
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_71
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_39
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_13_decoded_instruction_is_load);
      reservation_station_13_decoded_instruction_is_store <=
        ~_GEN_201
        & (_GEN_138
             ? io_backend_packet_3_bits_is_store
             : _GEN_106
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_71
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_39
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_13_decoded_instruction_is_store);
      reservation_station_13_commited <=
        ~_GEN_200
        & (~reservation_station_13_commited & reservation_station_13_valid
             ? io_commit_bits_ROB_index == reservation_station_13_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_171 & reservation_station_13_commited);
      reservation_station_13_valid <=
        ~_GEN_201 & (written_vec_3 ? _GEN_155 | _GEN_88 : _GEN_106 | _GEN_88);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_203
        & (~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_14_valid
             ? RS1_match_14
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_73
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_40
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_203
        & (~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_14_valid
             ? RS2_match_14
             : _GEN_140
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_107
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_73
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_40
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_203) begin
        reservation_station_14_decoded_instruction_RD <= 7'h0;
        reservation_station_14_decoded_instruction_RS1 <= 7'h0;
        reservation_station_14_decoded_instruction_RS2 <= 7'h0;
        reservation_station_14_decoded_instruction_IMM <= 21'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 2'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
        reservation_station_14_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_220;
        _GEN_220 = written_vec_1 & _GEN_72 | _GEN_40;
        if (_GEN_140) begin
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_107) begin
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_73) begin
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_40) begin
          reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_14_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_14_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_14_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_14_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_14_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_14_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_156 | _GEN_220 : _GEN_107 | _GEN_220)
          reservation_station_14_fetch_PC <= io_fetch_PC;
      end
      reservation_station_14_decoded_instruction_RD_valid <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_73
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_40
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_14_decoded_instruction_RD_valid);
      reservation_station_14_decoded_instruction_RS1_valid <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_73
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_40
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_14_decoded_instruction_RS1_valid);
      reservation_station_14_decoded_instruction_RS2_valid <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_107
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_73
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_40
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_14_decoded_instruction_RS2_valid);
      reservation_station_14_decoded_instruction_needs_ALU <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_73
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_40
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_14_decoded_instruction_needs_ALU);
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_73
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_40
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_14_decoded_instruction_needs_branch_unit);
      reservation_station_14_decoded_instruction_needs_CSRs <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_107
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_73
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_40
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_14_decoded_instruction_needs_CSRs);
      reservation_station_14_decoded_instruction_SUBTRACT <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_107
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_73
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_40
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_14_decoded_instruction_SUBTRACT);
      reservation_station_14_decoded_instruction_MULTIPLY <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_107
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_73
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_40
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_14_decoded_instruction_MULTIPLY);
      reservation_station_14_decoded_instruction_IS_IMM <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_107
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_73
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_40
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_14_decoded_instruction_IS_IMM);
      reservation_station_14_decoded_instruction_is_load <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_is_load
             : _GEN_107
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_73
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_40
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_14_decoded_instruction_is_load);
      reservation_station_14_decoded_instruction_is_store <=
        ~_GEN_203
        & (_GEN_140
             ? io_backend_packet_3_bits_is_store
             : _GEN_107
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_73
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_40
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_14_decoded_instruction_is_store);
      reservation_station_14_commited <=
        ~_GEN_202
        & (~reservation_station_14_commited & reservation_station_14_valid
             ? io_commit_bits_ROB_index == reservation_station_14_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_172 & reservation_station_14_commited);
      reservation_station_14_valid <=
        ~_GEN_203 & (written_vec_3 ? _GEN_156 | _GEN_89 : _GEN_107 | _GEN_89);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_205
        & (~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_15_valid
             ? RS1_match_15
             : _GEN_141
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_108
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_205
        & (~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_15_valid
             ? RS2_match_15
             : _GEN_141
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_108
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_41
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_205) begin
        reservation_station_15_decoded_instruction_RD <= 7'h0;
        reservation_station_15_decoded_instruction_RS1 <= 7'h0;
        reservation_station_15_decoded_instruction_RS2 <= 7'h0;
        reservation_station_15_decoded_instruction_IMM <= 21'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 2'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
        reservation_station_15_fetch_PC <= 32'h0;
      end
      else begin
        automatic logic _GEN_221;
        _GEN_221 = written_vec_1 & (&_GEN_43) | _GEN_41;
        if (_GEN_141) begin
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_3_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_3_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_3_bits_ROB_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_3_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_3_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_3_bits_RS_type;
        end
        else if (_GEN_108) begin
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_2_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_2_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_2_bits_ROB_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_2_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_2_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_2_bits_RS_type;
        end
        else if (_GEN_74) begin
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_1_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_1_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_1_bits_ROB_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_1_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_1_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_1_bits_RS_type;
        end
        else if (_GEN_41) begin
          reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
          reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
          reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
          reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
          reservation_station_15_decoded_instruction_FUNCT3 <=
            io_backend_packet_0_bits_FUNCT3;
          reservation_station_15_decoded_instruction_packet_index <=
            io_backend_packet_0_bits_packet_index;
          reservation_station_15_decoded_instruction_ROB_index <=
            io_backend_packet_0_bits_ROB_index;
          reservation_station_15_decoded_instruction_instructionType <=
            io_backend_packet_0_bits_instructionType;
          reservation_station_15_decoded_instruction_portID <=
            io_backend_packet_0_bits_portID;
          reservation_station_15_decoded_instruction_RS_type <=
            io_backend_packet_0_bits_RS_type;
        end
        if (written_vec_3 ? _GEN_157 | _GEN_221 : _GEN_108 | _GEN_221)
          reservation_station_15_fetch_PC <= io_fetch_PC;
      end
      reservation_station_15_decoded_instruction_RD_valid <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_108
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_15_decoded_instruction_RD_valid);
      reservation_station_15_decoded_instruction_RS1_valid <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_108
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_15_decoded_instruction_RS1_valid);
      reservation_station_15_decoded_instruction_RS2_valid <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_108
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_41
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_15_decoded_instruction_RS2_valid);
      reservation_station_15_decoded_instruction_needs_ALU <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_108
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_15_decoded_instruction_needs_ALU);
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_108
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_15_decoded_instruction_needs_branch_unit);
      reservation_station_15_decoded_instruction_needs_CSRs <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_108
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_41
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_15_decoded_instruction_needs_CSRs);
      reservation_station_15_decoded_instruction_SUBTRACT <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_108
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_74
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_41
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_15_decoded_instruction_SUBTRACT);
      reservation_station_15_decoded_instruction_MULTIPLY <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_108
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_74
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_41
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_15_decoded_instruction_MULTIPLY);
      reservation_station_15_decoded_instruction_IS_IMM <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_IMM
             : _GEN_108
                 ? io_backend_packet_2_bits_IS_IMM
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_IMM
                     : _GEN_41
                         ? io_backend_packet_0_bits_IS_IMM
                         : reservation_station_15_decoded_instruction_IS_IMM);
      reservation_station_15_decoded_instruction_is_load <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_is_load
             : _GEN_108
                 ? io_backend_packet_2_bits_is_load
                 : _GEN_74
                     ? io_backend_packet_1_bits_is_load
                     : _GEN_41
                         ? io_backend_packet_0_bits_is_load
                         : reservation_station_15_decoded_instruction_is_load);
      reservation_station_15_decoded_instruction_is_store <=
        ~_GEN_205
        & (_GEN_141
             ? io_backend_packet_3_bits_is_store
             : _GEN_108
                 ? io_backend_packet_2_bits_is_store
                 : _GEN_74
                     ? io_backend_packet_1_bits_is_store
                     : _GEN_41
                         ? io_backend_packet_0_bits_is_store
                         : reservation_station_15_decoded_instruction_is_store);
      reservation_station_15_commited <=
        ~_GEN_204
        & (~reservation_station_15_commited & reservation_station_15_valid
             ? io_commit_bits_ROB_index == reservation_station_15_decoded_instruction_ROB_index
               & io_commit_valid
             : ~_GEN_173 & reservation_station_15_commited);
      reservation_station_15_valid <=
        ~_GEN_205 & (written_vec_3 ? _GEN_157 | _GEN_90 : _GEN_108 | _GEN_90);
      front_pointer <= front_pointer + {4'h0, good_to_go};
      back_pointer <=
        io_flush
          ? back_pointer
            - ({1'h0,
                {1'h0,
                 {1'h0,
                  {1'h0, ~reservation_station_0_commited & reservation_station_0_valid}
                    + {1'h0,
                       ~reservation_station_1_commited & reservation_station_1_valid}}
                   + {1'h0,
                      {1'h0,
                       ~reservation_station_2_commited & reservation_station_2_valid}
                        + {1'h0,
                           ~reservation_station_3_commited
                             & reservation_station_3_valid}}}
                  + {1'h0,
                     {1'h0,
                      {1'h0,
                       ~reservation_station_4_commited & reservation_station_4_valid}
                        + {1'h0,
                           ~reservation_station_5_commited & reservation_station_5_valid}}
                       + {1'h0,
                          {1'h0,
                           ~reservation_station_6_commited & reservation_station_6_valid}
                            + {1'h0,
                               ~reservation_station_7_commited
                                 & reservation_station_7_valid}}}}
               + {1'h0,
                  {1'h0,
                   {1'h0,
                    {1'h0, ~reservation_station_8_commited & reservation_station_8_valid}
                      + {1'h0,
                         ~reservation_station_9_commited & reservation_station_9_valid}}
                     + {1'h0,
                        {1'h0,
                         ~reservation_station_10_commited & reservation_station_10_valid}
                          + {1'h0,
                             ~reservation_station_11_commited
                               & reservation_station_11_valid}}}
                    + {1'h0,
                       {1'h0,
                        {1'h0,
                         ~reservation_station_12_commited & reservation_station_12_valid}
                          + {1'h0,
                             ~reservation_station_13_commited
                               & reservation_station_13_valid}}
                         + {1'h0,
                            {1'h0,
                             ~reservation_station_14_commited
                               & reservation_station_14_valid}
                              + {1'h0,
                                 ~reservation_station_15_commited
                                   & reservation_station_15_valid}}}})
          : back_pointer + {2'h0, {1'h0, _GEN_24 + _GEN_42} + {1'h0, _GEN_91 + _GEN_109}};
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_1_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_2_ready = |(availalbe_RS_entries[4:2]);
  assign io_backend_packet_3_ready = |(availalbe_RS_entries[4:2]);
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits_ready_bits_RS1_ready = _GEN[front_index];
  assign io_RF_inputs_3_bits_ready_bits_RS2_ready = _GEN_0[front_index];
  assign io_RF_inputs_3_bits_RD = _GEN_1[front_index];
  assign io_RF_inputs_3_bits_RD_valid = _GEN_2[front_index];
  assign io_RF_inputs_3_bits_RS1 = _GEN_3[front_index];
  assign io_RF_inputs_3_bits_RS1_valid = _GEN_4[front_index];
  assign io_RF_inputs_3_bits_RS2 = _GEN_5[front_index];
  assign io_RF_inputs_3_bits_RS2_valid = _GEN_6[front_index];
  assign io_RF_inputs_3_bits_IMM = _GEN_7[front_index];
  assign io_RF_inputs_3_bits_FUNCT3 = _GEN_8[front_index];
  assign io_RF_inputs_3_bits_packet_index = _GEN_9[front_index];
  assign io_RF_inputs_3_bits_ROB_index = _GEN_10[front_index];
  assign io_RF_inputs_3_bits_instructionType = _GEN_11[front_index];
  assign io_RF_inputs_3_bits_portID = _GEN_12[front_index];
  assign io_RF_inputs_3_bits_RS_type = _GEN_13[front_index];
  assign io_RF_inputs_3_bits_needs_ALU = _GEN_14[front_index];
  assign io_RF_inputs_3_bits_needs_branch_unit = _GEN_15[front_index];
  assign io_RF_inputs_3_bits_needs_CSRs = _GEN_16[front_index];
  assign io_RF_inputs_3_bits_SUBTRACT = _GEN_17[front_index];
  assign io_RF_inputs_3_bits_MULTIPLY = _GEN_18[front_index];
  assign io_RF_inputs_3_bits_IS_IMM = _GEN_19[front_index];
  assign io_RF_inputs_3_bits_is_load = _GEN_20[front_index];
  assign io_RF_inputs_3_bits_is_store = _GEN_21[front_index];
endmodule

// VCS coverage exclude_file
module mem_64x32(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [31:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [31:0] R1_data,
  input  [5:0]  R2_addr,
  input         R2_en,
                R2_clk,
  output [31:0] R2_data,
  input  [5:0]  R3_addr,
  input         R3_en,
                R3_clk,
  output [31:0] R3_data,
  input  [5:0]  R4_addr,
  input         R4_en,
                R4_clk,
  output [31:0] R4_data,
  input  [5:0]  R5_addr,
  input         R5_en,
                R5_clk,
  output [31:0] R5_data,
  input  [5:0]  R6_addr,
  input         R6_en,
                R6_clk,
  output [31:0] R6_data,
  input  [5:0]  R7_addr,
  input         R7_en,
                R7_clk,
  output [31:0] R7_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  input  [5:0]  W1_addr,
  input         W1_en,
                W1_clk,
  input  [31:0] W1_data,
  input  [5:0]  W2_addr,
  input         W2_en,
                W2_clk,
  input  [31:0] W2_data,
  input  [5:0]  W3_addr,
  input         W3_en,
                W3_clk,
  input  [31:0] W3_data
);

  reg [31:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [5:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  reg        _R2_en_d0;
  reg [5:0]  _R2_addr_d0;
  always @(posedge R2_clk) begin
    _R2_en_d0 <= R2_en;
    _R2_addr_d0 <= R2_addr;
  end // always @(posedge)
  reg        _R3_en_d0;
  reg [5:0]  _R3_addr_d0;
  always @(posedge R3_clk) begin
    _R3_en_d0 <= R3_en;
    _R3_addr_d0 <= R3_addr;
  end // always @(posedge)
  reg        _R4_en_d0;
  reg [5:0]  _R4_addr_d0;
  always @(posedge R4_clk) begin
    _R4_en_d0 <= R4_en;
    _R4_addr_d0 <= R4_addr;
  end // always @(posedge)
  reg        _R5_en_d0;
  reg [5:0]  _R5_addr_d0;
  always @(posedge R5_clk) begin
    _R5_en_d0 <= R5_en;
    _R5_addr_d0 <= R5_addr;
  end // always @(posedge)
  reg        _R6_en_d0;
  reg [5:0]  _R6_addr_d0;
  always @(posedge R6_clk) begin
    _R6_en_d0 <= R6_en;
    _R6_addr_d0 <= R6_addr;
  end // always @(posedge)
  reg        _R7_en_d0;
  reg [5:0]  _R7_addr_d0;
  always @(posedge R7_clk) begin
    _R7_en_d0 <= R7_en;
    _R7_addr_d0 <= R7_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 32'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 32'bx;
  assign R2_data = _R2_en_d0 ? Memory[_R2_addr_d0] : 32'bx;
  assign R3_data = _R3_en_d0 ? Memory[_R3_addr_d0] : 32'bx;
  assign R4_data = _R4_en_d0 ? Memory[_R4_addr_d0] : 32'bx;
  assign R5_data = _R5_en_d0 ? Memory[_R5_addr_d0] : 32'bx;
  assign R6_data = _R6_en_d0 ? Memory[_R6_addr_d0] : 32'bx;
  assign R7_data = _R7_en_d0 ? Memory[_R7_addr_d0] : 32'bx;
endmodule

module sim_nReadmWrite(
  input         clock,
  input  [5:0]  io_raddr_0,
                io_raddr_1,
                io_raddr_2,
                io_raddr_3,
                io_raddr_4,
                io_raddr_5,
                io_raddr_6,
                io_raddr_7,
  output [31:0] io_rdata_0,
                io_rdata_1,
                io_rdata_2,
                io_rdata_3,
                io_rdata_4,
                io_rdata_5,
                io_rdata_6,
                io_rdata_7,
  input  [5:0]  io_waddr_0,
                io_waddr_1,
                io_waddr_2,
                io_waddr_3,
  input         io_wen_0,
                io_wen_1,
                io_wen_2,
                io_wen_3,
  input  [31:0] io_wdata_0,
                io_wdata_1,
                io_wdata_2,
                io_wdata_3
);

  mem_64x32 mem_ext (
    .R0_addr (io_raddr_7),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_rdata_7),
    .R1_addr (io_raddr_6),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (io_rdata_6),
    .R2_addr (io_raddr_5),
    .R2_en   (1'h1),
    .R2_clk  (clock),
    .R2_data (io_rdata_5),
    .R3_addr (io_raddr_4),
    .R3_en   (1'h1),
    .R3_clk  (clock),
    .R3_data (io_rdata_4),
    .R4_addr (io_raddr_3),
    .R4_en   (1'h1),
    .R4_clk  (clock),
    .R4_data (io_rdata_3),
    .R5_addr (io_raddr_2),
    .R5_en   (1'h1),
    .R5_clk  (clock),
    .R5_data (io_rdata_2),
    .R6_addr (io_raddr_1),
    .R6_en   (1'h1),
    .R6_clk  (clock),
    .R6_data (io_rdata_1),
    .R7_addr (io_raddr_0),
    .R7_en   (1'h1),
    .R7_clk  (clock),
    .R7_data (io_rdata_0),
    .W0_addr (io_waddr_3),
    .W0_en   (io_wen_3),
    .W0_clk  (clock),
    .W0_data (io_waddr_3 == 6'h0 ? 32'h0 : io_wdata_3),
    .W1_addr (io_waddr_2),
    .W1_en   (io_wen_2),
    .W1_clk  (clock),
    .W1_data (io_waddr_2 == 6'h0 ? 32'h0 : io_wdata_2),
    .W2_addr (io_waddr_1),
    .W2_en   (io_wen_1),
    .W2_clk  (clock),
    .W2_data (io_waddr_1 == 6'h0 ? 32'h0 : io_wdata_1),
    .W3_addr (io_waddr_0),
    .W3_en   (io_wen_0),
    .W3_clk  (clock),
    .W3_data (io_waddr_0 == 6'h0 ? 32'h0 : io_wdata_0)
  );
endmodule

module ALU(
  input         clock,
                reset,
                io_flush,
                io_FU_input_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input         io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  reg [31:0] arithmetic_result;
  reg [31:0] io_FU_output_bits_fetch_PC_REG;
  reg [1:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg [6:0]  io_FU_output_bits_RD_REG;
  reg        io_FU_output_bits_RD_valid_REG;
  reg [5:0]  io_FU_output_bits_ROB_index_REG;
  reg        io_FU_output_valid_REG;
  always @(posedge clock) begin
    if (reset)
      arithmetic_result <= 32'h0;
    else begin
      automatic logic [31:0] IMM_signed =
        {{19{io_FU_input_bits_decoded_instruction_IMM[12]}},
         io_FU_input_bits_decoded_instruction_IMM[12:0]};
      automatic logic [31:0] operand2_unsigned =
        io_FU_input_bits_decoded_instruction_IS_IMM
          ? IMM_signed
          : io_FU_input_bits_RS2_data;
      automatic logic [4:0]  shamt =
        (|(operand2_unsigned[31:5])) ? 5'h0 : operand2_unsigned[4:0];
      automatic logic [31:0] _GEN = {27'h0, shamt};
      automatic logic        _REMU_T =
        io_FU_input_bits_decoded_instruction_instructionType == 5'hC;
      automatic logic        _SLTU_T_1 =
        io_FU_input_bits_decoded_instruction_instructionType == 5'h4;
      automatic logic        _MUL_T_1 =
        io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
      automatic logic        _DIVU_T_1 =
        io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;
      automatic logic [62:0] _sll_result_T = {31'h0, io_FU_input_bits_RS1_data} << shamt;
      arithmetic_result <=
        (_REMU_T | _SLTU_T_1) & _MUL_T_1 & ~io_FU_input_bits_decoded_instruction_MULTIPLY
        & ~io_FU_input_bits_decoded_instruction_SUBTRACT
          ? io_FU_input_bits_RS1_data + operand2_unsigned
          : (_REMU_T | _SLTU_T_1) & _MUL_T_1
            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
            & io_FU_input_bits_decoded_instruction_SUBTRACT
              ? io_FU_input_bits_RS1_data - operand2_unsigned
              : (_REMU_T | _SLTU_T_1)
                & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4
                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                  ? io_FU_input_bits_RS1_data ^ operand2_unsigned
                  : (_REMU_T | _SLTU_T_1)
                    & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6
                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                      ? io_FU_input_bits_RS1_data | operand2_unsigned
                      : (_REMU_T | _SLTU_T_1)
                        & (&io_FU_input_bits_decoded_instruction_FUNCT3)
                        & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                          ? io_FU_input_bits_RS1_data & operand2_unsigned
                          : (_REMU_T | _SLTU_T_1)
                            & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1
                            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                              ? _sll_result_T[31:0]
                              : (_REMU_T | _SLTU_T_1) & _DIVU_T_1
                                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                & ~io_FU_input_bits_decoded_instruction_SUBTRACT
                                  ? io_FU_input_bits_RS1_data >> _GEN
                                  : (_REMU_T | _SLTU_T_1) & _DIVU_T_1
                                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                    & io_FU_input_bits_decoded_instruction_SUBTRACT
                                      ? $signed($signed(io_FU_input_bits_RS1_data)
                                                >>> _GEN)
                                      : (_REMU_T | _SLTU_T_1)
                                        & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2
                                        & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                          ? {31'h0,
                                             $signed(io_FU_input_bits_RS1_data) < $signed(io_FU_input_bits_decoded_instruction_IS_IMM
                                                                                            ? IMM_signed
                                                                                            : io_FU_input_bits_RS2_data)}
                                          : (_REMU_T | _SLTU_T_1)
                                            & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h3
                                            & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                              ? {31'h0,
                                                 io_FU_input_bits_RS1_data < operand2_unsigned}
                                              : io_FU_input_bits_decoded_instruction_instructionType == 5'hD
                                                & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                                  ? {io_FU_input_bits_decoded_instruction_IMM[19:0],
                                                     12'h0}
                                                  : io_FU_input_bits_decoded_instruction_instructionType == 5'h5
                                                    & ~io_FU_input_bits_decoded_instruction_MULTIPLY
                                                      ? io_FU_input_bits_fetch_PC
                                                        + {28'h0,
                                                           io_FU_input_bits_decoded_instruction_packet_index,
                                                           2'h0}
                                                        + {io_FU_input_bits_decoded_instruction_IMM[19:0],
                                                           12'h0}
                                                      : 32'h0;
    end
    io_FU_output_bits_fetch_PC_REG <= io_FU_input_bits_fetch_PC;
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_valid_REG <= io_FU_input_valid & ~io_flush;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = io_FU_output_bits_RD_REG;
  assign io_FU_output_bits_RD_data = arithmetic_result;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_fetch_PC = io_FU_output_bits_fetch_PC_REG;
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_fetch_packet_index = io_FU_output_bits_fetch_packet_index_REG;
endmodule

module branch_unit(
  input         clock,
                io_flush,
                io_FU_input_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  reg [31:0] io_FU_output_bits_fetch_PC_REG;
  reg [1:0]  io_FU_output_bits_fetch_packet_index_REG;
  reg        io_FU_output_bits_branch_valid_REG;
  reg        io_FU_output_bits_branch_taken_REG;
  reg [31:0] io_FU_output_bits_target_address_REG;
  reg [6:0]  io_FU_output_bits_RD_REG;
  reg        io_FU_output_bits_RD_valid_REG;
  reg [31:0] io_FU_output_bits_RD_data_REG;
  reg [5:0]  io_FU_output_bits_ROB_index_REG;
  reg        io_FU_output_valid_REG;
  always @(posedge clock) begin
    automatic logic [31:0] _instruction_PC_T_1 =
      io_FU_input_bits_fetch_PC
      + {28'h0, io_FU_input_bits_decoded_instruction_packet_index, 2'h0};
    automatic logic        BRANCH =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h18;
    automatic logic        EQ =
      io_FU_input_bits_RS1_data == io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
    automatic logic        NE =
      io_FU_input_bits_RS1_data != io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;
    automatic logic        LT =
      $signed(io_FU_input_bits_RS1_data) < $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4;
    automatic logic        GE =
      $signed(io_FU_input_bits_RS1_data) >= $signed(io_FU_input_bits_RS2_data) & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5;
    automatic logic        LTU =
      io_FU_input_bits_RS1_data < io_FU_input_bits_RS2_data & BRANCH
      & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h6;
    automatic logic        GEU =
      io_FU_input_bits_RS1_data >= io_FU_input_bits_RS2_data & BRANCH
      & (&io_FU_input_bits_decoded_instruction_FUNCT3);
    automatic logic        JAL =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h1B;
    automatic logic        JALR =
      io_FU_input_bits_decoded_instruction_instructionType == 5'h19;
    automatic logic [31:0] _GEN =
      {{19{io_FU_input_bits_decoded_instruction_IMM[12]}},
       io_FU_input_bits_decoded_instruction_IMM[12:0]};
    io_FU_output_bits_fetch_PC_REG <= io_FU_input_bits_fetch_PC;
    io_FU_output_bits_fetch_packet_index_REG <=
      io_FU_input_bits_decoded_instruction_packet_index;
    io_FU_output_bits_branch_valid_REG <= BRANCH | JAL | JALR;
    io_FU_output_bits_branch_taken_REG <= EQ | NE | LT | GE | LTU | GEU | JAL | JALR;
    io_FU_output_bits_target_address_REG <=
      EQ
        ? _instruction_PC_T_1 + _GEN
        : NE
            ? _instruction_PC_T_1 + _GEN
            : LT
                ? _instruction_PC_T_1 + _GEN
                : GE
                    ? _instruction_PC_T_1 + _GEN
                    : LTU
                        ? _instruction_PC_T_1 + _GEN
                        : GEU
                            ? _instruction_PC_T_1 + _GEN
                            : JAL
                                ? _instruction_PC_T_1
                                  + {{11{io_FU_input_bits_decoded_instruction_IMM[20]}},
                                     io_FU_input_bits_decoded_instruction_IMM}
                                : JALR
                                    ? io_FU_input_bits_RS1_data
                                      + {{20{io_FU_input_bits_decoded_instruction_IMM[11]}},
                                         io_FU_input_bits_decoded_instruction_IMM[11:0]}
                                    : io_FU_input_bits_fetch_PC + 32'h10;
    io_FU_output_bits_RD_REG <= io_FU_input_bits_decoded_instruction_RD;
    io_FU_output_bits_RD_valid_REG <= io_FU_input_bits_decoded_instruction_RD_valid;
    io_FU_output_bits_RD_data_REG <= _instruction_PC_T_1 + 32'h4;
    io_FU_output_bits_ROB_index_REG <= io_FU_input_bits_decoded_instruction_ROB_index;
    io_FU_output_valid_REG <= io_FU_input_valid & ~io_flush;
  end // always @(posedge)
  assign io_FU_output_valid = io_FU_output_valid_REG;
  assign io_FU_output_bits_RD = io_FU_output_bits_RD_REG;
  assign io_FU_output_bits_RD_data = io_FU_output_bits_RD_data_REG;
  assign io_FU_output_bits_RD_valid = io_FU_output_bits_RD_valid_REG;
  assign io_FU_output_bits_fetch_PC = io_FU_output_bits_fetch_PC_REG;
  assign io_FU_output_bits_branch_taken = io_FU_output_bits_branch_taken_REG;
  assign io_FU_output_bits_target_address = io_FU_output_bits_target_address_REG;
  assign io_FU_output_bits_branch_valid = io_FU_output_bits_branch_valid_REG;
  assign io_FU_output_bits_ROB_index = io_FU_output_bits_ROB_index_REG;
  assign io_FU_output_bits_fetch_packet_index = io_FU_output_bits_fetch_packet_index_REG;
endmodule

module FU(
  input         clock,
                reset,
                io_flush,
  output        io_FU_input_ready,
  input         io_FU_input_valid,
                io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready,
                io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS1,
  input         io_FU_input_bits_decoded_instruction_RS1_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS2,
  input         io_FU_input_bits_decoded_instruction_RS2_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [1:0]  io_FU_input_bits_decoded_instruction_portID,
                io_FU_input_bits_decoded_instruction_RS_type,
  input         io_FU_input_bits_decoded_instruction_needs_ALU,
                io_FU_input_bits_decoded_instruction_needs_branch_unit,
                io_FU_input_bits_decoded_instruction_needs_CSRs,
                io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
                io_FU_input_bits_decoded_instruction_is_load,
                io_FU_input_bits_decoded_instruction_is_store,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  wire        _branch_unit_io_FU_output_valid;
  wire [6:0]  _branch_unit_io_FU_output_bits_RD;
  wire [31:0] _branch_unit_io_FU_output_bits_RD_data;
  wire        _branch_unit_io_FU_output_bits_RD_valid;
  wire [31:0] _branch_unit_io_FU_output_bits_fetch_PC;
  wire        _branch_unit_io_FU_output_bits_branch_taken;
  wire [31:0] _branch_unit_io_FU_output_bits_target_address;
  wire        _branch_unit_io_FU_output_bits_branch_valid;
  wire [5:0]  _branch_unit_io_FU_output_bits_ROB_index;
  wire [1:0]  _branch_unit_io_FU_output_bits_fetch_packet_index;
  wire        _ALU_io_FU_output_valid;
  wire [6:0]  _ALU_io_FU_output_bits_RD;
  wire [31:0] _ALU_io_FU_output_bits_RD_data;
  wire        _ALU_io_FU_output_bits_RD_valid;
  wire [31:0] _ALU_io_FU_output_bits_fetch_PC;
  wire [5:0]  _ALU_io_FU_output_bits_ROB_index;
  wire [1:0]  _ALU_io_FU_output_bits_fetch_packet_index;
  reg         REG_1;
  reg         monitor_output_REG;
  wire        monitor_output = monitor_output_REG;
  always @(posedge clock) begin
    REG_1 <= io_FU_input_bits_decoded_instruction_needs_branch_unit & io_FU_input_valid;
    monitor_output_REG <= io_FU_input_valid;
  end // always @(posedge)
  ALU ALU (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_flush                                             (io_flush),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (io_FU_input_bits_decoded_instruction_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (io_FU_input_bits_decoded_instruction_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (io_FU_input_bits_decoded_instruction_IS_IMM),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_fetch_PC                            (io_FU_input_bits_fetch_PC),
    .io_FU_output_valid                                   (_ALU_io_FU_output_valid),
    .io_FU_output_bits_RD                                 (_ALU_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_ALU_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_ALU_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_ALU_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_ROB_index
      (_ALU_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (_ALU_io_FU_output_bits_fetch_packet_index)
  );
  branch_unit branch_unit (
    .clock                                                (clock),
    .io_flush                                             (io_flush),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_fetch_PC                            (io_FU_input_bits_fetch_PC),
    .io_FU_output_valid
      (_branch_unit_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_branch_unit_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_branch_unit_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_branch_unit_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (_branch_unit_io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (_branch_unit_io_FU_output_bits_branch_taken),
    .io_FU_output_bits_target_address
      (_branch_unit_io_FU_output_bits_target_address),
    .io_FU_output_bits_branch_valid
      (_branch_unit_io_FU_output_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (_branch_unit_io_FU_output_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (_branch_unit_io_FU_output_bits_fetch_packet_index)
  );
  assign io_FU_input_ready = 1'h1;
  assign io_FU_output_valid =
    REG_1 ? _branch_unit_io_FU_output_valid : _ALU_io_FU_output_valid;
  assign io_FU_output_bits_RD =
    REG_1 ? _branch_unit_io_FU_output_bits_RD : _ALU_io_FU_output_bits_RD;
  assign io_FU_output_bits_RD_data =
    REG_1 ? _branch_unit_io_FU_output_bits_RD_data : _ALU_io_FU_output_bits_RD_data;
  assign io_FU_output_bits_RD_valid =
    REG_1 ? _branch_unit_io_FU_output_bits_RD_valid : _ALU_io_FU_output_bits_RD_valid;
  assign io_FU_output_bits_fetch_PC =
    REG_1 ? _branch_unit_io_FU_output_bits_fetch_PC : _ALU_io_FU_output_bits_fetch_PC;
  assign io_FU_output_bits_branch_taken =
    REG_1 & _branch_unit_io_FU_output_bits_branch_taken;
  assign io_FU_output_bits_target_address =
    REG_1 ? _branch_unit_io_FU_output_bits_target_address : 32'h0;
  assign io_FU_output_bits_branch_valid =
    REG_1 & _branch_unit_io_FU_output_bits_branch_valid;
  assign io_FU_output_bits_ROB_index =
    REG_1 ? _branch_unit_io_FU_output_bits_ROB_index : _ALU_io_FU_output_bits_ROB_index;
  assign io_FU_output_bits_fetch_packet_index =
    REG_1
      ? _branch_unit_io_FU_output_bits_fetch_packet_index
      : _ALU_io_FU_output_bits_fetch_packet_index;
endmodule

module FU_1(
  input         clock,
                reset,
                io_flush,
  output        io_FU_input_ready,
  input         io_FU_input_valid,
                io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready,
                io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS1,
  input         io_FU_input_bits_decoded_instruction_RS1_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS2,
  input         io_FU_input_bits_decoded_instruction_RS2_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [1:0]  io_FU_input_bits_decoded_instruction_portID,
                io_FU_input_bits_decoded_instruction_RS_type,
  input         io_FU_input_bits_decoded_instruction_needs_ALU,
                io_FU_input_bits_decoded_instruction_needs_branch_unit,
                io_FU_input_bits_decoded_instruction_needs_CSRs,
                io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
                io_FU_input_bits_decoded_instruction_is_load,
                io_FU_input_bits_decoded_instruction_is_store,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  reg  monitor_output_REG;
  wire monitor_output = monitor_output_REG;
  always @(posedge clock)
    monitor_output_REG <= io_FU_input_valid;
  ALU ALU (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_flush                                             (io_flush),
    .io_FU_input_valid                                    (io_FU_input_valid),
    .io_FU_input_bits_decoded_instruction_RD
      (io_FU_input_bits_decoded_instruction_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (io_FU_input_bits_decoded_instruction_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (io_FU_input_bits_decoded_instruction_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (io_FU_input_bits_decoded_instruction_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (io_FU_input_bits_decoded_instruction_instructionType),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (io_FU_input_bits_decoded_instruction_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (io_FU_input_bits_decoded_instruction_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (io_FU_input_bits_decoded_instruction_IS_IMM),
    .io_FU_input_bits_RS1_data                            (io_FU_input_bits_RS1_data),
    .io_FU_input_bits_RS2_data                            (io_FU_input_bits_RS2_data),
    .io_FU_input_bits_fetch_PC                            (io_FU_input_bits_fetch_PC),
    .io_FU_output_valid                                   (io_FU_output_valid),
    .io_FU_output_bits_RD                                 (io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data                            (io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid                           (io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC                           (io_FU_output_bits_fetch_PC),
    .io_FU_output_bits_ROB_index                          (io_FU_output_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_output_bits_fetch_packet_index)
  );
  assign io_FU_input_ready = 1'h1;
  assign io_FU_output_bits_branch_taken = 1'h0;
  assign io_FU_output_bits_target_address = 32'h0;
  assign io_FU_output_bits_branch_valid = 1'h0;
endmodule

module Queue16_memory_request_1(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits_addr,
                io_enq_bits_wr_data,
  input         io_enq_bits_wr_en,
                io_deq_ready,
  output        io_deq_valid,
  output [31:0] io_deq_bits_addr,
                io_deq_bits_wr_data,
  output        io_deq_bits_wr_en
);

  wire [64:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        do_enq = ~full & io_enq_valid;
  wire        do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x65 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data ({io_enq_bits_wr_en, io_enq_bits_wr_data, io_enq_bits_addr})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_addr = _ram_ext_R0_data[31:0];
  assign io_deq_bits_wr_data = _ram_ext_R0_data[63:32];
  assign io_deq_bits_wr_en = _ram_ext_R0_data[64];
endmodule

// VCS coverage exclude_file
module ram_16x21(
  input  [3:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [20:0] R0_data,
  input  [3:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [20:0] W0_data
);

  reg [20:0] Memory[0:15];
  reg        _R0_en_d0;
  reg [3:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 21'bx;
endmodule

module Queue16_load_request(
  input        clock,
               reset,
  output       io_enq_ready,
  input        io_enq_valid,
  input  [1:0] io_enq_bits_packet_index,
  input  [5:0] io_enq_bits_ROB_index,
  input  [6:0] io_enq_bits_RD,
  input        io_enq_bits_RD_valid,
               io_enq_bits_LB,
               io_enq_bits_LH,
               io_enq_bits_LW,
               io_enq_bits_LBU,
               io_enq_bits_LHU,
               io_deq_ready,
  output       io_deq_valid,
  output [1:0] io_deq_bits_packet_index,
  output [5:0] io_deq_bits_ROB_index,
  output [6:0] io_deq_bits_RD,
  output       io_deq_bits_RD_valid,
               io_deq_bits_LB,
               io_deq_bits_LH,
               io_deq_bits_LW,
               io_deq_bits_LBU,
               io_deq_bits_LHU
);

  wire [20:0] _ram_ext_R0_data;
  reg  [3:0]  enq_ptr_value;
  reg  [3:0]  deq_ptr_value;
  reg         maybe_full;
  wire        ptr_match = enq_ptr_value == deq_ptr_value;
  wire        empty = ptr_match & ~maybe_full;
  wire        full = ptr_match & maybe_full;
  wire        do_enq = ~full & io_enq_valid;
  wire        do_deq = io_deq_ready & ~empty;
  always @(posedge clock) begin
    if (reset) begin
      enq_ptr_value <= 4'h0;
      deq_ptr_value <= 4'h0;
      maybe_full <= 1'h0;
    end
    else begin
      if (do_enq)
        enq_ptr_value <= enq_ptr_value + 4'h1;
      if (do_deq)
        deq_ptr_value <= deq_ptr_value + 4'h1;
      if (~(do_enq == do_deq))
        maybe_full <= do_enq;
    end
  end // always @(posedge)
  ram_16x21 ram_ext (
    .R0_addr (do_deq ? ((&deq_ptr_value) ? 4'h0 : deq_ptr_value + 4'h1) : deq_ptr_value),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),
    .W0_en   (do_enq),
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_LHU,
        io_enq_bits_LBU,
        io_enq_bits_LW,
        io_enq_bits_LH,
        io_enq_bits_LB,
        io_enq_bits_RD_valid,
        io_enq_bits_RD,
        io_enq_bits_ROB_index,
        io_enq_bits_packet_index})
  );
  assign io_enq_ready = ~full;
  assign io_deq_valid = ~empty;
  assign io_deq_bits_packet_index = _ram_ext_R0_data[1:0];
  assign io_deq_bits_ROB_index = _ram_ext_R0_data[7:2];
  assign io_deq_bits_RD = _ram_ext_R0_data[14:8];
  assign io_deq_bits_RD_valid = _ram_ext_R0_data[15];
  assign io_deq_bits_LB = _ram_ext_R0_data[16];
  assign io_deq_bits_LH = _ram_ext_R0_data[17];
  assign io_deq_bits_LW = _ram_ext_R0_data[18];
  assign io_deq_bits_LBU = _ram_ext_R0_data[19];
  assign io_deq_bits_LHU = _ram_ext_R0_data[20];
endmodule

module MEMFU(
  input         clock,
                reset,
                io_flush,
  output        io_FU_input_ready,
  input         io_FU_input_valid,
                io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready,
                io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,
  input         io_FU_input_bits_decoded_instruction_RD_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS1,
  input         io_FU_input_bits_decoded_instruction_RS1_valid,
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS2,
  input         io_FU_input_bits_decoded_instruction_RS2_valid,
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,
  input  [1:0]  io_FU_input_bits_decoded_instruction_portID,
                io_FU_input_bits_decoded_instruction_RS_type,
  input         io_FU_input_bits_decoded_instruction_needs_ALU,
                io_FU_input_bits_decoded_instruction_needs_branch_unit,
                io_FU_input_bits_decoded_instruction_needs_CSRs,
                io_FU_input_bits_decoded_instruction_SUBTRACT,
                io_FU_input_bits_decoded_instruction_MULTIPLY,
                io_FU_input_bits_decoded_instruction_IS_IMM,
                io_FU_input_bits_decoded_instruction_is_load,
                io_FU_input_bits_decoded_instruction_is_store,
  input  [31:0] io_FU_input_bits_RS1_data,
                io_FU_input_bits_RS2_data,
                io_FU_input_bits_fetch_PC,
  output        io_memory_response_ready,
  input         io_memory_response_valid,
  input  [31:0] io_memory_response_bits_data,
  input         io_memory_request_ready,
  output        io_memory_request_valid,
  output [31:0] io_memory_request_bits_addr,
                io_memory_request_bits_wr_data,
  output        io_memory_request_bits_wr_en,
                io_FU_output_valid,
  output [6:0]  io_FU_output_bits_RD,
  output [31:0] io_FU_output_bits_RD_data,
  output        io_FU_output_bits_RD_valid,
  output [31:0] io_FU_output_bits_fetch_PC,
  output        io_FU_output_bits_branch_taken,
  output [31:0] io_FU_output_bits_target_address,
  output        io_FU_output_bits_branch_valid,
  output [5:0]  io_FU_output_bits_ROB_index,
  output [1:0]  io_FU_output_bits_fetch_packet_index
);

  wire        _load_Q_io_enq_ready;
  wire        _load_Q_io_deq_bits_LB;
  wire        _load_Q_io_deq_bits_LH;
  wire        _load_Q_io_deq_bits_LW;
  wire        _load_Q_io_deq_bits_LBU;
  wire        _load_Q_io_deq_bits_LHU;
  wire        _memory_request_Q_io_enq_ready;
  wire        memory_request_valid = io_FU_input_valid;
  wire        is_load = io_FU_input_bits_decoded_instruction_is_load & io_FU_input_valid;
  wire        memory_request_bits_wr_en =
    io_FU_input_bits_decoded_instruction_is_store & io_FU_input_valid;
  wire        _LB_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;
  wire        _LH_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;
  wire        _LW_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2;
  wire [31:0] memory_request_bits_wr_data =
    memory_request_bits_wr_en & _LW_T
      ? io_FU_input_bits_RS2_data
      : memory_request_bits_wr_en & _LH_T
          ? {16'h0, io_FU_input_bits_RS2_data[15:0]}
          : memory_request_bits_wr_en & _LB_T
              ? {24'h0, io_FU_input_bits_RS2_data[7:0]}
              : 32'h0;
  wire [31:0] memory_request_bits_addr =
    io_FU_input_bits_RS1_data
    + {{11{io_FU_input_bits_decoded_instruction_IMM[20]}},
       io_FU_input_bits_decoded_instruction_IMM};
  Queue16_memory_request_1 memory_request_Q (
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_memory_request_Q_io_enq_ready),
    .io_enq_valid        (memory_request_valid),
    .io_enq_bits_addr    (memory_request_bits_addr),
    .io_enq_bits_wr_data (memory_request_bits_wr_data),
    .io_enq_bits_wr_en   (memory_request_bits_wr_en),
    .io_deq_ready        (io_memory_request_ready),
    .io_deq_valid        (io_memory_request_valid),
    .io_deq_bits_addr    (io_memory_request_bits_addr),
    .io_deq_bits_wr_data (io_memory_request_bits_wr_data),
    .io_deq_bits_wr_en   (io_memory_request_bits_wr_en)
  );
  wire        memory_request_ready;
  assign memory_request_ready = _memory_request_Q_io_enq_ready;
  Queue16_load_request load_Q (
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (_load_Q_io_enq_ready),
    .io_enq_valid             (is_load),
    .io_enq_bits_packet_index (io_FU_input_bits_decoded_instruction_packet_index),
    .io_enq_bits_ROB_index    (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_enq_bits_RD           (io_FU_input_bits_decoded_instruction_RD),
    .io_enq_bits_RD_valid     (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_enq_bits_LB           (is_load & _LB_T),
    .io_enq_bits_LH           (is_load & _LH_T),
    .io_enq_bits_LW           (is_load & _LW_T),
    .io_enq_bits_LBU
      (is_load & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4),
    .io_enq_bits_LHU
      (is_load & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5),
    .io_deq_ready             (io_memory_response_valid),
    .io_deq_valid             (io_memory_response_ready),
    .io_deq_bits_packet_index (io_FU_output_bits_fetch_packet_index),
    .io_deq_bits_ROB_index    (io_FU_output_bits_ROB_index),
    .io_deq_bits_RD           (io_FU_output_bits_RD),
    .io_deq_bits_RD_valid     (io_FU_output_bits_RD_valid),
    .io_deq_bits_LB           (_load_Q_io_deq_bits_LB),
    .io_deq_bits_LH           (_load_Q_io_deq_bits_LH),
    .io_deq_bits_LW           (_load_Q_io_deq_bits_LW),
    .io_deq_bits_LBU          (_load_Q_io_deq_bits_LBU),
    .io_deq_bits_LHU          (_load_Q_io_deq_bits_LHU)
  );
  assign io_FU_input_ready = _load_Q_io_enq_ready & _memory_request_Q_io_enq_ready;
  assign io_FU_output_valid = io_memory_response_valid;
  assign io_FU_output_bits_RD_data =
    _load_Q_io_deq_bits_LHU
      ? {16'h0, io_memory_response_bits_data[15:0]}
      : _load_Q_io_deq_bits_LBU
          ? {24'h0, io_memory_response_bits_data[7:0]}
          : _load_Q_io_deq_bits_LW
              ? io_memory_response_bits_data
              : _load_Q_io_deq_bits_LH
                  ? {{16{io_memory_response_bits_data[15]}},
                     io_memory_response_bits_data[15:0]}
                  : _load_Q_io_deq_bits_LB
                      ? {{24{io_memory_response_bits_data[7]}},
                         io_memory_response_bits_data[7:0]}
                      : 32'h0;
  assign io_FU_output_bits_fetch_PC = 32'h0;
  assign io_FU_output_bits_branch_taken = 1'h0;
  assign io_FU_output_bits_target_address = 32'h0;
  assign io_FU_output_bits_branch_valid = 1'h0;
endmodule

module backend(
  input         clock,
                reset,
                io_flush,
  output        io_memory_response_ready,
  input         io_memory_response_valid,
  input  [31:0] io_memory_response_bits_data,
  input         io_memory_request_ready,
  output        io_memory_request_valid,
  output [31:0] io_memory_request_bits_addr,
                io_memory_request_bits_wr_data,
  output        io_memory_request_bits_wr_en,
  input         io_commit_valid,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  output [5:0]  io_PC_file_exec_addr,
  input  [31:0] io_PC_file_exec_data,
                io_fetch_PC,
  input         io_backend_packet_valid,
                io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_0_RD,
  input         io_backend_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_0_RS1,
  input         io_backend_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_0_RS2,
  input         io_backend_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_0_portID,
                io_backend_packet_bits_decoded_instruction_0_RS_type,
  input         io_backend_packet_bits_decoded_instruction_0_needs_ALU,
                io_backend_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_0_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_0_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_0_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_0_IS_IMM,
                io_backend_packet_bits_decoded_instruction_0_is_load,
                io_backend_packet_bits_decoded_instruction_0_is_store,
                io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_1_RD,
  input         io_backend_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_1_RS1,
  input         io_backend_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_1_RS2,
  input         io_backend_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_1_portID,
                io_backend_packet_bits_decoded_instruction_1_RS_type,
  input         io_backend_packet_bits_decoded_instruction_1_needs_ALU,
                io_backend_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_1_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_1_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_1_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_1_IS_IMM,
                io_backend_packet_bits_decoded_instruction_1_is_load,
                io_backend_packet_bits_decoded_instruction_1_is_store,
                io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_2_RD,
  input         io_backend_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_2_RS1,
  input         io_backend_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_2_RS2,
  input         io_backend_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_2_portID,
                io_backend_packet_bits_decoded_instruction_2_RS_type,
  input         io_backend_packet_bits_decoded_instruction_2_needs_ALU,
                io_backend_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_2_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_2_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_2_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_2_IS_IMM,
                io_backend_packet_bits_decoded_instruction_2_is_load,
                io_backend_packet_bits_decoded_instruction_2_is_store,
                io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_3_RD,
  input         io_backend_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_3_RS1,
  input         io_backend_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_backend_packet_bits_decoded_instruction_3_RS2,
  input         io_backend_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_backend_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_backend_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_backend_packet_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_backend_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_backend_packet_bits_decoded_instruction_3_portID,
                io_backend_packet_bits_decoded_instruction_3_RS_type,
  input         io_backend_packet_bits_decoded_instruction_3_needs_ALU,
                io_backend_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_backend_packet_bits_decoded_instruction_3_needs_CSRs,
                io_backend_packet_bits_decoded_instruction_3_SUBTRACT,
                io_backend_packet_bits_decoded_instruction_3_MULTIPLY,
                io_backend_packet_bits_decoded_instruction_3_IS_IMM,
                io_backend_packet_bits_decoded_instruction_3_is_load,
                io_backend_packet_bits_decoded_instruction_3_is_store,
                io_backend_packet_bits_valid_bits_0,
                io_backend_packet_bits_valid_bits_1,
                io_backend_packet_bits_valid_bits_2,
                io_backend_packet_bits_valid_bits_3,
  output        io_MEMRS_ready_0,
                io_MEMRS_ready_1,
                io_MEMRS_ready_2,
                io_MEMRS_ready_3,
                io_INTRS_ready_0,
                io_INTRS_ready_1,
                io_INTRS_ready_2,
                io_INTRS_ready_3,
                io_FU_outputs_0_valid,
  output [6:0]  io_FU_outputs_0_bits_RD,
  output [31:0] io_FU_outputs_0_bits_RD_data,
  output        io_FU_outputs_0_bits_RD_valid,
  output [31:0] io_FU_outputs_0_bits_fetch_PC,
  output        io_FU_outputs_0_bits_branch_taken,
  output [31:0] io_FU_outputs_0_bits_target_address,
  output        io_FU_outputs_0_bits_branch_valid,
  output [5:0]  io_FU_outputs_0_bits_ROB_index,
  output [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_FU_outputs_1_valid,
  output [6:0]  io_FU_outputs_1_bits_RD,
  output [31:0] io_FU_outputs_1_bits_RD_data,
  output        io_FU_outputs_1_bits_RD_valid,
  output [31:0] io_FU_outputs_1_bits_fetch_PC,
  output        io_FU_outputs_1_bits_branch_taken,
  output [31:0] io_FU_outputs_1_bits_target_address,
  output        io_FU_outputs_1_bits_branch_valid,
  output [5:0]  io_FU_outputs_1_bits_ROB_index,
  output [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  output        io_FU_outputs_2_valid,
  output [6:0]  io_FU_outputs_2_bits_RD,
  output [31:0] io_FU_outputs_2_bits_RD_data,
  output        io_FU_outputs_2_bits_RD_valid,
  output [31:0] io_FU_outputs_2_bits_fetch_PC,
  output        io_FU_outputs_2_bits_branch_taken,
  output [31:0] io_FU_outputs_2_bits_target_address,
  output        io_FU_outputs_2_bits_branch_valid,
  output [5:0]  io_FU_outputs_2_bits_ROB_index,
  output [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  output        io_FU_outputs_3_valid,
  output [6:0]  io_FU_outputs_3_bits_RD,
  output [31:0] io_FU_outputs_3_bits_RD_data,
  output        io_FU_outputs_3_bits_RD_valid,
  output [31:0] io_FU_outputs_3_bits_fetch_PC,
  output        io_FU_outputs_3_bits_branch_taken,
  output [31:0] io_FU_outputs_3_bits_target_address,
  output        io_FU_outputs_3_bits_branch_valid,
  output [5:0]  io_FU_outputs_3_bits_ROB_index,
  output [1:0]  io_FU_outputs_3_bits_fetch_packet_index
);

  wire        _FU3_io_FU_output_valid;
  wire [6:0]  _FU3_io_FU_output_bits_RD;
  wire [31:0] _FU3_io_FU_output_bits_RD_data;
  wire        _FU3_io_FU_output_bits_RD_valid;
  wire        _FU2_io_FU_output_valid;
  wire [6:0]  _FU2_io_FU_output_bits_RD;
  wire [31:0] _FU2_io_FU_output_bits_RD_data;
  wire        _FU2_io_FU_output_bits_RD_valid;
  wire        _FU1_io_FU_output_valid;
  wire [6:0]  _FU1_io_FU_output_bits_RD;
  wire [31:0] _FU1_io_FU_output_bits_RD_data;
  wire        _FU1_io_FU_output_bits_RD_valid;
  wire        _FU0_io_FU_output_valid;
  wire [6:0]  _FU0_io_FU_output_bits_RD;
  wire [31:0] _FU0_io_FU_output_bits_RD_data;
  wire        _FU0_io_FU_output_bits_RD_valid;
  wire [31:0] _INT_PRF_io_rdata_0;
  wire [31:0] _INT_PRF_io_rdata_1;
  wire [31:0] _INT_PRF_io_rdata_2;
  wire [31:0] _INT_PRF_io_rdata_3;
  wire [31:0] _INT_PRF_io_rdata_4;
  wire [31:0] _INT_PRF_io_rdata_5;
  wire [31:0] _INT_PRF_io_rdata_6;
  wire [31:0] _INT_PRF_io_rdata_7;
  wire        _MEM_RS_io_RF_inputs_3_valid;
  wire        _MEM_RS_io_RF_inputs_3_bits_ready_bits_RS1_ready;
  wire        _MEM_RS_io_RF_inputs_3_bits_ready_bits_RS2_ready;
  wire [6:0]  _MEM_RS_io_RF_inputs_3_bits_RD;
  wire        _MEM_RS_io_RF_inputs_3_bits_RD_valid;
  wire [6:0]  _MEM_RS_io_RF_inputs_3_bits_RS1;
  wire        _MEM_RS_io_RF_inputs_3_bits_RS1_valid;
  wire [6:0]  _MEM_RS_io_RF_inputs_3_bits_RS2;
  wire        _MEM_RS_io_RF_inputs_3_bits_RS2_valid;
  wire [20:0] _MEM_RS_io_RF_inputs_3_bits_IMM;
  wire [2:0]  _MEM_RS_io_RF_inputs_3_bits_FUNCT3;
  wire [1:0]  _MEM_RS_io_RF_inputs_3_bits_packet_index;
  wire [5:0]  _MEM_RS_io_RF_inputs_3_bits_ROB_index;
  wire [4:0]  _MEM_RS_io_RF_inputs_3_bits_instructionType;
  wire [1:0]  _MEM_RS_io_RF_inputs_3_bits_portID;
  wire [1:0]  _MEM_RS_io_RF_inputs_3_bits_RS_type;
  wire        _MEM_RS_io_RF_inputs_3_bits_needs_ALU;
  wire        _MEM_RS_io_RF_inputs_3_bits_needs_branch_unit;
  wire        _MEM_RS_io_RF_inputs_3_bits_needs_CSRs;
  wire        _MEM_RS_io_RF_inputs_3_bits_SUBTRACT;
  wire        _MEM_RS_io_RF_inputs_3_bits_MULTIPLY;
  wire        _MEM_RS_io_RF_inputs_3_bits_IS_IMM;
  wire        _MEM_RS_io_RF_inputs_3_bits_is_load;
  wire        _MEM_RS_io_RF_inputs_3_bits_is_store;
  wire        _INT_RS_io_RF_inputs_0_valid;
  wire        _INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RD;
  wire        _INT_RS_io_RF_inputs_0_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RS1;
  wire        _INT_RS_io_RF_inputs_0_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_0_bits_RS2;
  wire        _INT_RS_io_RF_inputs_0_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_0_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_0_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_0_bits_ROB_index;
  wire [4:0]  _INT_RS_io_RF_inputs_0_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_0_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_0_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_0_bits_IS_IMM;
  wire        _INT_RS_io_RF_inputs_0_bits_is_load;
  wire        _INT_RS_io_RF_inputs_0_bits_is_store;
  wire        _INT_RS_io_RF_inputs_1_valid;
  wire        _INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RD;
  wire        _INT_RS_io_RF_inputs_1_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RS1;
  wire        _INT_RS_io_RF_inputs_1_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_1_bits_RS2;
  wire        _INT_RS_io_RF_inputs_1_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_1_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_1_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_1_bits_ROB_index;
  wire [4:0]  _INT_RS_io_RF_inputs_1_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_1_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_1_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_1_bits_IS_IMM;
  wire        _INT_RS_io_RF_inputs_1_bits_is_load;
  wire        _INT_RS_io_RF_inputs_1_bits_is_store;
  wire        _INT_RS_io_RF_inputs_2_valid;
  wire        _INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready;
  wire        _INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RD;
  wire        _INT_RS_io_RF_inputs_2_bits_RD_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RS1;
  wire        _INT_RS_io_RF_inputs_2_bits_RS1_valid;
  wire [6:0]  _INT_RS_io_RF_inputs_2_bits_RS2;
  wire        _INT_RS_io_RF_inputs_2_bits_RS2_valid;
  wire [20:0] _INT_RS_io_RF_inputs_2_bits_IMM;
  wire [2:0]  _INT_RS_io_RF_inputs_2_bits_FUNCT3;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_packet_index;
  wire [5:0]  _INT_RS_io_RF_inputs_2_bits_ROB_index;
  wire [4:0]  _INT_RS_io_RF_inputs_2_bits_instructionType;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_portID;
  wire [1:0]  _INT_RS_io_RF_inputs_2_bits_RS_type;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_ALU;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_branch_unit;
  wire        _INT_RS_io_RF_inputs_2_bits_needs_CSRs;
  wire        _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
  wire        _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
  wire        _INT_RS_io_RF_inputs_2_bits_IS_IMM;
  wire        _INT_RS_io_RF_inputs_2_bits_is_load;
  wire        _INT_RS_io_RF_inputs_2_bits_is_store;
  reg         read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_0_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_0_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_0_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_0_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_0_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_0_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_0_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_0_decoded_instruction_REG_IS_IMM;
  reg         read_decoded_instructions_0_decoded_instruction_REG_is_load;
  reg         read_decoded_instructions_0_decoded_instruction_REG_is_store;
  reg         read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_1_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_1_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_1_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_1_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_1_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_1_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_1_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_1_decoded_instruction_REG_IS_IMM;
  reg         read_decoded_instructions_1_decoded_instruction_REG_is_load;
  reg         read_decoded_instructions_1_decoded_instruction_REG_is_store;
  reg         read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_2_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_2_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_2_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_2_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_2_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_2_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_2_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_2_decoded_instruction_REG_IS_IMM;
  reg         read_decoded_instructions_2_decoded_instruction_REG_is_load;
  reg         read_decoded_instructions_2_decoded_instruction_REG_is_store;
  reg         read_decoded_instructions_3_decoded_instruction_REG_ready_bits_RS1_ready;
  reg         read_decoded_instructions_3_decoded_instruction_REG_ready_bits_RS2_ready;
  reg  [6:0]  read_decoded_instructions_3_decoded_instruction_REG_RD;
  reg         read_decoded_instructions_3_decoded_instruction_REG_RD_valid;
  reg  [6:0]  read_decoded_instructions_3_decoded_instruction_REG_RS1;
  reg         read_decoded_instructions_3_decoded_instruction_REG_RS1_valid;
  reg  [6:0]  read_decoded_instructions_3_decoded_instruction_REG_RS2;
  reg         read_decoded_instructions_3_decoded_instruction_REG_RS2_valid;
  reg  [20:0] read_decoded_instructions_3_decoded_instruction_REG_IMM;
  reg  [2:0]  read_decoded_instructions_3_decoded_instruction_REG_FUNCT3;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_packet_index;
  reg  [5:0]  read_decoded_instructions_3_decoded_instruction_REG_ROB_index;
  reg  [4:0]  read_decoded_instructions_3_decoded_instruction_REG_instructionType;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_portID;
  reg  [1:0]  read_decoded_instructions_3_decoded_instruction_REG_RS_type;
  reg         read_decoded_instructions_3_decoded_instruction_REG_needs_ALU;
  reg         read_decoded_instructions_3_decoded_instruction_REG_needs_branch_unit;
  reg         read_decoded_instructions_3_decoded_instruction_REG_needs_CSRs;
  reg         read_decoded_instructions_3_decoded_instruction_REG_SUBTRACT;
  reg         read_decoded_instructions_3_decoded_instruction_REG_MULTIPLY;
  reg         read_decoded_instructions_3_decoded_instruction_REG_IS_IMM;
  reg         read_decoded_instructions_3_decoded_instruction_REG_is_load;
  reg         read_decoded_instructions_3_decoded_instruction_REG_is_store;
  reg         FU0_io_FU_input_valid_REG;
  reg         FU1_io_FU_input_valid_REG;
  reg         FU2_io_FU_input_valid_REG;
  reg         FU3_io_FU_input_valid_REG;
  always @(posedge clock) begin
    read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready;
    read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready;
    read_decoded_instructions_0_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_0_bits_RD;
    read_decoded_instructions_0_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_0_bits_RD_valid;
    read_decoded_instructions_0_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_0_bits_RS1;
    read_decoded_instructions_0_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_0_bits_RS1_valid;
    read_decoded_instructions_0_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_0_bits_RS2;
    read_decoded_instructions_0_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_0_bits_RS2_valid;
    read_decoded_instructions_0_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_0_bits_FUNCT3;
    read_decoded_instructions_0_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_0_bits_packet_index;
    read_decoded_instructions_0_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_0_bits_ROB_index;
    read_decoded_instructions_0_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_0_bits_instructionType;
    read_decoded_instructions_0_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_0_bits_portID;
    read_decoded_instructions_0_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_0_bits_RS_type;
    read_decoded_instructions_0_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_0_bits_needs_ALU;
    read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_0_bits_needs_branch_unit;
    read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_0_bits_needs_CSRs;
    read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_0_bits_SUBTRACT;
    read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_0_bits_MULTIPLY;
    read_decoded_instructions_0_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_0_bits_IS_IMM;
    read_decoded_instructions_0_decoded_instruction_REG_is_load <=
      _INT_RS_io_RF_inputs_0_bits_is_load;
    read_decoded_instructions_0_decoded_instruction_REG_is_store <=
      _INT_RS_io_RF_inputs_0_bits_is_store;
    read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready;
    read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready;
    read_decoded_instructions_1_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_1_bits_RD;
    read_decoded_instructions_1_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_1_bits_RD_valid;
    read_decoded_instructions_1_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_1_bits_RS1;
    read_decoded_instructions_1_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_1_bits_RS1_valid;
    read_decoded_instructions_1_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_1_bits_RS2;
    read_decoded_instructions_1_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_1_bits_RS2_valid;
    read_decoded_instructions_1_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_1_bits_FUNCT3;
    read_decoded_instructions_1_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_1_bits_packet_index;
    read_decoded_instructions_1_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_1_bits_ROB_index;
    read_decoded_instructions_1_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_1_bits_instructionType;
    read_decoded_instructions_1_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_1_bits_portID;
    read_decoded_instructions_1_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_1_bits_RS_type;
    read_decoded_instructions_1_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_1_bits_needs_ALU;
    read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_1_bits_needs_branch_unit;
    read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_1_bits_needs_CSRs;
    read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_1_bits_SUBTRACT;
    read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_1_bits_MULTIPLY;
    read_decoded_instructions_1_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_1_bits_IS_IMM;
    read_decoded_instructions_1_decoded_instruction_REG_is_load <=
      _INT_RS_io_RF_inputs_1_bits_is_load;
    read_decoded_instructions_1_decoded_instruction_REG_is_store <=
      _INT_RS_io_RF_inputs_1_bits_is_store;
    read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready <=
      _INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready;
    read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready <=
      _INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready;
    read_decoded_instructions_2_decoded_instruction_REG_RD <=
      _INT_RS_io_RF_inputs_2_bits_RD;
    read_decoded_instructions_2_decoded_instruction_REG_RD_valid <=
      _INT_RS_io_RF_inputs_2_bits_RD_valid;
    read_decoded_instructions_2_decoded_instruction_REG_RS1 <=
      _INT_RS_io_RF_inputs_2_bits_RS1;
    read_decoded_instructions_2_decoded_instruction_REG_RS1_valid <=
      _INT_RS_io_RF_inputs_2_bits_RS1_valid;
    read_decoded_instructions_2_decoded_instruction_REG_RS2 <=
      _INT_RS_io_RF_inputs_2_bits_RS2;
    read_decoded_instructions_2_decoded_instruction_REG_RS2_valid <=
      _INT_RS_io_RF_inputs_2_bits_RS2_valid;
    read_decoded_instructions_2_decoded_instruction_REG_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_FUNCT3 <=
      _INT_RS_io_RF_inputs_2_bits_FUNCT3;
    read_decoded_instructions_2_decoded_instruction_REG_packet_index <=
      _INT_RS_io_RF_inputs_2_bits_packet_index;
    read_decoded_instructions_2_decoded_instruction_REG_ROB_index <=
      _INT_RS_io_RF_inputs_2_bits_ROB_index;
    read_decoded_instructions_2_decoded_instruction_REG_instructionType <=
      _INT_RS_io_RF_inputs_2_bits_instructionType;
    read_decoded_instructions_2_decoded_instruction_REG_portID <=
      _INT_RS_io_RF_inputs_2_bits_portID;
    read_decoded_instructions_2_decoded_instruction_REG_RS_type <=
      _INT_RS_io_RF_inputs_2_bits_RS_type;
    read_decoded_instructions_2_decoded_instruction_REG_needs_ALU <=
      _INT_RS_io_RF_inputs_2_bits_needs_ALU;
    read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit <=
      _INT_RS_io_RF_inputs_2_bits_needs_branch_unit;
    read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs <=
      _INT_RS_io_RF_inputs_2_bits_needs_CSRs;
    read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT <=
      _INT_RS_io_RF_inputs_2_bits_SUBTRACT;
    read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY <=
      _INT_RS_io_RF_inputs_2_bits_MULTIPLY;
    read_decoded_instructions_2_decoded_instruction_REG_IS_IMM <=
      _INT_RS_io_RF_inputs_2_bits_IS_IMM;
    read_decoded_instructions_2_decoded_instruction_REG_is_load <=
      _INT_RS_io_RF_inputs_2_bits_is_load;
    read_decoded_instructions_2_decoded_instruction_REG_is_store <=
      _INT_RS_io_RF_inputs_2_bits_is_store;
    read_decoded_instructions_3_decoded_instruction_REG_ready_bits_RS1_ready <=
      _MEM_RS_io_RF_inputs_3_bits_ready_bits_RS1_ready;
    read_decoded_instructions_3_decoded_instruction_REG_ready_bits_RS2_ready <=
      _MEM_RS_io_RF_inputs_3_bits_ready_bits_RS2_ready;
    read_decoded_instructions_3_decoded_instruction_REG_RD <=
      _MEM_RS_io_RF_inputs_3_bits_RD;
    read_decoded_instructions_3_decoded_instruction_REG_RD_valid <=
      _MEM_RS_io_RF_inputs_3_bits_RD_valid;
    read_decoded_instructions_3_decoded_instruction_REG_RS1 <=
      _MEM_RS_io_RF_inputs_3_bits_RS1;
    read_decoded_instructions_3_decoded_instruction_REG_RS1_valid <=
      _MEM_RS_io_RF_inputs_3_bits_RS1_valid;
    read_decoded_instructions_3_decoded_instruction_REG_RS2 <=
      _MEM_RS_io_RF_inputs_3_bits_RS2;
    read_decoded_instructions_3_decoded_instruction_REG_RS2_valid <=
      _MEM_RS_io_RF_inputs_3_bits_RS2_valid;
    read_decoded_instructions_3_decoded_instruction_REG_IMM <=
      _MEM_RS_io_RF_inputs_3_bits_IMM;
    read_decoded_instructions_3_decoded_instruction_REG_FUNCT3 <=
      _MEM_RS_io_RF_inputs_3_bits_FUNCT3;
    read_decoded_instructions_3_decoded_instruction_REG_packet_index <=
      _MEM_RS_io_RF_inputs_3_bits_packet_index;
    read_decoded_instructions_3_decoded_instruction_REG_ROB_index <=
      _MEM_RS_io_RF_inputs_3_bits_ROB_index;
    read_decoded_instructions_3_decoded_instruction_REG_instructionType <=
      _MEM_RS_io_RF_inputs_3_bits_instructionType;
    read_decoded_instructions_3_decoded_instruction_REG_portID <=
      _MEM_RS_io_RF_inputs_3_bits_portID;
    read_decoded_instructions_3_decoded_instruction_REG_RS_type <=
      _MEM_RS_io_RF_inputs_3_bits_RS_type;
    read_decoded_instructions_3_decoded_instruction_REG_needs_ALU <=
      _MEM_RS_io_RF_inputs_3_bits_needs_ALU;
    read_decoded_instructions_3_decoded_instruction_REG_needs_branch_unit <=
      _MEM_RS_io_RF_inputs_3_bits_needs_branch_unit;
    read_decoded_instructions_3_decoded_instruction_REG_needs_CSRs <=
      _MEM_RS_io_RF_inputs_3_bits_needs_CSRs;
    read_decoded_instructions_3_decoded_instruction_REG_SUBTRACT <=
      _MEM_RS_io_RF_inputs_3_bits_SUBTRACT;
    read_decoded_instructions_3_decoded_instruction_REG_MULTIPLY <=
      _MEM_RS_io_RF_inputs_3_bits_MULTIPLY;
    read_decoded_instructions_3_decoded_instruction_REG_IS_IMM <=
      _MEM_RS_io_RF_inputs_3_bits_IS_IMM;
    read_decoded_instructions_3_decoded_instruction_REG_is_load <=
      _MEM_RS_io_RF_inputs_3_bits_is_load;
    read_decoded_instructions_3_decoded_instruction_REG_is_store <=
      _MEM_RS_io_RF_inputs_3_bits_is_store;
    FU0_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_0_valid;
    FU1_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_1_valid;
    FU2_io_FU_input_valid_REG <= _INT_RS_io_RF_inputs_2_valid;
    FU3_io_FU_input_valid_REG <= _MEM_RS_io_RF_inputs_3_valid;
  end // always @(posedge)
  RS INT_RS (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_flush                                      (io_flush),
    .io_backend_packet_0_ready                     (io_INTRS_ready_0),
    .io_backend_packet_0_valid
      (io_backend_packet_bits_decoded_instruction_0_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_0 & io_backend_packet_valid),
    .io_backend_packet_0_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_backend_packet_0_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_backend_packet_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_0_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_0_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_0_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_0_bits_portID
      (io_backend_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_0_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_0_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_0_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_0_IS_IMM),
    .io_backend_packet_0_bits_is_load
      (io_backend_packet_bits_decoded_instruction_0_is_load),
    .io_backend_packet_0_bits_is_store
      (io_backend_packet_bits_decoded_instruction_0_is_store),
    .io_backend_packet_1_ready                     (io_INTRS_ready_1),
    .io_backend_packet_1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_1 & io_backend_packet_valid),
    .io_backend_packet_1_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_backend_packet_1_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_backend_packet_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_1_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_1_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_1_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_1_bits_portID
      (io_backend_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_1_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_1_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_1_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_1_IS_IMM),
    .io_backend_packet_1_bits_is_load
      (io_backend_packet_bits_decoded_instruction_1_is_load),
    .io_backend_packet_1_bits_is_store
      (io_backend_packet_bits_decoded_instruction_1_is_store),
    .io_backend_packet_2_ready                     (io_INTRS_ready_2),
    .io_backend_packet_2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_2 & io_backend_packet_valid),
    .io_backend_packet_2_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_backend_packet_2_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_backend_packet_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_2_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_2_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_2_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_2_bits_portID
      (io_backend_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_2_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_2_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_2_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_2_IS_IMM),
    .io_backend_packet_2_bits_is_load
      (io_backend_packet_bits_decoded_instruction_2_is_load),
    .io_backend_packet_2_bits_is_store
      (io_backend_packet_bits_decoded_instruction_2_is_store),
    .io_backend_packet_3_ready                     (io_INTRS_ready_3),
    .io_backend_packet_3_valid
      (io_backend_packet_bits_decoded_instruction_3_RS_type == 2'h0
       & io_backend_packet_bits_valid_bits_3 & io_backend_packet_valid),
    .io_backend_packet_3_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_backend_packet_3_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_backend_packet_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_3_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_3_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_3_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_3_bits_portID
      (io_backend_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_3_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_3_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_3_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_3_IS_IMM),
    .io_backend_packet_3_bits_is_load
      (io_backend_packet_bits_decoded_instruction_3_is_load),
    .io_backend_packet_3_bits_is_store
      (io_backend_packet_bits_decoded_instruction_3_is_store),
    .io_FU_outputs_0_valid                         (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                       (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_valid                 (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_valid                         (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                       (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_valid                 (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_valid                         (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                       (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_valid                 (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_3_valid                         (_FU3_io_FU_output_valid),
    .io_FU_outputs_3_bits_RD                       (_FU3_io_FU_output_bits_RD),
    .io_FU_outputs_3_bits_RD_valid                 (_FU3_io_FU_output_bits_RD_valid),
    .io_RF_inputs_0_valid                          (_INT_RS_io_RF_inputs_0_valid),
    .io_RF_inputs_0_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_0_bits_ready_bits_RS1_ready),
    .io_RF_inputs_0_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_0_bits_ready_bits_RS2_ready),
    .io_RF_inputs_0_bits_RD                        (_INT_RS_io_RF_inputs_0_bits_RD),
    .io_RF_inputs_0_bits_RD_valid                  (_INT_RS_io_RF_inputs_0_bits_RD_valid),
    .io_RF_inputs_0_bits_RS1                       (_INT_RS_io_RF_inputs_0_bits_RS1),
    .io_RF_inputs_0_bits_RS1_valid
      (_INT_RS_io_RF_inputs_0_bits_RS1_valid),
    .io_RF_inputs_0_bits_RS2                       (_INT_RS_io_RF_inputs_0_bits_RS2),
    .io_RF_inputs_0_bits_RS2_valid
      (_INT_RS_io_RF_inputs_0_bits_RS2_valid),
    .io_RF_inputs_0_bits_IMM                       (_INT_RS_io_RF_inputs_0_bits_IMM),
    .io_RF_inputs_0_bits_FUNCT3                    (_INT_RS_io_RF_inputs_0_bits_FUNCT3),
    .io_RF_inputs_0_bits_packet_index
      (_INT_RS_io_RF_inputs_0_bits_packet_index),
    .io_RF_inputs_0_bits_ROB_index
      (_INT_RS_io_RF_inputs_0_bits_ROB_index),
    .io_RF_inputs_0_bits_instructionType
      (_INT_RS_io_RF_inputs_0_bits_instructionType),
    .io_RF_inputs_0_bits_portID                    (_INT_RS_io_RF_inputs_0_bits_portID),
    .io_RF_inputs_0_bits_RS_type                   (_INT_RS_io_RF_inputs_0_bits_RS_type),
    .io_RF_inputs_0_bits_needs_ALU
      (_INT_RS_io_RF_inputs_0_bits_needs_ALU),
    .io_RF_inputs_0_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_0_bits_needs_branch_unit),
    .io_RF_inputs_0_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_0_bits_needs_CSRs),
    .io_RF_inputs_0_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_0_bits_SUBTRACT),
    .io_RF_inputs_0_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_0_bits_MULTIPLY),
    .io_RF_inputs_0_bits_IS_IMM                    (_INT_RS_io_RF_inputs_0_bits_IS_IMM),
    .io_RF_inputs_0_bits_is_load                   (_INT_RS_io_RF_inputs_0_bits_is_load),
    .io_RF_inputs_0_bits_is_store                  (_INT_RS_io_RF_inputs_0_bits_is_store),
    .io_RF_inputs_1_valid                          (_INT_RS_io_RF_inputs_1_valid),
    .io_RF_inputs_1_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_1_bits_ready_bits_RS1_ready),
    .io_RF_inputs_1_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_1_bits_ready_bits_RS2_ready),
    .io_RF_inputs_1_bits_RD                        (_INT_RS_io_RF_inputs_1_bits_RD),
    .io_RF_inputs_1_bits_RD_valid                  (_INT_RS_io_RF_inputs_1_bits_RD_valid),
    .io_RF_inputs_1_bits_RS1                       (_INT_RS_io_RF_inputs_1_bits_RS1),
    .io_RF_inputs_1_bits_RS1_valid
      (_INT_RS_io_RF_inputs_1_bits_RS1_valid),
    .io_RF_inputs_1_bits_RS2                       (_INT_RS_io_RF_inputs_1_bits_RS2),
    .io_RF_inputs_1_bits_RS2_valid
      (_INT_RS_io_RF_inputs_1_bits_RS2_valid),
    .io_RF_inputs_1_bits_IMM                       (_INT_RS_io_RF_inputs_1_bits_IMM),
    .io_RF_inputs_1_bits_FUNCT3                    (_INT_RS_io_RF_inputs_1_bits_FUNCT3),
    .io_RF_inputs_1_bits_packet_index
      (_INT_RS_io_RF_inputs_1_bits_packet_index),
    .io_RF_inputs_1_bits_ROB_index
      (_INT_RS_io_RF_inputs_1_bits_ROB_index),
    .io_RF_inputs_1_bits_instructionType
      (_INT_RS_io_RF_inputs_1_bits_instructionType),
    .io_RF_inputs_1_bits_portID                    (_INT_RS_io_RF_inputs_1_bits_portID),
    .io_RF_inputs_1_bits_RS_type                   (_INT_RS_io_RF_inputs_1_bits_RS_type),
    .io_RF_inputs_1_bits_needs_ALU
      (_INT_RS_io_RF_inputs_1_bits_needs_ALU),
    .io_RF_inputs_1_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_1_bits_needs_branch_unit),
    .io_RF_inputs_1_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_1_bits_needs_CSRs),
    .io_RF_inputs_1_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_1_bits_SUBTRACT),
    .io_RF_inputs_1_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_1_bits_MULTIPLY),
    .io_RF_inputs_1_bits_IS_IMM                    (_INT_RS_io_RF_inputs_1_bits_IS_IMM),
    .io_RF_inputs_1_bits_is_load                   (_INT_RS_io_RF_inputs_1_bits_is_load),
    .io_RF_inputs_1_bits_is_store                  (_INT_RS_io_RF_inputs_1_bits_is_store),
    .io_RF_inputs_2_valid                          (_INT_RS_io_RF_inputs_2_valid),
    .io_RF_inputs_2_bits_ready_bits_RS1_ready
      (_INT_RS_io_RF_inputs_2_bits_ready_bits_RS1_ready),
    .io_RF_inputs_2_bits_ready_bits_RS2_ready
      (_INT_RS_io_RF_inputs_2_bits_ready_bits_RS2_ready),
    .io_RF_inputs_2_bits_RD                        (_INT_RS_io_RF_inputs_2_bits_RD),
    .io_RF_inputs_2_bits_RD_valid                  (_INT_RS_io_RF_inputs_2_bits_RD_valid),
    .io_RF_inputs_2_bits_RS1                       (_INT_RS_io_RF_inputs_2_bits_RS1),
    .io_RF_inputs_2_bits_RS1_valid
      (_INT_RS_io_RF_inputs_2_bits_RS1_valid),
    .io_RF_inputs_2_bits_RS2                       (_INT_RS_io_RF_inputs_2_bits_RS2),
    .io_RF_inputs_2_bits_RS2_valid
      (_INT_RS_io_RF_inputs_2_bits_RS2_valid),
    .io_RF_inputs_2_bits_IMM                       (_INT_RS_io_RF_inputs_2_bits_IMM),
    .io_RF_inputs_2_bits_FUNCT3                    (_INT_RS_io_RF_inputs_2_bits_FUNCT3),
    .io_RF_inputs_2_bits_packet_index
      (_INT_RS_io_RF_inputs_2_bits_packet_index),
    .io_RF_inputs_2_bits_ROB_index
      (_INT_RS_io_RF_inputs_2_bits_ROB_index),
    .io_RF_inputs_2_bits_instructionType
      (_INT_RS_io_RF_inputs_2_bits_instructionType),
    .io_RF_inputs_2_bits_portID                    (_INT_RS_io_RF_inputs_2_bits_portID),
    .io_RF_inputs_2_bits_RS_type                   (_INT_RS_io_RF_inputs_2_bits_RS_type),
    .io_RF_inputs_2_bits_needs_ALU
      (_INT_RS_io_RF_inputs_2_bits_needs_ALU),
    .io_RF_inputs_2_bits_needs_branch_unit
      (_INT_RS_io_RF_inputs_2_bits_needs_branch_unit),
    .io_RF_inputs_2_bits_needs_CSRs
      (_INT_RS_io_RF_inputs_2_bits_needs_CSRs),
    .io_RF_inputs_2_bits_SUBTRACT                  (_INT_RS_io_RF_inputs_2_bits_SUBTRACT),
    .io_RF_inputs_2_bits_MULTIPLY                  (_INT_RS_io_RF_inputs_2_bits_MULTIPLY),
    .io_RF_inputs_2_bits_IS_IMM                    (_INT_RS_io_RF_inputs_2_bits_IS_IMM),
    .io_RF_inputs_2_bits_is_load                   (_INT_RS_io_RF_inputs_2_bits_is_load),
    .io_RF_inputs_2_bits_is_store                  (_INT_RS_io_RF_inputs_2_bits_is_store)
  );
  MEMRS MEM_RS (
    .clock                                         (clock),
    .reset                                         (reset),
    .io_flush                                      (io_flush),
    .io_backend_packet_0_ready                     (io_MEMRS_ready_0),
    .io_backend_packet_0_valid
      (io_backend_packet_bits_decoded_instruction_0_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_0 & io_backend_packet_valid),
    .io_backend_packet_0_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_backend_packet_0_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_backend_packet_0_bits_RD
      (io_backend_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_0_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_0_bits_RS1
      (io_backend_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_0_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_0_bits_RS2
      (io_backend_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_0_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_0_bits_IMM
      (io_backend_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_0_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_0_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_0_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_0_ROB_index),
    .io_backend_packet_0_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_0_bits_portID
      (io_backend_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_0_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_0_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_0_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_0_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_0_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_0_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_0_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_0_IS_IMM),
    .io_backend_packet_0_bits_is_load
      (io_backend_packet_bits_decoded_instruction_0_is_load),
    .io_backend_packet_0_bits_is_store
      (io_backend_packet_bits_decoded_instruction_0_is_store),
    .io_backend_packet_1_ready                     (io_MEMRS_ready_1),
    .io_backend_packet_1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_1 & io_backend_packet_valid),
    .io_backend_packet_1_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_backend_packet_1_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_backend_packet_1_bits_RD
      (io_backend_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_1_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_1_bits_RS1
      (io_backend_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_1_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_1_bits_RS2
      (io_backend_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_1_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_1_bits_IMM
      (io_backend_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_1_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_1_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_1_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_1_ROB_index),
    .io_backend_packet_1_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_1_bits_portID
      (io_backend_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_1_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_1_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_1_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_1_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_1_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_1_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_1_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_1_IS_IMM),
    .io_backend_packet_1_bits_is_load
      (io_backend_packet_bits_decoded_instruction_1_is_load),
    .io_backend_packet_1_bits_is_store
      (io_backend_packet_bits_decoded_instruction_1_is_store),
    .io_backend_packet_2_ready                     (io_MEMRS_ready_2),
    .io_backend_packet_2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_2 & io_backend_packet_valid),
    .io_backend_packet_2_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_backend_packet_2_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_backend_packet_2_bits_RD
      (io_backend_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_2_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_2_bits_RS1
      (io_backend_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_2_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_2_bits_RS2
      (io_backend_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_2_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_2_bits_IMM
      (io_backend_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_2_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_2_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_2_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_2_ROB_index),
    .io_backend_packet_2_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_2_bits_portID
      (io_backend_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_2_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_2_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_2_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_2_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_2_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_2_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_2_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_2_IS_IMM),
    .io_backend_packet_2_bits_is_load
      (io_backend_packet_bits_decoded_instruction_2_is_load),
    .io_backend_packet_2_bits_is_store
      (io_backend_packet_bits_decoded_instruction_2_is_store),
    .io_backend_packet_3_ready                     (io_MEMRS_ready_3),
    .io_backend_packet_3_valid
      (io_backend_packet_bits_decoded_instruction_3_RS_type == 2'h1
       & io_backend_packet_bits_valid_bits_3 & io_backend_packet_valid),
    .io_backend_packet_3_bits_ready_bits_RS1_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_backend_packet_3_bits_ready_bits_RS2_ready
      (io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_backend_packet_3_bits_RD
      (io_backend_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_3_bits_RD_valid
      (io_backend_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_3_bits_RS1
      (io_backend_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_3_bits_RS1_valid
      (io_backend_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_3_bits_RS2
      (io_backend_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_3_bits_RS2_valid
      (io_backend_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_3_bits_IMM
      (io_backend_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_3_bits_FUNCT3
      (io_backend_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_3_bits_packet_index
      (io_backend_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_3_bits_ROB_index
      (io_backend_packet_bits_decoded_instruction_3_ROB_index),
    .io_backend_packet_3_bits_instructionType
      (io_backend_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_3_bits_portID
      (io_backend_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_3_bits_RS_type
      (io_backend_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_3_bits_needs_ALU
      (io_backend_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_3_bits_needs_branch_unit
      (io_backend_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_3_bits_needs_CSRs
      (io_backend_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_3_bits_SUBTRACT
      (io_backend_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_3_bits_MULTIPLY
      (io_backend_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_3_bits_IS_IMM
      (io_backend_packet_bits_decoded_instruction_3_IS_IMM),
    .io_backend_packet_3_bits_is_load
      (io_backend_packet_bits_decoded_instruction_3_is_load),
    .io_backend_packet_3_bits_is_store
      (io_backend_packet_bits_decoded_instruction_3_is_store),
    .io_fetch_PC                                   (io_fetch_PC),
    .io_FU_outputs_0_valid                         (_FU0_io_FU_output_valid),
    .io_FU_outputs_0_bits_RD                       (_FU0_io_FU_output_bits_RD),
    .io_FU_outputs_0_bits_RD_valid                 (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_outputs_1_valid                         (_FU1_io_FU_output_valid),
    .io_FU_outputs_1_bits_RD                       (_FU1_io_FU_output_bits_RD),
    .io_FU_outputs_1_bits_RD_valid                 (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_outputs_2_valid                         (_FU2_io_FU_output_valid),
    .io_FU_outputs_2_bits_RD                       (_FU2_io_FU_output_bits_RD),
    .io_FU_outputs_2_bits_RD_valid                 (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_outputs_3_valid                         (_FU3_io_FU_output_valid),
    .io_FU_outputs_3_bits_RD                       (_FU3_io_FU_output_bits_RD),
    .io_FU_outputs_3_bits_RD_valid                 (_FU3_io_FU_output_bits_RD_valid),
    .io_commit_valid                               (io_commit_valid),
    .io_commit_bits_ROB_index                      (io_commit_bits_ROB_index),
    .io_commit_bits_fetch_packet_index             (io_commit_bits_fetch_packet_index),
    .io_RF_inputs_3_valid                          (_MEM_RS_io_RF_inputs_3_valid),
    .io_RF_inputs_3_bits_ready_bits_RS1_ready
      (_MEM_RS_io_RF_inputs_3_bits_ready_bits_RS1_ready),
    .io_RF_inputs_3_bits_ready_bits_RS2_ready
      (_MEM_RS_io_RF_inputs_3_bits_ready_bits_RS2_ready),
    .io_RF_inputs_3_bits_RD                        (_MEM_RS_io_RF_inputs_3_bits_RD),
    .io_RF_inputs_3_bits_RD_valid                  (_MEM_RS_io_RF_inputs_3_bits_RD_valid),
    .io_RF_inputs_3_bits_RS1                       (_MEM_RS_io_RF_inputs_3_bits_RS1),
    .io_RF_inputs_3_bits_RS1_valid
      (_MEM_RS_io_RF_inputs_3_bits_RS1_valid),
    .io_RF_inputs_3_bits_RS2                       (_MEM_RS_io_RF_inputs_3_bits_RS2),
    .io_RF_inputs_3_bits_RS2_valid
      (_MEM_RS_io_RF_inputs_3_bits_RS2_valid),
    .io_RF_inputs_3_bits_IMM                       (_MEM_RS_io_RF_inputs_3_bits_IMM),
    .io_RF_inputs_3_bits_FUNCT3                    (_MEM_RS_io_RF_inputs_3_bits_FUNCT3),
    .io_RF_inputs_3_bits_packet_index
      (_MEM_RS_io_RF_inputs_3_bits_packet_index),
    .io_RF_inputs_3_bits_ROB_index
      (_MEM_RS_io_RF_inputs_3_bits_ROB_index),
    .io_RF_inputs_3_bits_instructionType
      (_MEM_RS_io_RF_inputs_3_bits_instructionType),
    .io_RF_inputs_3_bits_portID                    (_MEM_RS_io_RF_inputs_3_bits_portID),
    .io_RF_inputs_3_bits_RS_type                   (_MEM_RS_io_RF_inputs_3_bits_RS_type),
    .io_RF_inputs_3_bits_needs_ALU
      (_MEM_RS_io_RF_inputs_3_bits_needs_ALU),
    .io_RF_inputs_3_bits_needs_branch_unit
      (_MEM_RS_io_RF_inputs_3_bits_needs_branch_unit),
    .io_RF_inputs_3_bits_needs_CSRs
      (_MEM_RS_io_RF_inputs_3_bits_needs_CSRs),
    .io_RF_inputs_3_bits_SUBTRACT                  (_MEM_RS_io_RF_inputs_3_bits_SUBTRACT),
    .io_RF_inputs_3_bits_MULTIPLY                  (_MEM_RS_io_RF_inputs_3_bits_MULTIPLY),
    .io_RF_inputs_3_bits_IS_IMM                    (_MEM_RS_io_RF_inputs_3_bits_IS_IMM),
    .io_RF_inputs_3_bits_is_load                   (_MEM_RS_io_RF_inputs_3_bits_is_load),
    .io_RF_inputs_3_bits_is_store                  (_MEM_RS_io_RF_inputs_3_bits_is_store)
  );
  sim_nReadmWrite INT_PRF (
    .clock      (clock),
    .io_raddr_0 (_INT_RS_io_RF_inputs_0_bits_RS1[5:0]),
    .io_raddr_1 (_INT_RS_io_RF_inputs_0_bits_RS2[5:0]),
    .io_raddr_2 (_INT_RS_io_RF_inputs_1_bits_RS1[5:0]),
    .io_raddr_3 (_INT_RS_io_RF_inputs_1_bits_RS2[5:0]),
    .io_raddr_4 (_INT_RS_io_RF_inputs_2_bits_RS1[5:0]),
    .io_raddr_5 (_INT_RS_io_RF_inputs_2_bits_RS2[5:0]),
    .io_raddr_6 (_MEM_RS_io_RF_inputs_3_bits_RS1[5:0]),
    .io_raddr_7 (_MEM_RS_io_RF_inputs_3_bits_RS2[5:0]),
    .io_rdata_0 (_INT_PRF_io_rdata_0),
    .io_rdata_1 (_INT_PRF_io_rdata_1),
    .io_rdata_2 (_INT_PRF_io_rdata_2),
    .io_rdata_3 (_INT_PRF_io_rdata_3),
    .io_rdata_4 (_INT_PRF_io_rdata_4),
    .io_rdata_5 (_INT_PRF_io_rdata_5),
    .io_rdata_6 (_INT_PRF_io_rdata_6),
    .io_rdata_7 (_INT_PRF_io_rdata_7),
    .io_waddr_0 (_FU0_io_FU_output_bits_RD[5:0]),
    .io_waddr_1 (_FU1_io_FU_output_bits_RD[5:0]),
    .io_waddr_2 (_FU2_io_FU_output_bits_RD[5:0]),
    .io_waddr_3 (_FU3_io_FU_output_bits_RD[5:0]),
    .io_wen_0   (_FU0_io_FU_output_valid & _FU0_io_FU_output_bits_RD_valid),
    .io_wen_1   (_FU1_io_FU_output_valid & _FU1_io_FU_output_bits_RD_valid),
    .io_wen_2   (_FU2_io_FU_output_valid & _FU2_io_FU_output_bits_RD_valid),
    .io_wen_3   (_FU3_io_FU_output_valid & _FU3_io_FU_output_bits_RD_valid),
    .io_wdata_0 (_FU0_io_FU_output_bits_RD_data),
    .io_wdata_1 (_FU1_io_FU_output_bits_RD_data),
    .io_wdata_2 (_FU2_io_FU_output_bits_RD_data),
    .io_wdata_3 (_FU3_io_FU_output_bits_RD_data)
  );
  FU FU0 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU0_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_0_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_0_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_0_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_0_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_0_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_0_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_0_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_0_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_0_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_0_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_0_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_0_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_0_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_0_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_0_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_0_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_0_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_is_load
      (read_decoded_instructions_0_decoded_instruction_REG_is_load),
    .io_FU_input_bits_decoded_instruction_is_store
      (read_decoded_instructions_0_decoded_instruction_REG_is_store),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_0),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_1),
    .io_FU_input_bits_fetch_PC                                 (io_PC_file_exec_data),
    .io_FU_output_valid                                        (_FU0_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU0_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU0_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU0_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_0_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_0_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_0_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_0_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_0_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_0_bits_fetch_packet_index)
  );
  FU_1 FU1 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU1_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_1_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_1_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_1_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_1_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_1_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_1_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_1_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_1_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_1_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_1_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_1_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_1_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_1_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_1_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_1_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_1_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_1_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_is_load
      (read_decoded_instructions_1_decoded_instruction_REG_is_load),
    .io_FU_input_bits_decoded_instruction_is_store
      (read_decoded_instructions_1_decoded_instruction_REG_is_store),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_2),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_3),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_FU_output_valid                                        (_FU1_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU1_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU1_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU1_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_1_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_1_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_1_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_1_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_1_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_1_bits_fetch_packet_index)
  );
  FU_1 FU2 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU2_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_2_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_2_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_2_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_2_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_2_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_2_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_2_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_2_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_2_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_2_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_2_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_2_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_2_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_2_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_2_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_2_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_2_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_is_load
      (read_decoded_instructions_2_decoded_instruction_REG_is_load),
    .io_FU_input_bits_decoded_instruction_is_store
      (read_decoded_instructions_2_decoded_instruction_REG_is_store),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_4),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_5),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_FU_output_valid                                        (_FU2_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU2_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU2_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU2_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_2_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_2_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_2_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_2_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_2_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_2_bits_fetch_packet_index)
  );
  MEMFU FU3 (
    .clock                                                     (clock),
    .reset                                                     (reset),
    .io_flush                                                  (io_flush),
    .io_FU_input_ready                                         (/* unused */),
    .io_FU_input_valid
      (FU3_io_FU_input_valid_REG),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready
      (read_decoded_instructions_3_decoded_instruction_REG_ready_bits_RS1_ready),
    .io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready
      (read_decoded_instructions_3_decoded_instruction_REG_ready_bits_RS2_ready),
    .io_FU_input_bits_decoded_instruction_RD
      (read_decoded_instructions_3_decoded_instruction_REG_RD),
    .io_FU_input_bits_decoded_instruction_RD_valid
      (read_decoded_instructions_3_decoded_instruction_REG_RD_valid),
    .io_FU_input_bits_decoded_instruction_RS1
      (read_decoded_instructions_3_decoded_instruction_REG_RS1),
    .io_FU_input_bits_decoded_instruction_RS1_valid
      (read_decoded_instructions_3_decoded_instruction_REG_RS1_valid),
    .io_FU_input_bits_decoded_instruction_RS2
      (read_decoded_instructions_3_decoded_instruction_REG_RS2),
    .io_FU_input_bits_decoded_instruction_RS2_valid
      (read_decoded_instructions_3_decoded_instruction_REG_RS2_valid),
    .io_FU_input_bits_decoded_instruction_IMM
      (read_decoded_instructions_3_decoded_instruction_REG_IMM),
    .io_FU_input_bits_decoded_instruction_FUNCT3
      (read_decoded_instructions_3_decoded_instruction_REG_FUNCT3),
    .io_FU_input_bits_decoded_instruction_packet_index
      (read_decoded_instructions_3_decoded_instruction_REG_packet_index),
    .io_FU_input_bits_decoded_instruction_ROB_index
      (read_decoded_instructions_3_decoded_instruction_REG_ROB_index),
    .io_FU_input_bits_decoded_instruction_instructionType
      (read_decoded_instructions_3_decoded_instruction_REG_instructionType),
    .io_FU_input_bits_decoded_instruction_portID
      (read_decoded_instructions_3_decoded_instruction_REG_portID),
    .io_FU_input_bits_decoded_instruction_RS_type
      (read_decoded_instructions_3_decoded_instruction_REG_RS_type),
    .io_FU_input_bits_decoded_instruction_needs_ALU
      (read_decoded_instructions_3_decoded_instruction_REG_needs_ALU),
    .io_FU_input_bits_decoded_instruction_needs_branch_unit
      (read_decoded_instructions_3_decoded_instruction_REG_needs_branch_unit),
    .io_FU_input_bits_decoded_instruction_needs_CSRs
      (read_decoded_instructions_3_decoded_instruction_REG_needs_CSRs),
    .io_FU_input_bits_decoded_instruction_SUBTRACT
      (read_decoded_instructions_3_decoded_instruction_REG_SUBTRACT),
    .io_FU_input_bits_decoded_instruction_MULTIPLY
      (read_decoded_instructions_3_decoded_instruction_REG_MULTIPLY),
    .io_FU_input_bits_decoded_instruction_IS_IMM
      (read_decoded_instructions_3_decoded_instruction_REG_IS_IMM),
    .io_FU_input_bits_decoded_instruction_is_load
      (read_decoded_instructions_3_decoded_instruction_REG_is_load),
    .io_FU_input_bits_decoded_instruction_is_store
      (read_decoded_instructions_3_decoded_instruction_REG_is_store),
    .io_FU_input_bits_RS1_data                                 (_INT_PRF_io_rdata_6),
    .io_FU_input_bits_RS2_data                                 (_INT_PRF_io_rdata_7),
    .io_FU_input_bits_fetch_PC                                 (32'h0),
    .io_memory_response_ready                                  (io_memory_response_ready),
    .io_memory_response_valid                                  (io_memory_response_valid),
    .io_memory_response_bits_data
      (io_memory_response_bits_data),
    .io_memory_request_ready                                   (io_memory_request_ready),
    .io_memory_request_valid                                   (io_memory_request_valid),
    .io_memory_request_bits_addr
      (io_memory_request_bits_addr),
    .io_memory_request_bits_wr_data
      (io_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en
      (io_memory_request_bits_wr_en),
    .io_FU_output_valid                                        (_FU3_io_FU_output_valid),
    .io_FU_output_bits_RD
      (_FU3_io_FU_output_bits_RD),
    .io_FU_output_bits_RD_data
      (_FU3_io_FU_output_bits_RD_data),
    .io_FU_output_bits_RD_valid
      (_FU3_io_FU_output_bits_RD_valid),
    .io_FU_output_bits_fetch_PC
      (io_FU_outputs_3_bits_fetch_PC),
    .io_FU_output_bits_branch_taken
      (io_FU_outputs_3_bits_branch_taken),
    .io_FU_output_bits_target_address
      (io_FU_outputs_3_bits_target_address),
    .io_FU_output_bits_branch_valid
      (io_FU_outputs_3_bits_branch_valid),
    .io_FU_output_bits_ROB_index
      (io_FU_outputs_3_bits_ROB_index),
    .io_FU_output_bits_fetch_packet_index
      (io_FU_outputs_3_bits_fetch_packet_index)
  );
  assign io_PC_file_exec_addr = _INT_RS_io_RF_inputs_0_bits_ROB_index;
  assign io_FU_outputs_0_valid = _FU0_io_FU_output_valid;
  assign io_FU_outputs_0_bits_RD = _FU0_io_FU_output_bits_RD;
  assign io_FU_outputs_0_bits_RD_data = _FU0_io_FU_output_bits_RD_data;
  assign io_FU_outputs_0_bits_RD_valid = _FU0_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_1_valid = _FU1_io_FU_output_valid;
  assign io_FU_outputs_1_bits_RD = _FU1_io_FU_output_bits_RD;
  assign io_FU_outputs_1_bits_RD_data = _FU1_io_FU_output_bits_RD_data;
  assign io_FU_outputs_1_bits_RD_valid = _FU1_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_2_valid = _FU2_io_FU_output_valid;
  assign io_FU_outputs_2_bits_RD = _FU2_io_FU_output_bits_RD;
  assign io_FU_outputs_2_bits_RD_data = _FU2_io_FU_output_bits_RD_data;
  assign io_FU_outputs_2_bits_RD_valid = _FU2_io_FU_output_bits_RD_valid;
  assign io_FU_outputs_3_valid = _FU3_io_FU_output_valid;
  assign io_FU_outputs_3_bits_RD = _FU3_io_FU_output_bits_RD;
  assign io_FU_outputs_3_bits_RD_data = _FU3_io_FU_output_bits_RD_data;
  assign io_FU_outputs_3_bits_RD_valid = _FU3_io_FU_output_bits_RD_valid;
endmodule

module FTQ(
  input         clock,
                reset,
                io_flush,
                io_FU_outputs_0_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  output        io_predictions_ready,
  input         io_predictions_valid,
                io_predictions_bits_valid,
  input  [31:0] io_predictions_bits_fetch_PC,
                io_predictions_bits_predicted_PC,
  input         io_predictions_bits_T_NT,
  input  [2:0]  io_predictions_bits_br_type,
  input  [15:0] io_predictions_bits_GHR,
  input  [6:0]  io_predictions_bits_NEXT,
                io_predictions_bits_TOS,
  input  [1:0]  io_predictions_bits_dominant_index,
  input  [31:0] io_predictions_bits_resolved_PC,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  output        io_FTQ_valid,
  output [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  output        io_FTQ_T_NT,
  output [2:0]  io_FTQ_br_type,
  output [15:0] io_FTQ_GHR,
  output [6:0]  io_FTQ_NEXT,
                io_FTQ_TOS,
  output [1:0]  io_FTQ_dominant_index,
  output [31:0] io_FTQ_resolved_PC
);

  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [3:0]        front_index = front_pointer[3:0];
  wire [3:0]        back_index = back_pointer[3:0];
  reg               FTQ_0_valid;
  reg  [31:0]       FTQ_0_fetch_PC;
  reg  [31:0]       FTQ_0_predicted_PC;
  reg               FTQ_0_T_NT;
  reg  [2:0]        FTQ_0_br_type;
  reg  [15:0]       FTQ_0_GHR;
  reg  [6:0]        FTQ_0_NEXT;
  reg  [6:0]        FTQ_0_TOS;
  reg  [1:0]        FTQ_0_dominant_index;
  reg  [31:0]       FTQ_0_resolved_PC;
  reg               FTQ_1_valid;
  reg  [31:0]       FTQ_1_fetch_PC;
  reg  [31:0]       FTQ_1_predicted_PC;
  reg               FTQ_1_T_NT;
  reg  [2:0]        FTQ_1_br_type;
  reg  [15:0]       FTQ_1_GHR;
  reg  [6:0]        FTQ_1_NEXT;
  reg  [6:0]        FTQ_1_TOS;
  reg  [1:0]        FTQ_1_dominant_index;
  reg  [31:0]       FTQ_1_resolved_PC;
  reg               FTQ_2_valid;
  reg  [31:0]       FTQ_2_fetch_PC;
  reg  [31:0]       FTQ_2_predicted_PC;
  reg               FTQ_2_T_NT;
  reg  [2:0]        FTQ_2_br_type;
  reg  [15:0]       FTQ_2_GHR;
  reg  [6:0]        FTQ_2_NEXT;
  reg  [6:0]        FTQ_2_TOS;
  reg  [1:0]        FTQ_2_dominant_index;
  reg  [31:0]       FTQ_2_resolved_PC;
  reg               FTQ_3_valid;
  reg  [31:0]       FTQ_3_fetch_PC;
  reg  [31:0]       FTQ_3_predicted_PC;
  reg               FTQ_3_T_NT;
  reg  [2:0]        FTQ_3_br_type;
  reg  [15:0]       FTQ_3_GHR;
  reg  [6:0]        FTQ_3_NEXT;
  reg  [6:0]        FTQ_3_TOS;
  reg  [1:0]        FTQ_3_dominant_index;
  reg  [31:0]       FTQ_3_resolved_PC;
  reg               FTQ_4_valid;
  reg  [31:0]       FTQ_4_fetch_PC;
  reg  [31:0]       FTQ_4_predicted_PC;
  reg               FTQ_4_T_NT;
  reg  [2:0]        FTQ_4_br_type;
  reg  [15:0]       FTQ_4_GHR;
  reg  [6:0]        FTQ_4_NEXT;
  reg  [6:0]        FTQ_4_TOS;
  reg  [1:0]        FTQ_4_dominant_index;
  reg  [31:0]       FTQ_4_resolved_PC;
  reg               FTQ_5_valid;
  reg  [31:0]       FTQ_5_fetch_PC;
  reg  [31:0]       FTQ_5_predicted_PC;
  reg               FTQ_5_T_NT;
  reg  [2:0]        FTQ_5_br_type;
  reg  [15:0]       FTQ_5_GHR;
  reg  [6:0]        FTQ_5_NEXT;
  reg  [6:0]        FTQ_5_TOS;
  reg  [1:0]        FTQ_5_dominant_index;
  reg  [31:0]       FTQ_5_resolved_PC;
  reg               FTQ_6_valid;
  reg  [31:0]       FTQ_6_fetch_PC;
  reg  [31:0]       FTQ_6_predicted_PC;
  reg               FTQ_6_T_NT;
  reg  [2:0]        FTQ_6_br_type;
  reg  [15:0]       FTQ_6_GHR;
  reg  [6:0]        FTQ_6_NEXT;
  reg  [6:0]        FTQ_6_TOS;
  reg  [1:0]        FTQ_6_dominant_index;
  reg  [31:0]       FTQ_6_resolved_PC;
  reg               FTQ_7_valid;
  reg  [31:0]       FTQ_7_fetch_PC;
  reg  [31:0]       FTQ_7_predicted_PC;
  reg               FTQ_7_T_NT;
  reg  [2:0]        FTQ_7_br_type;
  reg  [15:0]       FTQ_7_GHR;
  reg  [6:0]        FTQ_7_NEXT;
  reg  [6:0]        FTQ_7_TOS;
  reg  [1:0]        FTQ_7_dominant_index;
  reg  [31:0]       FTQ_7_resolved_PC;
  reg               FTQ_8_valid;
  reg  [31:0]       FTQ_8_fetch_PC;
  reg  [31:0]       FTQ_8_predicted_PC;
  reg               FTQ_8_T_NT;
  reg  [2:0]        FTQ_8_br_type;
  reg  [15:0]       FTQ_8_GHR;
  reg  [6:0]        FTQ_8_NEXT;
  reg  [6:0]        FTQ_8_TOS;
  reg  [1:0]        FTQ_8_dominant_index;
  reg  [31:0]       FTQ_8_resolved_PC;
  reg               FTQ_9_valid;
  reg  [31:0]       FTQ_9_fetch_PC;
  reg  [31:0]       FTQ_9_predicted_PC;
  reg               FTQ_9_T_NT;
  reg  [2:0]        FTQ_9_br_type;
  reg  [15:0]       FTQ_9_GHR;
  reg  [6:0]        FTQ_9_NEXT;
  reg  [6:0]        FTQ_9_TOS;
  reg  [1:0]        FTQ_9_dominant_index;
  reg  [31:0]       FTQ_9_resolved_PC;
  reg               FTQ_10_valid;
  reg  [31:0]       FTQ_10_fetch_PC;
  reg  [31:0]       FTQ_10_predicted_PC;
  reg               FTQ_10_T_NT;
  reg  [2:0]        FTQ_10_br_type;
  reg  [15:0]       FTQ_10_GHR;
  reg  [6:0]        FTQ_10_NEXT;
  reg  [6:0]        FTQ_10_TOS;
  reg  [1:0]        FTQ_10_dominant_index;
  reg  [31:0]       FTQ_10_resolved_PC;
  reg               FTQ_11_valid;
  reg  [31:0]       FTQ_11_fetch_PC;
  reg  [31:0]       FTQ_11_predicted_PC;
  reg               FTQ_11_T_NT;
  reg  [2:0]        FTQ_11_br_type;
  reg  [15:0]       FTQ_11_GHR;
  reg  [6:0]        FTQ_11_NEXT;
  reg  [6:0]        FTQ_11_TOS;
  reg  [1:0]        FTQ_11_dominant_index;
  reg  [31:0]       FTQ_11_resolved_PC;
  reg               FTQ_12_valid;
  reg  [31:0]       FTQ_12_fetch_PC;
  reg  [31:0]       FTQ_12_predicted_PC;
  reg               FTQ_12_T_NT;
  reg  [2:0]        FTQ_12_br_type;
  reg  [15:0]       FTQ_12_GHR;
  reg  [6:0]        FTQ_12_NEXT;
  reg  [6:0]        FTQ_12_TOS;
  reg  [1:0]        FTQ_12_dominant_index;
  reg  [31:0]       FTQ_12_resolved_PC;
  reg               FTQ_13_valid;
  reg  [31:0]       FTQ_13_fetch_PC;
  reg  [31:0]       FTQ_13_predicted_PC;
  reg               FTQ_13_T_NT;
  reg  [2:0]        FTQ_13_br_type;
  reg  [15:0]       FTQ_13_GHR;
  reg  [6:0]        FTQ_13_NEXT;
  reg  [6:0]        FTQ_13_TOS;
  reg  [1:0]        FTQ_13_dominant_index;
  reg  [31:0]       FTQ_13_resolved_PC;
  reg               FTQ_14_valid;
  reg  [31:0]       FTQ_14_fetch_PC;
  reg  [31:0]       FTQ_14_predicted_PC;
  reg               FTQ_14_T_NT;
  reg  [2:0]        FTQ_14_br_type;
  reg  [15:0]       FTQ_14_GHR;
  reg  [6:0]        FTQ_14_NEXT;
  reg  [6:0]        FTQ_14_TOS;
  reg  [1:0]        FTQ_14_dominant_index;
  reg  [31:0]       FTQ_14_resolved_PC;
  reg               FTQ_15_valid;
  reg  [31:0]       FTQ_15_fetch_PC;
  reg  [31:0]       FTQ_15_predicted_PC;
  reg               FTQ_15_T_NT;
  reg  [2:0]        FTQ_15_br_type;
  reg  [15:0]       FTQ_15_GHR;
  reg  [6:0]        FTQ_15_NEXT;
  reg  [6:0]        FTQ_15_TOS;
  reg  [1:0]        FTQ_15_dominant_index;
  reg  [31:0]       FTQ_15_resolved_PC;
  wire [15:0]       _GEN =
    {{FTQ_15_valid},
     {FTQ_14_valid},
     {FTQ_13_valid},
     {FTQ_12_valid},
     {FTQ_11_valid},
     {FTQ_10_valid},
     {FTQ_9_valid},
     {FTQ_8_valid},
     {FTQ_7_valid},
     {FTQ_6_valid},
     {FTQ_5_valid},
     {FTQ_4_valid},
     {FTQ_3_valid},
     {FTQ_2_valid},
     {FTQ_1_valid},
     {FTQ_0_valid}};
  wire [15:0][31:0] _GEN_0 =
    {{FTQ_15_fetch_PC},
     {FTQ_14_fetch_PC},
     {FTQ_13_fetch_PC},
     {FTQ_12_fetch_PC},
     {FTQ_11_fetch_PC},
     {FTQ_10_fetch_PC},
     {FTQ_9_fetch_PC},
     {FTQ_8_fetch_PC},
     {FTQ_7_fetch_PC},
     {FTQ_6_fetch_PC},
     {FTQ_5_fetch_PC},
     {FTQ_4_fetch_PC},
     {FTQ_3_fetch_PC},
     {FTQ_2_fetch_PC},
     {FTQ_1_fetch_PC},
     {FTQ_0_fetch_PC}};
  wire [15:0][31:0] _GEN_1 =
    {{FTQ_15_predicted_PC},
     {FTQ_14_predicted_PC},
     {FTQ_13_predicted_PC},
     {FTQ_12_predicted_PC},
     {FTQ_11_predicted_PC},
     {FTQ_10_predicted_PC},
     {FTQ_9_predicted_PC},
     {FTQ_8_predicted_PC},
     {FTQ_7_predicted_PC},
     {FTQ_6_predicted_PC},
     {FTQ_5_predicted_PC},
     {FTQ_4_predicted_PC},
     {FTQ_3_predicted_PC},
     {FTQ_2_predicted_PC},
     {FTQ_1_predicted_PC},
     {FTQ_0_predicted_PC}};
  wire [15:0]       _GEN_2 =
    {{FTQ_15_T_NT},
     {FTQ_14_T_NT},
     {FTQ_13_T_NT},
     {FTQ_12_T_NT},
     {FTQ_11_T_NT},
     {FTQ_10_T_NT},
     {FTQ_9_T_NT},
     {FTQ_8_T_NT},
     {FTQ_7_T_NT},
     {FTQ_6_T_NT},
     {FTQ_5_T_NT},
     {FTQ_4_T_NT},
     {FTQ_3_T_NT},
     {FTQ_2_T_NT},
     {FTQ_1_T_NT},
     {FTQ_0_T_NT}};
  wire [15:0][2:0]  _GEN_3 =
    {{FTQ_15_br_type},
     {FTQ_14_br_type},
     {FTQ_13_br_type},
     {FTQ_12_br_type},
     {FTQ_11_br_type},
     {FTQ_10_br_type},
     {FTQ_9_br_type},
     {FTQ_8_br_type},
     {FTQ_7_br_type},
     {FTQ_6_br_type},
     {FTQ_5_br_type},
     {FTQ_4_br_type},
     {FTQ_3_br_type},
     {FTQ_2_br_type},
     {FTQ_1_br_type},
     {FTQ_0_br_type}};
  wire [15:0][15:0] _GEN_4 =
    {{FTQ_15_GHR},
     {FTQ_14_GHR},
     {FTQ_13_GHR},
     {FTQ_12_GHR},
     {FTQ_11_GHR},
     {FTQ_10_GHR},
     {FTQ_9_GHR},
     {FTQ_8_GHR},
     {FTQ_7_GHR},
     {FTQ_6_GHR},
     {FTQ_5_GHR},
     {FTQ_4_GHR},
     {FTQ_3_GHR},
     {FTQ_2_GHR},
     {FTQ_1_GHR},
     {FTQ_0_GHR}};
  wire [15:0][6:0]  _GEN_5 =
    {{FTQ_15_NEXT},
     {FTQ_14_NEXT},
     {FTQ_13_NEXT},
     {FTQ_12_NEXT},
     {FTQ_11_NEXT},
     {FTQ_10_NEXT},
     {FTQ_9_NEXT},
     {FTQ_8_NEXT},
     {FTQ_7_NEXT},
     {FTQ_6_NEXT},
     {FTQ_5_NEXT},
     {FTQ_4_NEXT},
     {FTQ_3_NEXT},
     {FTQ_2_NEXT},
     {FTQ_1_NEXT},
     {FTQ_0_NEXT}};
  wire [15:0][6:0]  _GEN_6 =
    {{FTQ_15_TOS},
     {FTQ_14_TOS},
     {FTQ_13_TOS},
     {FTQ_12_TOS},
     {FTQ_11_TOS},
     {FTQ_10_TOS},
     {FTQ_9_TOS},
     {FTQ_8_TOS},
     {FTQ_7_TOS},
     {FTQ_6_TOS},
     {FTQ_5_TOS},
     {FTQ_4_TOS},
     {FTQ_3_TOS},
     {FTQ_2_TOS},
     {FTQ_1_TOS},
     {FTQ_0_TOS}};
  wire [15:0][1:0]  _GEN_7 =
    {{FTQ_15_dominant_index},
     {FTQ_14_dominant_index},
     {FTQ_13_dominant_index},
     {FTQ_12_dominant_index},
     {FTQ_11_dominant_index},
     {FTQ_10_dominant_index},
     {FTQ_9_dominant_index},
     {FTQ_8_dominant_index},
     {FTQ_7_dominant_index},
     {FTQ_6_dominant_index},
     {FTQ_5_dominant_index},
     {FTQ_4_dominant_index},
     {FTQ_3_dominant_index},
     {FTQ_2_dominant_index},
     {FTQ_1_dominant_index},
     {FTQ_0_dominant_index}};
  wire [15:0][31:0] _GEN_8 =
    {{FTQ_15_resolved_PC},
     {FTQ_14_resolved_PC},
     {FTQ_13_resolved_PC},
     {FTQ_12_resolved_PC},
     {FTQ_11_resolved_PC},
     {FTQ_10_resolved_PC},
     {FTQ_9_resolved_PC},
     {FTQ_8_resolved_PC},
     {FTQ_7_resolved_PC},
     {FTQ_6_resolved_PC},
     {FTQ_5_resolved_PC},
     {FTQ_4_resolved_PC},
     {FTQ_3_resolved_PC},
     {FTQ_2_resolved_PC},
     {FTQ_1_resolved_PC},
     {FTQ_0_resolved_PC}};
  wire              dq =
    _GEN[front_index] & io_commit_valid
    & _GEN_0[front_index][31:4] == io_commit_bits_fetch_PC[31:4];
  wire              full = front_pointer != back_pointer & front_index == back_index;
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
      FTQ_0_valid <= 1'h0;
      FTQ_0_fetch_PC <= 32'h0;
      FTQ_0_predicted_PC <= 32'h0;
      FTQ_0_T_NT <= 1'h0;
      FTQ_0_br_type <= 3'h0;
      FTQ_0_GHR <= 16'h0;
      FTQ_0_NEXT <= 7'h0;
      FTQ_0_TOS <= 7'h0;
      FTQ_0_dominant_index <= 2'h0;
      FTQ_0_resolved_PC <= 32'h0;
      FTQ_1_valid <= 1'h0;
      FTQ_1_fetch_PC <= 32'h0;
      FTQ_1_predicted_PC <= 32'h0;
      FTQ_1_T_NT <= 1'h0;
      FTQ_1_br_type <= 3'h0;
      FTQ_1_GHR <= 16'h0;
      FTQ_1_NEXT <= 7'h0;
      FTQ_1_TOS <= 7'h0;
      FTQ_1_dominant_index <= 2'h0;
      FTQ_1_resolved_PC <= 32'h0;
      FTQ_2_valid <= 1'h0;
      FTQ_2_fetch_PC <= 32'h0;
      FTQ_2_predicted_PC <= 32'h0;
      FTQ_2_T_NT <= 1'h0;
      FTQ_2_br_type <= 3'h0;
      FTQ_2_GHR <= 16'h0;
      FTQ_2_NEXT <= 7'h0;
      FTQ_2_TOS <= 7'h0;
      FTQ_2_dominant_index <= 2'h0;
      FTQ_2_resolved_PC <= 32'h0;
      FTQ_3_valid <= 1'h0;
      FTQ_3_fetch_PC <= 32'h0;
      FTQ_3_predicted_PC <= 32'h0;
      FTQ_3_T_NT <= 1'h0;
      FTQ_3_br_type <= 3'h0;
      FTQ_3_GHR <= 16'h0;
      FTQ_3_NEXT <= 7'h0;
      FTQ_3_TOS <= 7'h0;
      FTQ_3_dominant_index <= 2'h0;
      FTQ_3_resolved_PC <= 32'h0;
      FTQ_4_valid <= 1'h0;
      FTQ_4_fetch_PC <= 32'h0;
      FTQ_4_predicted_PC <= 32'h0;
      FTQ_4_T_NT <= 1'h0;
      FTQ_4_br_type <= 3'h0;
      FTQ_4_GHR <= 16'h0;
      FTQ_4_NEXT <= 7'h0;
      FTQ_4_TOS <= 7'h0;
      FTQ_4_dominant_index <= 2'h0;
      FTQ_4_resolved_PC <= 32'h0;
      FTQ_5_valid <= 1'h0;
      FTQ_5_fetch_PC <= 32'h0;
      FTQ_5_predicted_PC <= 32'h0;
      FTQ_5_T_NT <= 1'h0;
      FTQ_5_br_type <= 3'h0;
      FTQ_5_GHR <= 16'h0;
      FTQ_5_NEXT <= 7'h0;
      FTQ_5_TOS <= 7'h0;
      FTQ_5_dominant_index <= 2'h0;
      FTQ_5_resolved_PC <= 32'h0;
      FTQ_6_valid <= 1'h0;
      FTQ_6_fetch_PC <= 32'h0;
      FTQ_6_predicted_PC <= 32'h0;
      FTQ_6_T_NT <= 1'h0;
      FTQ_6_br_type <= 3'h0;
      FTQ_6_GHR <= 16'h0;
      FTQ_6_NEXT <= 7'h0;
      FTQ_6_TOS <= 7'h0;
      FTQ_6_dominant_index <= 2'h0;
      FTQ_6_resolved_PC <= 32'h0;
      FTQ_7_valid <= 1'h0;
      FTQ_7_fetch_PC <= 32'h0;
      FTQ_7_predicted_PC <= 32'h0;
      FTQ_7_T_NT <= 1'h0;
      FTQ_7_br_type <= 3'h0;
      FTQ_7_GHR <= 16'h0;
      FTQ_7_NEXT <= 7'h0;
      FTQ_7_TOS <= 7'h0;
      FTQ_7_dominant_index <= 2'h0;
      FTQ_7_resolved_PC <= 32'h0;
      FTQ_8_valid <= 1'h0;
      FTQ_8_fetch_PC <= 32'h0;
      FTQ_8_predicted_PC <= 32'h0;
      FTQ_8_T_NT <= 1'h0;
      FTQ_8_br_type <= 3'h0;
      FTQ_8_GHR <= 16'h0;
      FTQ_8_NEXT <= 7'h0;
      FTQ_8_TOS <= 7'h0;
      FTQ_8_dominant_index <= 2'h0;
      FTQ_8_resolved_PC <= 32'h0;
      FTQ_9_valid <= 1'h0;
      FTQ_9_fetch_PC <= 32'h0;
      FTQ_9_predicted_PC <= 32'h0;
      FTQ_9_T_NT <= 1'h0;
      FTQ_9_br_type <= 3'h0;
      FTQ_9_GHR <= 16'h0;
      FTQ_9_NEXT <= 7'h0;
      FTQ_9_TOS <= 7'h0;
      FTQ_9_dominant_index <= 2'h0;
      FTQ_9_resolved_PC <= 32'h0;
      FTQ_10_valid <= 1'h0;
      FTQ_10_fetch_PC <= 32'h0;
      FTQ_10_predicted_PC <= 32'h0;
      FTQ_10_T_NT <= 1'h0;
      FTQ_10_br_type <= 3'h0;
      FTQ_10_GHR <= 16'h0;
      FTQ_10_NEXT <= 7'h0;
      FTQ_10_TOS <= 7'h0;
      FTQ_10_dominant_index <= 2'h0;
      FTQ_10_resolved_PC <= 32'h0;
      FTQ_11_valid <= 1'h0;
      FTQ_11_fetch_PC <= 32'h0;
      FTQ_11_predicted_PC <= 32'h0;
      FTQ_11_T_NT <= 1'h0;
      FTQ_11_br_type <= 3'h0;
      FTQ_11_GHR <= 16'h0;
      FTQ_11_NEXT <= 7'h0;
      FTQ_11_TOS <= 7'h0;
      FTQ_11_dominant_index <= 2'h0;
      FTQ_11_resolved_PC <= 32'h0;
      FTQ_12_valid <= 1'h0;
      FTQ_12_fetch_PC <= 32'h0;
      FTQ_12_predicted_PC <= 32'h0;
      FTQ_12_T_NT <= 1'h0;
      FTQ_12_br_type <= 3'h0;
      FTQ_12_GHR <= 16'h0;
      FTQ_12_NEXT <= 7'h0;
      FTQ_12_TOS <= 7'h0;
      FTQ_12_dominant_index <= 2'h0;
      FTQ_12_resolved_PC <= 32'h0;
      FTQ_13_valid <= 1'h0;
      FTQ_13_fetch_PC <= 32'h0;
      FTQ_13_predicted_PC <= 32'h0;
      FTQ_13_T_NT <= 1'h0;
      FTQ_13_br_type <= 3'h0;
      FTQ_13_GHR <= 16'h0;
      FTQ_13_NEXT <= 7'h0;
      FTQ_13_TOS <= 7'h0;
      FTQ_13_dominant_index <= 2'h0;
      FTQ_13_resolved_PC <= 32'h0;
      FTQ_14_valid <= 1'h0;
      FTQ_14_fetch_PC <= 32'h0;
      FTQ_14_predicted_PC <= 32'h0;
      FTQ_14_T_NT <= 1'h0;
      FTQ_14_br_type <= 3'h0;
      FTQ_14_GHR <= 16'h0;
      FTQ_14_NEXT <= 7'h0;
      FTQ_14_TOS <= 7'h0;
      FTQ_14_dominant_index <= 2'h0;
      FTQ_14_resolved_PC <= 32'h0;
      FTQ_15_valid <= 1'h0;
      FTQ_15_fetch_PC <= 32'h0;
      FTQ_15_predicted_PC <= 32'h0;
      FTQ_15_T_NT <= 1'h0;
      FTQ_15_br_type <= 3'h0;
      FTQ_15_GHR <= 16'h0;
      FTQ_15_NEXT <= 7'h0;
      FTQ_15_TOS <= 7'h0;
      FTQ_15_dominant_index <= 2'h0;
      FTQ_15_resolved_PC <= 32'h0;
    end
    else begin
      automatic logic _GEN_9;
      automatic logic _GEN_10 = back_index == 4'h0;
      automatic logic _GEN_11;
      automatic logic _GEN_12 = back_index == 4'h1;
      automatic logic _GEN_13;
      automatic logic _GEN_14 = back_index == 4'h2;
      automatic logic _GEN_15;
      automatic logic _GEN_16 = back_index == 4'h3;
      automatic logic _GEN_17;
      automatic logic _GEN_18 = back_index == 4'h4;
      automatic logic _GEN_19;
      automatic logic _GEN_20 = back_index == 4'h5;
      automatic logic _GEN_21;
      automatic logic _GEN_22 = back_index == 4'h6;
      automatic logic _GEN_23;
      automatic logic _GEN_24 = back_index == 4'h7;
      automatic logic _GEN_25;
      automatic logic _GEN_26 = back_index == 4'h8;
      automatic logic _GEN_27;
      automatic logic _GEN_28 = back_index == 4'h9;
      automatic logic _GEN_29;
      automatic logic _GEN_30 = back_index == 4'hA;
      automatic logic _GEN_31;
      automatic logic _GEN_32 = back_index == 4'hB;
      automatic logic _GEN_33;
      automatic logic _GEN_34 = back_index == 4'hC;
      automatic logic _GEN_35;
      automatic logic _GEN_36 = back_index == 4'hD;
      automatic logic _GEN_37;
      automatic logic _GEN_38 = back_index == 4'hE;
      automatic logic _GEN_39;
      automatic logic _GEN_40;
      automatic logic _GEN_41;
      automatic logic _GEN_42;
      automatic logic _GEN_43;
      automatic logic _GEN_44;
      automatic logic _GEN_45;
      automatic logic _GEN_46;
      automatic logic _GEN_47;
      automatic logic _GEN_48;
      automatic logic _GEN_49;
      automatic logic _GEN_50;
      automatic logic _GEN_51;
      automatic logic _GEN_52;
      automatic logic _GEN_53;
      automatic logic _GEN_54;
      automatic logic _GEN_55;
      automatic logic _GEN_56;
      automatic logic _GEN_57 = io_flush | dq & front_index == 4'h0;
      automatic logic _GEN_58 = io_flush | dq & front_index == 4'h1;
      automatic logic _GEN_59 = io_flush | dq & front_index == 4'h2;
      automatic logic _GEN_60 = io_flush | dq & front_index == 4'h3;
      automatic logic _GEN_61 = io_flush | dq & front_index == 4'h4;
      automatic logic _GEN_62 = io_flush | dq & front_index == 4'h5;
      automatic logic _GEN_63 = io_flush | dq & front_index == 4'h6;
      automatic logic _GEN_64 = io_flush | dq & front_index == 4'h7;
      automatic logic _GEN_65 = io_flush | dq & front_index == 4'h8;
      automatic logic _GEN_66 = io_flush | dq & front_index == 4'h9;
      automatic logic _GEN_67 = io_flush | dq & front_index == 4'hA;
      automatic logic _GEN_68 = io_flush | dq & front_index == 4'hB;
      automatic logic _GEN_69 = io_flush | dq & front_index == 4'hC;
      automatic logic _GEN_70 = io_flush | dq & front_index == 4'hD;
      automatic logic _GEN_71 = io_flush | dq & front_index == 4'hE;
      automatic logic _GEN_72 = io_flush | dq & (&front_index);
      _GEN_9 = io_predictions_valid & ~full;
      _GEN_11 = _GEN_9 & _GEN_10;
      _GEN_13 = _GEN_9 & _GEN_12;
      _GEN_15 = _GEN_9 & _GEN_14;
      _GEN_17 = _GEN_9 & _GEN_16;
      _GEN_19 = _GEN_9 & _GEN_18;
      _GEN_21 = _GEN_9 & _GEN_20;
      _GEN_23 = _GEN_9 & _GEN_22;
      _GEN_25 = _GEN_9 & _GEN_24;
      _GEN_27 = _GEN_9 & _GEN_26;
      _GEN_29 = _GEN_9 & _GEN_28;
      _GEN_31 = _GEN_9 & _GEN_30;
      _GEN_33 = _GEN_9 & _GEN_32;
      _GEN_35 = _GEN_9 & _GEN_34;
      _GEN_37 = _GEN_9 & _GEN_36;
      _GEN_39 = _GEN_9 & _GEN_38;
      _GEN_40 = _GEN_9 & (&back_index);
      _GEN_41 =
        FTQ_0_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_0_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_0_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_42 =
        FTQ_1_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_1_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_1_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_43 =
        FTQ_2_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_2_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_2_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_44 =
        FTQ_3_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_3_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_3_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_45 =
        FTQ_4_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_4_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_4_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_46 =
        FTQ_5_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_5_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_5_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_47 =
        FTQ_6_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_6_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_6_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_48 =
        FTQ_7_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_7_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_7_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_49 =
        FTQ_8_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_8_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_8_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_50 =
        FTQ_9_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_9_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_9_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_51 =
        FTQ_10_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_10_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_10_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_52 =
        FTQ_11_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_11_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_11_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_53 =
        FTQ_12_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_12_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_12_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_54 =
        FTQ_13_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_13_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_13_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_55 =
        FTQ_14_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_14_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_14_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      _GEN_56 =
        FTQ_15_fetch_PC == io_FU_outputs_0_bits_fetch_PC & FTQ_15_valid
        & io_FU_outputs_0_valid & io_FU_outputs_0_bits_branch_valid
        & io_FU_outputs_0_bits_fetch_packet_index <= FTQ_15_dominant_index
        & io_FU_outputs_0_bits_branch_taken;
      if (io_flush) begin
        front_pointer <= 5'h0;
        back_pointer <= 5'h0;
      end
      else begin
        if (dq)
          front_pointer <= front_pointer + 5'h1;
        if (_GEN_9)
          back_pointer <= back_pointer + 5'h1;
      end
      FTQ_0_valid <=
        ~_GEN_57
        & (_GEN_9
             ? _GEN_10 | (_GEN_10 ? io_predictions_bits_valid : FTQ_0_valid)
             : FTQ_0_valid);
      if (_GEN_57) begin
        FTQ_0_fetch_PC <= 32'h0;
        FTQ_0_predicted_PC <= 32'h0;
        FTQ_0_br_type <= 3'h0;
        FTQ_0_GHR <= 16'h0;
        FTQ_0_NEXT <= 7'h0;
        FTQ_0_TOS <= 7'h0;
        FTQ_0_dominant_index <= 2'h0;
        FTQ_0_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_11) begin
          FTQ_0_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_0_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_0_br_type <= io_predictions_bits_br_type;
          FTQ_0_GHR <= io_predictions_bits_GHR;
          FTQ_0_NEXT <= io_predictions_bits_NEXT;
          FTQ_0_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_41) begin
          FTQ_0_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_0_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_11) begin
          FTQ_0_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_0_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_0_T_NT <=
        ~_GEN_57 & (_GEN_41 | (_GEN_11 ? io_predictions_bits_T_NT : FTQ_0_T_NT));
      FTQ_1_valid <=
        ~_GEN_58
        & (_GEN_9
             ? _GEN_12 | (_GEN_12 ? io_predictions_bits_valid : FTQ_1_valid)
             : FTQ_1_valid);
      if (_GEN_58) begin
        FTQ_1_fetch_PC <= 32'h0;
        FTQ_1_predicted_PC <= 32'h0;
        FTQ_1_br_type <= 3'h0;
        FTQ_1_GHR <= 16'h0;
        FTQ_1_NEXT <= 7'h0;
        FTQ_1_TOS <= 7'h0;
        FTQ_1_dominant_index <= 2'h0;
        FTQ_1_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_13) begin
          FTQ_1_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_1_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_1_br_type <= io_predictions_bits_br_type;
          FTQ_1_GHR <= io_predictions_bits_GHR;
          FTQ_1_NEXT <= io_predictions_bits_NEXT;
          FTQ_1_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_42) begin
          FTQ_1_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_1_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_13) begin
          FTQ_1_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_1_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_1_T_NT <=
        ~_GEN_58 & (_GEN_42 | (_GEN_13 ? io_predictions_bits_T_NT : FTQ_1_T_NT));
      FTQ_2_valid <=
        ~_GEN_59
        & (_GEN_9
             ? _GEN_14 | (_GEN_14 ? io_predictions_bits_valid : FTQ_2_valid)
             : FTQ_2_valid);
      if (_GEN_59) begin
        FTQ_2_fetch_PC <= 32'h0;
        FTQ_2_predicted_PC <= 32'h0;
        FTQ_2_br_type <= 3'h0;
        FTQ_2_GHR <= 16'h0;
        FTQ_2_NEXT <= 7'h0;
        FTQ_2_TOS <= 7'h0;
        FTQ_2_dominant_index <= 2'h0;
        FTQ_2_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_15) begin
          FTQ_2_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_2_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_2_br_type <= io_predictions_bits_br_type;
          FTQ_2_GHR <= io_predictions_bits_GHR;
          FTQ_2_NEXT <= io_predictions_bits_NEXT;
          FTQ_2_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_43) begin
          FTQ_2_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_2_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_15) begin
          FTQ_2_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_2_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_2_T_NT <=
        ~_GEN_59 & (_GEN_43 | (_GEN_15 ? io_predictions_bits_T_NT : FTQ_2_T_NT));
      FTQ_3_valid <=
        ~_GEN_60
        & (_GEN_9
             ? _GEN_16 | (_GEN_16 ? io_predictions_bits_valid : FTQ_3_valid)
             : FTQ_3_valid);
      if (_GEN_60) begin
        FTQ_3_fetch_PC <= 32'h0;
        FTQ_3_predicted_PC <= 32'h0;
        FTQ_3_br_type <= 3'h0;
        FTQ_3_GHR <= 16'h0;
        FTQ_3_NEXT <= 7'h0;
        FTQ_3_TOS <= 7'h0;
        FTQ_3_dominant_index <= 2'h0;
        FTQ_3_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_17) begin
          FTQ_3_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_3_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_3_br_type <= io_predictions_bits_br_type;
          FTQ_3_GHR <= io_predictions_bits_GHR;
          FTQ_3_NEXT <= io_predictions_bits_NEXT;
          FTQ_3_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_44) begin
          FTQ_3_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_3_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_17) begin
          FTQ_3_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_3_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_3_T_NT <=
        ~_GEN_60 & (_GEN_44 | (_GEN_17 ? io_predictions_bits_T_NT : FTQ_3_T_NT));
      FTQ_4_valid <=
        ~_GEN_61
        & (_GEN_9
             ? _GEN_18 | (_GEN_18 ? io_predictions_bits_valid : FTQ_4_valid)
             : FTQ_4_valid);
      if (_GEN_61) begin
        FTQ_4_fetch_PC <= 32'h0;
        FTQ_4_predicted_PC <= 32'h0;
        FTQ_4_br_type <= 3'h0;
        FTQ_4_GHR <= 16'h0;
        FTQ_4_NEXT <= 7'h0;
        FTQ_4_TOS <= 7'h0;
        FTQ_4_dominant_index <= 2'h0;
        FTQ_4_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_19) begin
          FTQ_4_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_4_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_4_br_type <= io_predictions_bits_br_type;
          FTQ_4_GHR <= io_predictions_bits_GHR;
          FTQ_4_NEXT <= io_predictions_bits_NEXT;
          FTQ_4_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_45) begin
          FTQ_4_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_4_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_19) begin
          FTQ_4_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_4_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_4_T_NT <=
        ~_GEN_61 & (_GEN_45 | (_GEN_19 ? io_predictions_bits_T_NT : FTQ_4_T_NT));
      FTQ_5_valid <=
        ~_GEN_62
        & (_GEN_9
             ? _GEN_20 | (_GEN_20 ? io_predictions_bits_valid : FTQ_5_valid)
             : FTQ_5_valid);
      if (_GEN_62) begin
        FTQ_5_fetch_PC <= 32'h0;
        FTQ_5_predicted_PC <= 32'h0;
        FTQ_5_br_type <= 3'h0;
        FTQ_5_GHR <= 16'h0;
        FTQ_5_NEXT <= 7'h0;
        FTQ_5_TOS <= 7'h0;
        FTQ_5_dominant_index <= 2'h0;
        FTQ_5_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_21) begin
          FTQ_5_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_5_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_5_br_type <= io_predictions_bits_br_type;
          FTQ_5_GHR <= io_predictions_bits_GHR;
          FTQ_5_NEXT <= io_predictions_bits_NEXT;
          FTQ_5_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_46) begin
          FTQ_5_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_5_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_21) begin
          FTQ_5_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_5_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_5_T_NT <=
        ~_GEN_62 & (_GEN_46 | (_GEN_21 ? io_predictions_bits_T_NT : FTQ_5_T_NT));
      FTQ_6_valid <=
        ~_GEN_63
        & (_GEN_9
             ? _GEN_22 | (_GEN_22 ? io_predictions_bits_valid : FTQ_6_valid)
             : FTQ_6_valid);
      if (_GEN_63) begin
        FTQ_6_fetch_PC <= 32'h0;
        FTQ_6_predicted_PC <= 32'h0;
        FTQ_6_br_type <= 3'h0;
        FTQ_6_GHR <= 16'h0;
        FTQ_6_NEXT <= 7'h0;
        FTQ_6_TOS <= 7'h0;
        FTQ_6_dominant_index <= 2'h0;
        FTQ_6_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_23) begin
          FTQ_6_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_6_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_6_br_type <= io_predictions_bits_br_type;
          FTQ_6_GHR <= io_predictions_bits_GHR;
          FTQ_6_NEXT <= io_predictions_bits_NEXT;
          FTQ_6_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_47) begin
          FTQ_6_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_6_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_23) begin
          FTQ_6_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_6_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_6_T_NT <=
        ~_GEN_63 & (_GEN_47 | (_GEN_23 ? io_predictions_bits_T_NT : FTQ_6_T_NT));
      FTQ_7_valid <=
        ~_GEN_64
        & (_GEN_9
             ? _GEN_24 | (_GEN_24 ? io_predictions_bits_valid : FTQ_7_valid)
             : FTQ_7_valid);
      if (_GEN_64) begin
        FTQ_7_fetch_PC <= 32'h0;
        FTQ_7_predicted_PC <= 32'h0;
        FTQ_7_br_type <= 3'h0;
        FTQ_7_GHR <= 16'h0;
        FTQ_7_NEXT <= 7'h0;
        FTQ_7_TOS <= 7'h0;
        FTQ_7_dominant_index <= 2'h0;
        FTQ_7_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_25) begin
          FTQ_7_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_7_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_7_br_type <= io_predictions_bits_br_type;
          FTQ_7_GHR <= io_predictions_bits_GHR;
          FTQ_7_NEXT <= io_predictions_bits_NEXT;
          FTQ_7_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_48) begin
          FTQ_7_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_7_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_25) begin
          FTQ_7_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_7_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_7_T_NT <=
        ~_GEN_64 & (_GEN_48 | (_GEN_25 ? io_predictions_bits_T_NT : FTQ_7_T_NT));
      FTQ_8_valid <=
        ~_GEN_65
        & (_GEN_9
             ? _GEN_26 | (_GEN_26 ? io_predictions_bits_valid : FTQ_8_valid)
             : FTQ_8_valid);
      if (_GEN_65) begin
        FTQ_8_fetch_PC <= 32'h0;
        FTQ_8_predicted_PC <= 32'h0;
        FTQ_8_br_type <= 3'h0;
        FTQ_8_GHR <= 16'h0;
        FTQ_8_NEXT <= 7'h0;
        FTQ_8_TOS <= 7'h0;
        FTQ_8_dominant_index <= 2'h0;
        FTQ_8_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_27) begin
          FTQ_8_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_8_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_8_br_type <= io_predictions_bits_br_type;
          FTQ_8_GHR <= io_predictions_bits_GHR;
          FTQ_8_NEXT <= io_predictions_bits_NEXT;
          FTQ_8_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_49) begin
          FTQ_8_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_8_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_27) begin
          FTQ_8_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_8_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_8_T_NT <=
        ~_GEN_65 & (_GEN_49 | (_GEN_27 ? io_predictions_bits_T_NT : FTQ_8_T_NT));
      FTQ_9_valid <=
        ~_GEN_66
        & (_GEN_9
             ? _GEN_28 | (_GEN_28 ? io_predictions_bits_valid : FTQ_9_valid)
             : FTQ_9_valid);
      if (_GEN_66) begin
        FTQ_9_fetch_PC <= 32'h0;
        FTQ_9_predicted_PC <= 32'h0;
        FTQ_9_br_type <= 3'h0;
        FTQ_9_GHR <= 16'h0;
        FTQ_9_NEXT <= 7'h0;
        FTQ_9_TOS <= 7'h0;
        FTQ_9_dominant_index <= 2'h0;
        FTQ_9_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_29) begin
          FTQ_9_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_9_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_9_br_type <= io_predictions_bits_br_type;
          FTQ_9_GHR <= io_predictions_bits_GHR;
          FTQ_9_NEXT <= io_predictions_bits_NEXT;
          FTQ_9_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_50) begin
          FTQ_9_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_9_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_29) begin
          FTQ_9_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_9_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_9_T_NT <=
        ~_GEN_66 & (_GEN_50 | (_GEN_29 ? io_predictions_bits_T_NT : FTQ_9_T_NT));
      FTQ_10_valid <=
        ~_GEN_67
        & (_GEN_9
             ? _GEN_30 | (_GEN_30 ? io_predictions_bits_valid : FTQ_10_valid)
             : FTQ_10_valid);
      if (_GEN_67) begin
        FTQ_10_fetch_PC <= 32'h0;
        FTQ_10_predicted_PC <= 32'h0;
        FTQ_10_br_type <= 3'h0;
        FTQ_10_GHR <= 16'h0;
        FTQ_10_NEXT <= 7'h0;
        FTQ_10_TOS <= 7'h0;
        FTQ_10_dominant_index <= 2'h0;
        FTQ_10_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_31) begin
          FTQ_10_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_10_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_10_br_type <= io_predictions_bits_br_type;
          FTQ_10_GHR <= io_predictions_bits_GHR;
          FTQ_10_NEXT <= io_predictions_bits_NEXT;
          FTQ_10_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_51) begin
          FTQ_10_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_10_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_31) begin
          FTQ_10_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_10_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_10_T_NT <=
        ~_GEN_67 & (_GEN_51 | (_GEN_31 ? io_predictions_bits_T_NT : FTQ_10_T_NT));
      FTQ_11_valid <=
        ~_GEN_68
        & (_GEN_9
             ? _GEN_32 | (_GEN_32 ? io_predictions_bits_valid : FTQ_11_valid)
             : FTQ_11_valid);
      if (_GEN_68) begin
        FTQ_11_fetch_PC <= 32'h0;
        FTQ_11_predicted_PC <= 32'h0;
        FTQ_11_br_type <= 3'h0;
        FTQ_11_GHR <= 16'h0;
        FTQ_11_NEXT <= 7'h0;
        FTQ_11_TOS <= 7'h0;
        FTQ_11_dominant_index <= 2'h0;
        FTQ_11_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_33) begin
          FTQ_11_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_11_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_11_br_type <= io_predictions_bits_br_type;
          FTQ_11_GHR <= io_predictions_bits_GHR;
          FTQ_11_NEXT <= io_predictions_bits_NEXT;
          FTQ_11_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_52) begin
          FTQ_11_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_11_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_33) begin
          FTQ_11_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_11_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_11_T_NT <=
        ~_GEN_68 & (_GEN_52 | (_GEN_33 ? io_predictions_bits_T_NT : FTQ_11_T_NT));
      FTQ_12_valid <=
        ~_GEN_69
        & (_GEN_9
             ? _GEN_34 | (_GEN_34 ? io_predictions_bits_valid : FTQ_12_valid)
             : FTQ_12_valid);
      if (_GEN_69) begin
        FTQ_12_fetch_PC <= 32'h0;
        FTQ_12_predicted_PC <= 32'h0;
        FTQ_12_br_type <= 3'h0;
        FTQ_12_GHR <= 16'h0;
        FTQ_12_NEXT <= 7'h0;
        FTQ_12_TOS <= 7'h0;
        FTQ_12_dominant_index <= 2'h0;
        FTQ_12_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_35) begin
          FTQ_12_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_12_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_12_br_type <= io_predictions_bits_br_type;
          FTQ_12_GHR <= io_predictions_bits_GHR;
          FTQ_12_NEXT <= io_predictions_bits_NEXT;
          FTQ_12_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_53) begin
          FTQ_12_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_12_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_35) begin
          FTQ_12_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_12_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_12_T_NT <=
        ~_GEN_69 & (_GEN_53 | (_GEN_35 ? io_predictions_bits_T_NT : FTQ_12_T_NT));
      FTQ_13_valid <=
        ~_GEN_70
        & (_GEN_9
             ? _GEN_36 | (_GEN_36 ? io_predictions_bits_valid : FTQ_13_valid)
             : FTQ_13_valid);
      if (_GEN_70) begin
        FTQ_13_fetch_PC <= 32'h0;
        FTQ_13_predicted_PC <= 32'h0;
        FTQ_13_br_type <= 3'h0;
        FTQ_13_GHR <= 16'h0;
        FTQ_13_NEXT <= 7'h0;
        FTQ_13_TOS <= 7'h0;
        FTQ_13_dominant_index <= 2'h0;
        FTQ_13_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_37) begin
          FTQ_13_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_13_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_13_br_type <= io_predictions_bits_br_type;
          FTQ_13_GHR <= io_predictions_bits_GHR;
          FTQ_13_NEXT <= io_predictions_bits_NEXT;
          FTQ_13_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_54) begin
          FTQ_13_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_13_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_37) begin
          FTQ_13_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_13_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_13_T_NT <=
        ~_GEN_70 & (_GEN_54 | (_GEN_37 ? io_predictions_bits_T_NT : FTQ_13_T_NT));
      FTQ_14_valid <=
        ~_GEN_71
        & (_GEN_9
             ? _GEN_38 | (_GEN_38 ? io_predictions_bits_valid : FTQ_14_valid)
             : FTQ_14_valid);
      if (_GEN_71) begin
        FTQ_14_fetch_PC <= 32'h0;
        FTQ_14_predicted_PC <= 32'h0;
        FTQ_14_br_type <= 3'h0;
        FTQ_14_GHR <= 16'h0;
        FTQ_14_NEXT <= 7'h0;
        FTQ_14_TOS <= 7'h0;
        FTQ_14_dominant_index <= 2'h0;
        FTQ_14_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_39) begin
          FTQ_14_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_14_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_14_br_type <= io_predictions_bits_br_type;
          FTQ_14_GHR <= io_predictions_bits_GHR;
          FTQ_14_NEXT <= io_predictions_bits_NEXT;
          FTQ_14_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_55) begin
          FTQ_14_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_14_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_39) begin
          FTQ_14_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_14_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_14_T_NT <=
        ~_GEN_71 & (_GEN_55 | (_GEN_39 ? io_predictions_bits_T_NT : FTQ_14_T_NT));
      FTQ_15_valid <=
        ~_GEN_72
        & (_GEN_9
             ? (&back_index) | ((&back_index) ? io_predictions_bits_valid : FTQ_15_valid)
             : FTQ_15_valid);
      if (_GEN_72) begin
        FTQ_15_fetch_PC <= 32'h0;
        FTQ_15_predicted_PC <= 32'h0;
        FTQ_15_br_type <= 3'h0;
        FTQ_15_GHR <= 16'h0;
        FTQ_15_NEXT <= 7'h0;
        FTQ_15_TOS <= 7'h0;
        FTQ_15_dominant_index <= 2'h0;
        FTQ_15_resolved_PC <= 32'h0;
      end
      else begin
        if (_GEN_40) begin
          FTQ_15_fetch_PC <= io_predictions_bits_fetch_PC;
          FTQ_15_predicted_PC <= io_predictions_bits_predicted_PC;
          FTQ_15_br_type <= io_predictions_bits_br_type;
          FTQ_15_GHR <= io_predictions_bits_GHR;
          FTQ_15_NEXT <= io_predictions_bits_NEXT;
          FTQ_15_TOS <= io_predictions_bits_TOS;
        end
        if (_GEN_56) begin
          FTQ_15_dominant_index <= io_FU_outputs_0_bits_fetch_packet_index;
          FTQ_15_resolved_PC <= io_FU_outputs_0_bits_target_address;
        end
        else if (_GEN_40) begin
          FTQ_15_dominant_index <= io_predictions_bits_dominant_index;
          FTQ_15_resolved_PC <= io_predictions_bits_resolved_PC;
        end
      end
      FTQ_15_T_NT <=
        ~_GEN_72 & (_GEN_56 | (_GEN_40 ? io_predictions_bits_T_NT : FTQ_15_T_NT));
    end
  end // always @(posedge)
  assign io_predictions_ready = ~full;
  assign io_FTQ_valid = _GEN[front_index];
  assign io_FTQ_fetch_PC = _GEN_0[front_index];
  assign io_FTQ_predicted_PC = _GEN_1[front_index];
  assign io_FTQ_T_NT = _GEN_2[front_index];
  assign io_FTQ_br_type = _GEN_3[front_index];
  assign io_FTQ_GHR = _GEN_4[front_index];
  assign io_FTQ_NEXT = _GEN_5[front_index];
  assign io_FTQ_TOS = _GEN_6[front_index];
  assign io_FTQ_dominant_index = _GEN_7[front_index];
  assign io_FTQ_resolved_PC = _GEN_8[front_index];
endmodule

// VCS coverage exclude_file
module mem_64x44(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [43:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [43:0] R1_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [43:0] W0_data
);

  reg [43:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  reg        _R1_en_d0;
  reg [5:0]  _R1_addr_d0;
  always @(posedge R1_clk) begin
    _R1_en_d0 <= R1_en;
    _R1_addr_d0 <= R1_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 44'bx;
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 44'bx;
endmodule

module ROB_shared_mem(
  input         clock,
  input  [5:0]  io_addrA,
  input  [31:0] io_writeDataA_fetch_PC,
  input  [3:0]  io_writeDataA_RAT_index,
  input  [7:0]  io_writeDataA_free_list_front_pointer,
  input         io_writeEnableA,
  input  [5:0]  io_addrB,
  output [31:0] io_readDataB_fetch_PC,
  output [3:0]  io_readDataB_RAT_index,
  output [7:0]  io_readDataB_free_list_front_pointer,
  input  [5:0]  io_addrC,
  output [31:0] io_readDataC_fetch_PC
);

  wire [43:0] _mem_ext_R0_data;
  wire [43:0] _mem_ext_R1_data;
  mem_64x44 mem_ext (
    .R0_addr (io_addrC),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .R1_addr (io_addrB),
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_mem_ext_R1_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data
      ({io_writeDataA_free_list_front_pointer,
        io_writeDataA_RAT_index,
        io_writeDataA_fetch_PC})
  );
  assign io_readDataB_fetch_PC = _mem_ext_R1_data[31:0];
  assign io_readDataB_RAT_index = _mem_ext_R1_data[35:32];
  assign io_readDataB_free_list_front_pointer = _mem_ext_R1_data[43:36];
  assign io_readDataC_fetch_PC = _mem_ext_R0_data[31:0];
endmodule

// VCS coverage exclude_file
module mem_64x2(
  input  [5:0] R0_addr,
  input        R0_en,
               R0_clk,
  output [1:0] R0_data,
  input  [5:0] W0_addr,
  input        W0_en,
               W0_clk,
  input  [1:0] W0_data,
  input  [5:0] W1_addr,
  input        W1_en,
               W1_clk,
  input  [1:0] W1_data,
  input  [5:0] W2_addr,
  input        W2_en,
               W2_clk,
  input  [1:0] W2_data,
  input  [5:0] W3_addr,
  input        W3_en,
               W3_clk,
  input  [1:0] W3_data,
  input  [5:0] W4_addr,
  input        W4_en,
               W4_clk,
  input  [1:0] W4_data
);

  reg [1:0] Memory[0:63];
  reg       _R0_en_d0;
  reg [5:0] _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
    if (W1_en & 1'h1)
      Memory[W1_addr] <= W1_data;
    if (W2_en & 1'h1)
      Memory[W2_addr] <= W2_data;
    if (W3_en & 1'h1)
      Memory[W3_addr] <= W3_data;
    if (W4_en & 1'h1)
      Memory[W4_addr] <= W4_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 2'bx;
endmodule

module ROB_WB_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeEnableA,
  input  [5:0] io_addrB,
  input        io_writeDataB_busy,
               io_writeEnableB,
  input  [5:0] io_addrC,
  input        io_writeDataC_busy,
               io_writeEnableC,
  input  [5:0] io_addrD,
  input        io_writeDataD_busy,
               io_writeEnableD,
  input  [5:0] io_addrE,
  input        io_writeDataE_busy,
               io_writeEnableE,
  input  [5:0] io_addrG,
  output       io_readDataG_busy
);

  wire [1:0] _mem_ext_R0_data;
  mem_64x2 mem_ext (
    .R0_addr (io_addrG),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrE),
    .W0_en   (io_writeEnableE),
    .W0_clk  (clock),
    .W0_data ({1'h0, io_writeDataE_busy}),
    .W1_addr (io_addrD),
    .W1_en   (io_writeEnableD),
    .W1_clk  (clock),
    .W1_data ({1'h0, io_writeDataD_busy}),
    .W2_addr (io_addrC),
    .W2_en   (io_writeEnableC),
    .W2_clk  (clock),
    .W2_data ({1'h0, io_writeDataC_busy}),
    .W3_addr (io_addrB),
    .W3_en   (io_writeEnableB),
    .W3_clk  (clock),
    .W3_data ({1'h0, io_writeDataB_busy}),
    .W4_addr (io_addrA),
    .W4_en   (io_writeEnableA),
    .W4_clk  (clock),
    .W4_data (2'h0)
  );
  assign io_readDataG_busy = _mem_ext_R0_data[0];
endmodule

// VCS coverage exclude_file
module mem_64x12(
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [11:0] R0_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [11:0] W0_data
);

  reg [11:0] Memory[0:63];
  reg        _R0_en_d0;
  reg [5:0]  _R0_addr_d0;
  always @(posedge R0_clk) begin
    _R0_en_d0 <= R0_en;
    _R0_addr_d0 <= R0_addr;
  end // always @(posedge)
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 12'bx;
endmodule

module ROB_entry_mem(
  input        clock,
  input  [5:0] io_addrA,
  input        io_writeDataA_valid,
               io_writeDataA_is_branch,
               io_writeDataA_is_load,
               io_writeDataA_is_store,
  input  [6:0] io_writeDataA_RD,
  input        io_writeDataA_RD_valid,
               io_writeEnableA,
  input  [5:0] io_addrB,
  output       io_readDataB_valid,
               io_readDataB_is_branch,
               io_readDataB_is_load,
               io_readDataB_is_store,
  output [6:0] io_readDataB_RD,
  output       io_readDataB_RD_valid
);

  wire [11:0] _mem_ext_R0_data;
  mem_64x12 mem_ext (
    .R0_addr (io_addrB),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_mem_ext_R0_data),
    .W0_addr (io_addrA),
    .W0_en   (io_writeEnableA),
    .W0_clk  (clock),
    .W0_data
      ({io_writeDataA_RD_valid,
        io_writeDataA_RD,
        io_writeDataA_is_store,
        io_writeDataA_is_load,
        io_writeDataA_is_branch,
        io_writeDataA_valid})
  );
  assign io_readDataB_valid = _mem_ext_R0_data[0];
  assign io_readDataB_is_branch = _mem_ext_R0_data[1];
  assign io_readDataB_is_load = _mem_ext_R0_data[2];
  assign io_readDataB_is_store = _mem_ext_R0_data[3];
  assign io_readDataB_RD = _mem_ext_R0_data[10:4];
  assign io_readDataB_RD_valid = _mem_ext_R0_data[11];
endmodule

module ROB(
  input         clock,
                reset,
                io_flush,
  output        io_ROB_packet_ready,
  input         io_ROB_packet_valid,
  input  [31:0] io_ROB_packet_bits_fetch_PC,
  input         io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RD,
  input         io_ROB_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS1,
  input         io_ROB_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_0_RS2,
  input         io_ROB_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_0_ROB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_0_portID,
                io_ROB_packet_bits_decoded_instruction_0_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_0_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_0_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_0_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_0_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_0_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_0_is_load,
                io_ROB_packet_bits_decoded_instruction_0_is_store,
                io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RD,
  input         io_ROB_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS1,
  input         io_ROB_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_1_RS2,
  input         io_ROB_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_1_ROB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_1_portID,
                io_ROB_packet_bits_decoded_instruction_1_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_1_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_1_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_1_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_1_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_1_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_1_is_load,
                io_ROB_packet_bits_decoded_instruction_1_is_store,
                io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RD,
  input         io_ROB_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS1,
  input         io_ROB_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_2_RS2,
  input         io_ROB_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_2_ROB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_2_portID,
                io_ROB_packet_bits_decoded_instruction_2_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_2_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_2_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_2_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_2_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_2_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_2_is_load,
                io_ROB_packet_bits_decoded_instruction_2_is_store,
                io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RD,
  input         io_ROB_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS1,
  input         io_ROB_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_ROB_packet_bits_decoded_instruction_3_RS2,
  input         io_ROB_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_ROB_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_ROB_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_ROB_packet_bits_decoded_instruction_3_ROB_index,
  input  [4:0]  io_ROB_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_ROB_packet_bits_decoded_instruction_3_portID,
                io_ROB_packet_bits_decoded_instruction_3_RS_type,
  input         io_ROB_packet_bits_decoded_instruction_3_needs_ALU,
                io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_ROB_packet_bits_decoded_instruction_3_needs_CSRs,
                io_ROB_packet_bits_decoded_instruction_3_SUBTRACT,
                io_ROB_packet_bits_decoded_instruction_3_MULTIPLY,
                io_ROB_packet_bits_decoded_instruction_3_IS_IMM,
                io_ROB_packet_bits_decoded_instruction_3_is_load,
                io_ROB_packet_bits_decoded_instruction_3_is_store,
                io_ROB_packet_bits_valid_bits_0,
                io_ROB_packet_bits_valid_bits_1,
                io_ROB_packet_bits_valid_bits_2,
                io_ROB_packet_bits_valid_bits_3,
  input  [3:0]  io_ROB_packet_bits_RAT_index,
  input  [7:0]  io_ROB_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  output        io_ROB_output_row_valid,
  output [31:0] io_ROB_output_fetch_PC,
  output [3:0]  io_ROB_output_RAT_index,
  output [5:0]  io_ROB_output_ROB_index,
  output [7:0]  io_ROB_output_free_list_front_pointer,
  output        io_ROB_output_ROB_entries_0_valid,
                io_ROB_output_ROB_entries_0_is_branch,
                io_ROB_output_ROB_entries_0_is_load,
                io_ROB_output_ROB_entries_0_is_store,
  output [6:0]  io_ROB_output_ROB_entries_0_RD,
  output        io_ROB_output_ROB_entries_0_RD_valid,
                io_ROB_output_ROB_entries_1_valid,
                io_ROB_output_ROB_entries_1_is_branch,
                io_ROB_output_ROB_entries_1_is_load,
                io_ROB_output_ROB_entries_1_is_store,
  output [6:0]  io_ROB_output_ROB_entries_1_RD,
  output        io_ROB_output_ROB_entries_1_RD_valid,
                io_ROB_output_ROB_entries_2_valid,
                io_ROB_output_ROB_entries_2_is_branch,
                io_ROB_output_ROB_entries_2_is_load,
                io_ROB_output_ROB_entries_2_is_store,
  output [6:0]  io_ROB_output_ROB_entries_2_RD,
  output        io_ROB_output_ROB_entries_2_RD_valid,
                io_ROB_output_ROB_entries_3_valid,
                io_ROB_output_ROB_entries_3_is_branch,
                io_ROB_output_ROB_entries_3_is_load,
                io_ROB_output_ROB_entries_3_is_store,
  output [6:0]  io_ROB_output_ROB_entries_3_RD,
  output        io_ROB_output_ROB_entries_3_RD_valid,
                io_ROB_output_complete_0,
                io_ROB_output_complete_1,
                io_ROB_output_complete_2,
                io_ROB_output_complete_3,
  input         io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [3:0]  io_commit_bits_RAT_index,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output [5:0]  io_ROB_index,
  input  [5:0]  io_PC_file_exec_addr,
  output [31:0] io_PC_file_exec_data
);

  wire        full;
  reg  [6:0]  front_pointer;
  reg  [6:0]  back_pointer;
  wire        allocate = io_ROB_packet_valid & ~full;
  reg         row_valid_mem_0;
  reg         row_valid_mem_1;
  reg         row_valid_mem_2;
  reg         row_valid_mem_3;
  reg         row_valid_mem_4;
  reg         row_valid_mem_5;
  reg         row_valid_mem_6;
  reg         row_valid_mem_7;
  reg         row_valid_mem_8;
  reg         row_valid_mem_9;
  reg         row_valid_mem_10;
  reg         row_valid_mem_11;
  reg         row_valid_mem_12;
  reg         row_valid_mem_13;
  reg         row_valid_mem_14;
  reg         row_valid_mem_15;
  reg         row_valid_mem_16;
  reg         row_valid_mem_17;
  reg         row_valid_mem_18;
  reg         row_valid_mem_19;
  reg         row_valid_mem_20;
  reg         row_valid_mem_21;
  reg         row_valid_mem_22;
  reg         row_valid_mem_23;
  reg         row_valid_mem_24;
  reg         row_valid_mem_25;
  reg         row_valid_mem_26;
  reg         row_valid_mem_27;
  reg         row_valid_mem_28;
  reg         row_valid_mem_29;
  reg         row_valid_mem_30;
  reg         row_valid_mem_31;
  reg         row_valid_mem_32;
  reg         row_valid_mem_33;
  reg         row_valid_mem_34;
  reg         row_valid_mem_35;
  reg         row_valid_mem_36;
  reg         row_valid_mem_37;
  reg         row_valid_mem_38;
  reg         row_valid_mem_39;
  reg         row_valid_mem_40;
  reg         row_valid_mem_41;
  reg         row_valid_mem_42;
  reg         row_valid_mem_43;
  reg         row_valid_mem_44;
  reg         row_valid_mem_45;
  reg         row_valid_mem_46;
  reg         row_valid_mem_47;
  reg         row_valid_mem_48;
  reg         row_valid_mem_49;
  reg         row_valid_mem_50;
  reg         row_valid_mem_51;
  reg         row_valid_mem_52;
  reg         row_valid_mem_53;
  reg         row_valid_mem_54;
  reg         row_valid_mem_55;
  reg         row_valid_mem_56;
  reg         row_valid_mem_57;
  reg         row_valid_mem_58;
  reg         row_valid_mem_59;
  reg         row_valid_mem_60;
  reg         row_valid_mem_61;
  reg         row_valid_mem_62;
  reg         row_valid_mem_63;
  wire [6:0]  _front_pointer_T_2 = front_pointer + 7'h1;
  wire [5:0]  front_index =
    io_flush ? 6'h0 : io_commit_valid ? _front_pointer_T_2[5:0] : front_pointer[5:0];
  wire [5:0]  back_index = io_flush ? 6'h0 : back_pointer[5:0];
  wire [63:0] _GEN =
    {{row_valid_mem_63},
     {row_valid_mem_62},
     {row_valid_mem_61},
     {row_valid_mem_60},
     {row_valid_mem_59},
     {row_valid_mem_58},
     {row_valid_mem_57},
     {row_valid_mem_56},
     {row_valid_mem_55},
     {row_valid_mem_54},
     {row_valid_mem_53},
     {row_valid_mem_52},
     {row_valid_mem_51},
     {row_valid_mem_50},
     {row_valid_mem_49},
     {row_valid_mem_48},
     {row_valid_mem_47},
     {row_valid_mem_46},
     {row_valid_mem_45},
     {row_valid_mem_44},
     {row_valid_mem_43},
     {row_valid_mem_42},
     {row_valid_mem_41},
     {row_valid_mem_40},
     {row_valid_mem_39},
     {row_valid_mem_38},
     {row_valid_mem_37},
     {row_valid_mem_36},
     {row_valid_mem_35},
     {row_valid_mem_34},
     {row_valid_mem_33},
     {row_valid_mem_32},
     {row_valid_mem_31},
     {row_valid_mem_30},
     {row_valid_mem_29},
     {row_valid_mem_28},
     {row_valid_mem_27},
     {row_valid_mem_26},
     {row_valid_mem_25},
     {row_valid_mem_24},
     {row_valid_mem_23},
     {row_valid_mem_22},
     {row_valid_mem_21},
     {row_valid_mem_20},
     {row_valid_mem_19},
     {row_valid_mem_18},
     {row_valid_mem_17},
     {row_valid_mem_16},
     {row_valid_mem_15},
     {row_valid_mem_14},
     {row_valid_mem_13},
     {row_valid_mem_12},
     {row_valid_mem_11},
     {row_valid_mem_10},
     {row_valid_mem_9},
     {row_valid_mem_8},
     {row_valid_mem_7},
     {row_valid_mem_6},
     {row_valid_mem_5},
     {row_valid_mem_4},
     {row_valid_mem_3},
     {row_valid_mem_2},
     {row_valid_mem_1},
     {row_valid_mem_0}};
  reg  [5:0]  io_ROB_output_ROB_index_REG;
  assign full = front_pointer[5:0] == back_pointer[5:0] & front_pointer != back_pointer;
  reg         shared_memory_update_notif;
  always @(posedge clock) begin
    if (reset) begin
      front_pointer <= 7'h0;
      back_pointer <= 7'h0;
      row_valid_mem_0 <= 1'h0;
      row_valid_mem_1 <= 1'h0;
      row_valid_mem_2 <= 1'h0;
      row_valid_mem_3 <= 1'h0;
      row_valid_mem_4 <= 1'h0;
      row_valid_mem_5 <= 1'h0;
      row_valid_mem_6 <= 1'h0;
      row_valid_mem_7 <= 1'h0;
      row_valid_mem_8 <= 1'h0;
      row_valid_mem_9 <= 1'h0;
      row_valid_mem_10 <= 1'h0;
      row_valid_mem_11 <= 1'h0;
      row_valid_mem_12 <= 1'h0;
      row_valid_mem_13 <= 1'h0;
      row_valid_mem_14 <= 1'h0;
      row_valid_mem_15 <= 1'h0;
      row_valid_mem_16 <= 1'h0;
      row_valid_mem_17 <= 1'h0;
      row_valid_mem_18 <= 1'h0;
      row_valid_mem_19 <= 1'h0;
      row_valid_mem_20 <= 1'h0;
      row_valid_mem_21 <= 1'h0;
      row_valid_mem_22 <= 1'h0;
      row_valid_mem_23 <= 1'h0;
      row_valid_mem_24 <= 1'h0;
      row_valid_mem_25 <= 1'h0;
      row_valid_mem_26 <= 1'h0;
      row_valid_mem_27 <= 1'h0;
      row_valid_mem_28 <= 1'h0;
      row_valid_mem_29 <= 1'h0;
      row_valid_mem_30 <= 1'h0;
      row_valid_mem_31 <= 1'h0;
      row_valid_mem_32 <= 1'h0;
      row_valid_mem_33 <= 1'h0;
      row_valid_mem_34 <= 1'h0;
      row_valid_mem_35 <= 1'h0;
      row_valid_mem_36 <= 1'h0;
      row_valid_mem_37 <= 1'h0;
      row_valid_mem_38 <= 1'h0;
      row_valid_mem_39 <= 1'h0;
      row_valid_mem_40 <= 1'h0;
      row_valid_mem_41 <= 1'h0;
      row_valid_mem_42 <= 1'h0;
      row_valid_mem_43 <= 1'h0;
      row_valid_mem_44 <= 1'h0;
      row_valid_mem_45 <= 1'h0;
      row_valid_mem_46 <= 1'h0;
      row_valid_mem_47 <= 1'h0;
      row_valid_mem_48 <= 1'h0;
      row_valid_mem_49 <= 1'h0;
      row_valid_mem_50 <= 1'h0;
      row_valid_mem_51 <= 1'h0;
      row_valid_mem_52 <= 1'h0;
      row_valid_mem_53 <= 1'h0;
      row_valid_mem_54 <= 1'h0;
      row_valid_mem_55 <= 1'h0;
      row_valid_mem_56 <= 1'h0;
      row_valid_mem_57 <= 1'h0;
      row_valid_mem_58 <= 1'h0;
      row_valid_mem_59 <= 1'h0;
      row_valid_mem_60 <= 1'h0;
      row_valid_mem_61 <= 1'h0;
      row_valid_mem_62 <= 1'h0;
      row_valid_mem_63 <= 1'h0;
    end
    else begin
      front_pointer <=
        io_flush
          ? 7'h0
          : io_commit_valid
              ? _front_pointer_T_2
              : front_pointer + {6'h0, io_commit_valid};
      back_pointer <= io_flush ? 7'h0 : back_pointer + {6'h0, allocate};
      row_valid_mem_0 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h0)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h0 | row_valid_mem_0);
      row_valid_mem_1 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1 | row_valid_mem_1);
      row_valid_mem_2 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2 | row_valid_mem_2);
      row_valid_mem_3 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3 | row_valid_mem_3);
      row_valid_mem_4 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h4)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h4 | row_valid_mem_4);
      row_valid_mem_5 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h5)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h5 | row_valid_mem_5);
      row_valid_mem_6 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h6)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h6 | row_valid_mem_6);
      row_valid_mem_7 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h7)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h7 | row_valid_mem_7);
      row_valid_mem_8 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h8)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h8 | row_valid_mem_8);
      row_valid_mem_9 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h9)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h9 | row_valid_mem_9);
      row_valid_mem_10 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hA)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hA | row_valid_mem_10);
      row_valid_mem_11 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hB)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hB | row_valid_mem_11);
      row_valid_mem_12 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hC)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hC | row_valid_mem_12);
      row_valid_mem_13 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hD)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hD | row_valid_mem_13);
      row_valid_mem_14 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hE)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hE | row_valid_mem_14);
      row_valid_mem_15 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'hF)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'hF | row_valid_mem_15);
      row_valid_mem_16 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h10)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h10 | row_valid_mem_16);
      row_valid_mem_17 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h11)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h11 | row_valid_mem_17);
      row_valid_mem_18 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h12)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h12 | row_valid_mem_18);
      row_valid_mem_19 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h13)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h13 | row_valid_mem_19);
      row_valid_mem_20 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h14)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h14 | row_valid_mem_20);
      row_valid_mem_21 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h15)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h15 | row_valid_mem_21);
      row_valid_mem_22 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h16)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h16 | row_valid_mem_22);
      row_valid_mem_23 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h17)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h17 | row_valid_mem_23);
      row_valid_mem_24 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h18)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h18 | row_valid_mem_24);
      row_valid_mem_25 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h19)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h19 | row_valid_mem_25);
      row_valid_mem_26 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1A | row_valid_mem_26);
      row_valid_mem_27 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1B | row_valid_mem_27);
      row_valid_mem_28 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1C | row_valid_mem_28);
      row_valid_mem_29 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1D | row_valid_mem_29);
      row_valid_mem_30 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1E | row_valid_mem_30);
      row_valid_mem_31 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h1F)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h1F | row_valid_mem_31);
      row_valid_mem_32 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h20)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h20 | row_valid_mem_32);
      row_valid_mem_33 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h21)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h21 | row_valid_mem_33);
      row_valid_mem_34 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h22)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h22 | row_valid_mem_34);
      row_valid_mem_35 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h23)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h23 | row_valid_mem_35);
      row_valid_mem_36 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h24)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h24 | row_valid_mem_36);
      row_valid_mem_37 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h25)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h25 | row_valid_mem_37);
      row_valid_mem_38 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h26)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h26 | row_valid_mem_38);
      row_valid_mem_39 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h27)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h27 | row_valid_mem_39);
      row_valid_mem_40 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h28)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h28 | row_valid_mem_40);
      row_valid_mem_41 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h29)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h29 | row_valid_mem_41);
      row_valid_mem_42 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2A | row_valid_mem_42);
      row_valid_mem_43 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2B | row_valid_mem_43);
      row_valid_mem_44 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2C | row_valid_mem_44);
      row_valid_mem_45 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2D | row_valid_mem_45);
      row_valid_mem_46 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2E | row_valid_mem_46);
      row_valid_mem_47 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h2F)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h2F | row_valid_mem_47);
      row_valid_mem_48 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h30)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h30 | row_valid_mem_48);
      row_valid_mem_49 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h31)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h31 | row_valid_mem_49);
      row_valid_mem_50 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h32)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h32 | row_valid_mem_50);
      row_valid_mem_51 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h33)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h33 | row_valid_mem_51);
      row_valid_mem_52 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h34)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h34 | row_valid_mem_52);
      row_valid_mem_53 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h35)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h35 | row_valid_mem_53);
      row_valid_mem_54 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h36)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h36 | row_valid_mem_54);
      row_valid_mem_55 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h37)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h37 | row_valid_mem_55);
      row_valid_mem_56 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h38)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h38 | row_valid_mem_56);
      row_valid_mem_57 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h39)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h39 | row_valid_mem_57);
      row_valid_mem_58 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3A)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3A | row_valid_mem_58);
      row_valid_mem_59 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3B)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3B | row_valid_mem_59);
      row_valid_mem_60 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3C)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3C | row_valid_mem_60);
      row_valid_mem_61 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3D)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3D | row_valid_mem_61);
      row_valid_mem_62 <=
        ~(io_flush | io_commit_valid & front_pointer[5:0] == 6'h3E)
        & (io_ROB_packet_valid & back_pointer[5:0] == 6'h3E | row_valid_mem_62);
      row_valid_mem_63 <=
        ~(io_flush | io_commit_valid & (&(front_pointer[5:0])))
        & (io_ROB_packet_valid & (&(back_pointer[5:0])) | row_valid_mem_63);
    end
    io_ROB_output_ROB_index_REG <= front_index;
    shared_memory_update_notif <= io_ROB_packet_valid;
  end // always @(posedge)
  ROB_shared_mem shared_mem (
    .clock                                 (clock),
    .io_addrA                              (back_index),
    .io_writeDataA_fetch_PC                (io_ROB_packet_bits_fetch_PC),
    .io_writeDataA_RAT_index               (io_ROB_packet_bits_RAT_index),
    .io_writeDataA_free_list_front_pointer (io_ROB_packet_bits_free_list_front_pointer),
    .io_writeEnableA                       (allocate),
    .io_addrB                              (front_index),
    .io_readDataB_fetch_PC                 (io_ROB_output_fetch_PC),
    .io_readDataB_RAT_index                (io_ROB_output_RAT_index),
    .io_readDataB_free_list_front_pointer  (io_ROB_output_free_list_front_pointer),
    .io_addrC                              (io_PC_file_exec_addr),
    .io_readDataC_fetch_PC                 (io_PC_file_exec_data)
  );
  ROB_WB_mem ROB_WB_banks_0 (
    .clock              (clock),
    .io_addrA           (back_index),
    .io_writeEnableA    (allocate),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h0),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h0),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h0),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h0),
    .io_addrG           (front_index),
    .io_readDataG_busy  (io_ROB_output_complete_0)
  );
  ROB_WB_mem ROB_WB_banks_1 (
    .clock              (clock),
    .io_addrA           (back_index),
    .io_writeEnableA    (allocate),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h1),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h1),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h1),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h1),
    .io_addrG           (front_index),
    .io_readDataG_busy  (io_ROB_output_complete_1)
  );
  ROB_WB_mem ROB_WB_banks_2 (
    .clock              (clock),
    .io_addrA           (back_index),
    .io_writeEnableA    (allocate),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & io_FU_outputs_0_bits_fetch_packet_index == 2'h2),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & io_FU_outputs_1_bits_fetch_packet_index == 2'h2),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & io_FU_outputs_2_bits_fetch_packet_index == 2'h2),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & io_FU_outputs_3_bits_fetch_packet_index == 2'h2),
    .io_addrG           (front_index),
    .io_readDataG_busy  (io_ROB_output_complete_2)
  );
  ROB_WB_mem ROB_WB_banks_3 (
    .clock              (clock),
    .io_addrA           (back_index),
    .io_writeEnableA    (allocate),
    .io_addrB           (io_FU_outputs_0_bits_ROB_index),
    .io_writeDataB_busy (io_FU_outputs_0_valid),
    .io_writeEnableB
      (io_FU_outputs_0_valid & (&io_FU_outputs_0_bits_fetch_packet_index)),
    .io_addrC           (io_FU_outputs_1_bits_ROB_index),
    .io_writeDataC_busy (io_FU_outputs_1_valid),
    .io_writeEnableC
      (io_FU_outputs_1_valid & (&io_FU_outputs_1_bits_fetch_packet_index)),
    .io_addrD           (io_FU_outputs_2_bits_ROB_index),
    .io_writeDataD_busy (io_FU_outputs_2_valid),
    .io_writeEnableD
      (io_FU_outputs_2_valid & (&io_FU_outputs_2_bits_fetch_packet_index)),
    .io_addrE           (io_FU_outputs_3_bits_ROB_index),
    .io_writeDataE_busy (io_FU_outputs_3_valid),
    .io_writeEnableE
      (io_FU_outputs_3_valid & (&io_FU_outputs_3_bits_fetch_packet_index)),
    .io_addrG           (front_index),
    .io_readDataG_busy  (io_ROB_output_complete_3)
  );
  ROB_entry_mem ROB_entry_banks_0 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_0),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_0_is_load),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_0_is_store),
    .io_writeDataA_RD        (io_ROB_packet_bits_decoded_instruction_0_RD),
    .io_writeDataA_RD_valid  (io_ROB_packet_bits_decoded_instruction_0_RD_valid),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (io_ROB_output_ROB_entries_0_valid),
    .io_readDataB_is_branch  (io_ROB_output_ROB_entries_0_is_branch),
    .io_readDataB_is_load    (io_ROB_output_ROB_entries_0_is_load),
    .io_readDataB_is_store   (io_ROB_output_ROB_entries_0_is_store),
    .io_readDataB_RD         (io_ROB_output_ROB_entries_0_RD),
    .io_readDataB_RD_valid   (io_ROB_output_ROB_entries_0_RD_valid)
  );
  ROB_entry_mem ROB_entry_banks_1 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_1),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_1_is_load),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_1_is_store),
    .io_writeDataA_RD        (io_ROB_packet_bits_decoded_instruction_1_RD),
    .io_writeDataA_RD_valid  (io_ROB_packet_bits_decoded_instruction_1_RD_valid),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (io_ROB_output_ROB_entries_1_valid),
    .io_readDataB_is_branch  (io_ROB_output_ROB_entries_1_is_branch),
    .io_readDataB_is_load    (io_ROB_output_ROB_entries_1_is_load),
    .io_readDataB_is_store   (io_ROB_output_ROB_entries_1_is_store),
    .io_readDataB_RD         (io_ROB_output_ROB_entries_1_RD),
    .io_readDataB_RD_valid   (io_ROB_output_ROB_entries_1_RD_valid)
  );
  ROB_entry_mem ROB_entry_banks_2 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_2),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_2_is_load),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_2_is_store),
    .io_writeDataA_RD        (io_ROB_packet_bits_decoded_instruction_2_RD),
    .io_writeDataA_RD_valid  (io_ROB_packet_bits_decoded_instruction_2_RD_valid),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (io_ROB_output_ROB_entries_2_valid),
    .io_readDataB_is_branch  (io_ROB_output_ROB_entries_2_is_branch),
    .io_readDataB_is_load    (io_ROB_output_ROB_entries_2_is_load),
    .io_readDataB_is_store   (io_ROB_output_ROB_entries_2_is_store),
    .io_readDataB_RD         (io_ROB_output_ROB_entries_2_RD),
    .io_readDataB_RD_valid   (io_ROB_output_ROB_entries_2_RD_valid)
  );
  ROB_entry_mem ROB_entry_banks_3 (
    .clock                   (clock),
    .io_addrA                (back_index),
    .io_writeDataA_valid     (io_ROB_packet_bits_valid_bits_3),
    .io_writeDataA_is_branch (io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_writeDataA_is_load   (io_ROB_packet_bits_decoded_instruction_3_is_load),
    .io_writeDataA_is_store  (io_ROB_packet_bits_decoded_instruction_3_is_store),
    .io_writeDataA_RD        (io_ROB_packet_bits_decoded_instruction_3_RD),
    .io_writeDataA_RD_valid  (io_ROB_packet_bits_decoded_instruction_3_RD_valid),
    .io_writeEnableA         (allocate),
    .io_addrB                (front_index),
    .io_readDataB_valid      (io_ROB_output_ROB_entries_3_valid),
    .io_readDataB_is_branch  (io_ROB_output_ROB_entries_3_is_branch),
    .io_readDataB_is_load    (io_ROB_output_ROB_entries_3_is_load),
    .io_readDataB_is_store   (io_ROB_output_ROB_entries_3_is_store),
    .io_readDataB_RD         (io_ROB_output_ROB_entries_3_RD),
    .io_readDataB_RD_valid   (io_ROB_output_ROB_entries_3_RD_valid)
  );
  assign io_ROB_packet_ready = ~full;
  assign io_ROB_output_row_valid = _GEN[front_pointer[5:0]];
  assign io_ROB_output_ROB_index = io_ROB_output_ROB_index_REG;
  assign io_ROB_index = back_index;
endmodule

module BRU(
  input         io_FTQ_valid,
  input  [31:0] io_FTQ_fetch_PC,
                io_FTQ_predicted_PC,
  input         io_FTQ_T_NT,
  input  [2:0]  io_FTQ_br_type,
  input  [15:0] io_FTQ_GHR,
  input  [6:0]  io_FTQ_NEXT,
                io_FTQ_TOS,
  input  [1:0]  io_FTQ_dominant_index,
  input  [31:0] io_FTQ_resolved_PC,
  input         io_ROB_output_row_valid,
  input  [31:0] io_ROB_output_fetch_PC,
  input  [3:0]  io_ROB_output_RAT_index,
  input  [5:0]  io_ROB_output_ROB_index,
  input  [7:0]  io_ROB_output_free_list_front_pointer,
  input         io_ROB_output_ROB_entries_0_valid,
                io_ROB_output_ROB_entries_0_is_load,
                io_ROB_output_ROB_entries_0_is_store,
  input  [6:0]  io_ROB_output_ROB_entries_0_RD,
  input         io_ROB_output_ROB_entries_0_RD_valid,
                io_ROB_output_ROB_entries_1_valid,
                io_ROB_output_ROB_entries_1_is_load,
                io_ROB_output_ROB_entries_1_is_store,
  input  [6:0]  io_ROB_output_ROB_entries_1_RD,
  input         io_ROB_output_ROB_entries_1_RD_valid,
                io_ROB_output_ROB_entries_2_valid,
                io_ROB_output_ROB_entries_2_is_load,
                io_ROB_output_ROB_entries_2_is_store,
  input  [6:0]  io_ROB_output_ROB_entries_2_RD,
  input         io_ROB_output_ROB_entries_2_RD_valid,
                io_ROB_output_ROB_entries_3_valid,
                io_ROB_output_ROB_entries_3_is_load,
                io_ROB_output_ROB_entries_3_is_store,
  input  [6:0]  io_ROB_output_ROB_entries_3_RD,
  input         io_ROB_output_ROB_entries_3_RD_valid,
                io_ROB_output_complete_0,
                io_ROB_output_complete_1,
                io_ROB_output_complete_2,
                io_ROB_output_complete_3,
  output        io_commit_valid,
  output [31:0] io_commit_bits_fetch_PC,
  output        io_commit_bits_T_NT,
  output [5:0]  io_commit_bits_ROB_index,
  output [2:0]  io_commit_bits_br_type,
  output [1:0]  io_commit_bits_fetch_packet_index,
  output        io_commit_bits_is_misprediction,
  output [31:0] io_commit_bits_expected_PC,
  output [15:0] io_commit_bits_GHR,
  output [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  output [3:0]  io_commit_bits_RAT_index,
  output [7:0]  io_commit_bits_free_list_front_pointer,
  output [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  output        io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3
);

  wire commit_valid =
    io_ROB_output_row_valid
    & (io_ROB_output_complete_0 & io_ROB_output_ROB_entries_0_valid
       | ~io_ROB_output_ROB_entries_0_valid | io_ROB_output_ROB_entries_0_is_load
       | io_ROB_output_ROB_entries_0_is_store)
    & (io_ROB_output_complete_1 & io_ROB_output_ROB_entries_1_valid
       | ~io_ROB_output_ROB_entries_1_valid | io_ROB_output_ROB_entries_1_is_load
       | io_ROB_output_ROB_entries_1_is_store)
    & (io_ROB_output_complete_2 & io_ROB_output_ROB_entries_2_valid
       | ~io_ROB_output_ROB_entries_2_valid | io_ROB_output_ROB_entries_2_is_load
       | io_ROB_output_ROB_entries_2_is_store)
    & (io_ROB_output_complete_3 & io_ROB_output_ROB_entries_3_valid
       | ~io_ROB_output_ROB_entries_3_valid | io_ROB_output_ROB_entries_3_is_load
       | io_ROB_output_ROB_entries_3_is_store);
  wire branch_commit =
    commit_valid & io_ROB_output_fetch_PC == io_FTQ_fetch_PC & io_FTQ_valid;
  assign io_commit_valid = commit_valid;
  assign io_commit_bits_fetch_PC = io_ROB_output_fetch_PC;
  assign io_commit_bits_T_NT = branch_commit & io_FTQ_T_NT;
  assign io_commit_bits_ROB_index = io_ROB_output_ROB_index;
  assign io_commit_bits_br_type = branch_commit ? io_FTQ_br_type : 3'h0;
  assign io_commit_bits_fetch_packet_index = branch_commit ? io_FTQ_dominant_index : 2'h0;
  assign io_commit_bits_is_misprediction =
    branch_commit & io_FTQ_predicted_PC != io_FTQ_resolved_PC;
  assign io_commit_bits_expected_PC = branch_commit ? io_FTQ_resolved_PC : 32'h0;
  assign io_commit_bits_GHR = io_FTQ_GHR;
  assign io_commit_bits_TOS = io_FTQ_TOS;
  assign io_commit_bits_NEXT = io_FTQ_NEXT;
  assign io_commit_bits_RAT_index = io_ROB_output_RAT_index;
  assign io_commit_bits_free_list_front_pointer = io_ROB_output_free_list_front_pointer;
  assign io_commit_bits_RD_0 = io_ROB_output_ROB_entries_0_RD;
  assign io_commit_bits_RD_1 = io_ROB_output_ROB_entries_1_RD;
  assign io_commit_bits_RD_2 = io_ROB_output_ROB_entries_2_RD;
  assign io_commit_bits_RD_3 = io_ROB_output_ROB_entries_3_RD;
  assign io_commit_bits_RD_valid_0 = io_ROB_output_ROB_entries_0_RD_valid;
  assign io_commit_bits_RD_valid_1 = io_ROB_output_ROB_entries_1_RD_valid;
  assign io_commit_bits_RD_valid_2 = io_ROB_output_ROB_entries_2_RD_valid;
  assign io_commit_bits_RD_valid_3 = io_ROB_output_ROB_entries_3_RD_valid;
endmodule

module ChaosCore(
  input         clock,
                reset,
  output        io_commit_valid,
  output [31:0] io_commit_bits_fetch_PC,
  output        io_commit_bits_T_NT,
  output [5:0]  io_commit_bits_ROB_index,
  output [2:0]  io_commit_bits_br_type,
  output [1:0]  io_commit_bits_fetch_packet_index,
  output        io_commit_bits_is_misprediction,
  output [31:0] io_commit_bits_expected_PC,
  output [15:0] io_commit_bits_GHR,
  output [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  output [3:0]  io_commit_bits_RAT_index,
  output [7:0]  io_commit_bits_free_list_front_pointer,
  output [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  output        io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
                io_flush,
                io_revert_valid,
  output [31:0] io_revert_bits_PC,
  output        io_frontend_memory_response_ready,
  input         io_frontend_memory_response_valid,
  input  [31:0] io_frontend_memory_response_bits_fetch_PC,
  input         io_frontend_memory_response_bits_valid_bits_0,
                io_frontend_memory_response_bits_valid_bits_1,
                io_frontend_memory_response_bits_valid_bits_2,
                io_frontend_memory_response_bits_valid_bits_3,
  input  [31:0] io_frontend_memory_response_bits_instructions_0_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_0_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_0_ROB_index,
  input  [31:0] io_frontend_memory_response_bits_instructions_1_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_1_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_1_ROB_index,
  input  [31:0] io_frontend_memory_response_bits_instructions_2_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_2_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_2_ROB_index,
  input  [31:0] io_frontend_memory_response_bits_instructions_3_instruction,
  input  [3:0]  io_frontend_memory_response_bits_instructions_3_packet_index,
  input  [5:0]  io_frontend_memory_response_bits_instructions_3_ROB_index,
  input         io_frontend_memory_request_ready,
  output        io_frontend_memory_request_valid,
  output [31:0] io_frontend_memory_request_bits_addr,
                io_frontend_memory_request_bits_wr_data,
  output        io_frontend_memory_request_bits_wr_en,
                io_backend_memory_response_ready,
  input         io_backend_memory_response_valid,
  input  [31:0] io_backend_memory_response_bits_data,
  input         io_backend_memory_request_ready,
  output        io_backend_memory_request_valid,
  output [31:0] io_backend_memory_request_bits_addr,
                io_backend_memory_request_bits_wr_data,
  output        io_backend_memory_request_bits_wr_en
);

  wire        _BRU_io_commit_valid;
  wire [31:0] _BRU_io_commit_bits_fetch_PC;
  wire        _BRU_io_commit_bits_T_NT;
  wire [5:0]  _BRU_io_commit_bits_ROB_index;
  wire [2:0]  _BRU_io_commit_bits_br_type;
  wire [1:0]  _BRU_io_commit_bits_fetch_packet_index;
  wire        _BRU_io_commit_bits_is_misprediction;
  wire [31:0] _BRU_io_commit_bits_expected_PC;
  wire [15:0] _BRU_io_commit_bits_GHR;
  wire [6:0]  _BRU_io_commit_bits_TOS;
  wire [6:0]  _BRU_io_commit_bits_NEXT;
  wire [3:0]  _BRU_io_commit_bits_RAT_index;
  wire [7:0]  _BRU_io_commit_bits_free_list_front_pointer;
  wire [6:0]  _BRU_io_commit_bits_RD_0;
  wire [6:0]  _BRU_io_commit_bits_RD_1;
  wire [6:0]  _BRU_io_commit_bits_RD_2;
  wire [6:0]  _BRU_io_commit_bits_RD_3;
  wire        _BRU_io_commit_bits_RD_valid_0;
  wire        _BRU_io_commit_bits_RD_valid_1;
  wire        _BRU_io_commit_bits_RD_valid_2;
  wire        _BRU_io_commit_bits_RD_valid_3;
  wire        _ROB_io_ROB_packet_ready;
  wire        _ROB_io_ROB_output_row_valid;
  wire [31:0] _ROB_io_ROB_output_fetch_PC;
  wire [3:0]  _ROB_io_ROB_output_RAT_index;
  wire [5:0]  _ROB_io_ROB_output_ROB_index;
  wire [7:0]  _ROB_io_ROB_output_free_list_front_pointer;
  wire        _ROB_io_ROB_output_ROB_entries_0_valid;
  wire        _ROB_io_ROB_output_ROB_entries_0_is_load;
  wire        _ROB_io_ROB_output_ROB_entries_0_is_store;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_0_RD;
  wire        _ROB_io_ROB_output_ROB_entries_0_RD_valid;
  wire        _ROB_io_ROB_output_ROB_entries_1_valid;
  wire        _ROB_io_ROB_output_ROB_entries_1_is_load;
  wire        _ROB_io_ROB_output_ROB_entries_1_is_store;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_1_RD;
  wire        _ROB_io_ROB_output_ROB_entries_1_RD_valid;
  wire        _ROB_io_ROB_output_ROB_entries_2_valid;
  wire        _ROB_io_ROB_output_ROB_entries_2_is_load;
  wire        _ROB_io_ROB_output_ROB_entries_2_is_store;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_2_RD;
  wire        _ROB_io_ROB_output_ROB_entries_2_RD_valid;
  wire        _ROB_io_ROB_output_ROB_entries_3_valid;
  wire        _ROB_io_ROB_output_ROB_entries_3_is_load;
  wire        _ROB_io_ROB_output_ROB_entries_3_is_store;
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_3_RD;
  wire        _ROB_io_ROB_output_ROB_entries_3_RD_valid;
  wire        _ROB_io_ROB_output_complete_0;
  wire        _ROB_io_ROB_output_complete_1;
  wire        _ROB_io_ROB_output_complete_2;
  wire        _ROB_io_ROB_output_complete_3;
  wire [5:0]  _ROB_io_ROB_index;
  wire [31:0] _ROB_io_PC_file_exec_data;
  wire        _FTQ_io_predictions_ready;
  wire        _FTQ_io_FTQ_valid;
  wire [31:0] _FTQ_io_FTQ_fetch_PC;
  wire [31:0] _FTQ_io_FTQ_predicted_PC;
  wire        _FTQ_io_FTQ_T_NT;
  wire [2:0]  _FTQ_io_FTQ_br_type;
  wire [15:0] _FTQ_io_FTQ_GHR;
  wire [6:0]  _FTQ_io_FTQ_NEXT;
  wire [6:0]  _FTQ_io_FTQ_TOS;
  wire [1:0]  _FTQ_io_FTQ_dominant_index;
  wire [31:0] _FTQ_io_FTQ_resolved_PC;
  wire [5:0]  _backend_io_PC_file_exec_addr;
  wire        _backend_io_MEMRS_ready_0;
  wire        _backend_io_MEMRS_ready_1;
  wire        _backend_io_MEMRS_ready_2;
  wire        _backend_io_MEMRS_ready_3;
  wire        _backend_io_INTRS_ready_0;
  wire        _backend_io_INTRS_ready_1;
  wire        _backend_io_INTRS_ready_2;
  wire        _backend_io_INTRS_ready_3;
  wire        _backend_io_FU_outputs_0_valid;
  wire [6:0]  _backend_io_FU_outputs_0_bits_RD;
  wire [31:0] _backend_io_FU_outputs_0_bits_RD_data;
  wire        _backend_io_FU_outputs_0_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_0_bits_fetch_PC;
  wire        _backend_io_FU_outputs_0_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_0_bits_target_address;
  wire        _backend_io_FU_outputs_0_bits_branch_valid;
  wire [5:0]  _backend_io_FU_outputs_0_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_0_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_1_valid;
  wire [6:0]  _backend_io_FU_outputs_1_bits_RD;
  wire [31:0] _backend_io_FU_outputs_1_bits_RD_data;
  wire        _backend_io_FU_outputs_1_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_1_bits_fetch_PC;
  wire        _backend_io_FU_outputs_1_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_1_bits_target_address;
  wire        _backend_io_FU_outputs_1_bits_branch_valid;
  wire [5:0]  _backend_io_FU_outputs_1_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_1_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_2_valid;
  wire [6:0]  _backend_io_FU_outputs_2_bits_RD;
  wire [31:0] _backend_io_FU_outputs_2_bits_RD_data;
  wire        _backend_io_FU_outputs_2_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_2_bits_fetch_PC;
  wire        _backend_io_FU_outputs_2_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_2_bits_target_address;
  wire        _backend_io_FU_outputs_2_bits_branch_valid;
  wire [5:0]  _backend_io_FU_outputs_2_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_2_bits_fetch_packet_index;
  wire        _backend_io_FU_outputs_3_valid;
  wire [6:0]  _backend_io_FU_outputs_3_bits_RD;
  wire [31:0] _backend_io_FU_outputs_3_bits_RD_data;
  wire        _backend_io_FU_outputs_3_bits_RD_valid;
  wire [31:0] _backend_io_FU_outputs_3_bits_fetch_PC;
  wire        _backend_io_FU_outputs_3_bits_branch_taken;
  wire [31:0] _backend_io_FU_outputs_3_bits_target_address;
  wire        _backend_io_FU_outputs_3_bits_branch_valid;
  wire [5:0]  _backend_io_FU_outputs_3_bits_ROB_index;
  wire [1:0]  _backend_io_FU_outputs_3_bits_fetch_packet_index;
  wire        _frontend_io_predictions_valid;
  wire        _frontend_io_predictions_bits_valid;
  wire [31:0] _frontend_io_predictions_bits_fetch_PC;
  wire [31:0] _frontend_io_predictions_bits_predicted_PC;
  wire        _frontend_io_predictions_bits_T_NT;
  wire [2:0]  _frontend_io_predictions_bits_br_type;
  wire [15:0] _frontend_io_predictions_bits_GHR;
  wire [6:0]  _frontend_io_predictions_bits_NEXT;
  wire [6:0]  _frontend_io_predictions_bits_TOS;
  wire [1:0]  _frontend_io_predictions_bits_dominant_index;
  wire [31:0] _frontend_io_predictions_bits_resolved_PC;
  wire        _frontend_io_renamed_decoded_fetch_packet_valid;
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM;
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID;
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load;
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;
  wire [3:0]  _frontend_io_renamed_decoded_fetch_packet_bits_RAT_index;
  wire [7:0]  _frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer;
  wire        flush = _BRU_io_commit_valid & _BRU_io_commit_bits_is_misprediction;
  wire        needs_INTRS_0 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;
  wire        needs_MEMRS_0 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;
  wire        needs_INTRS_1 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;
  wire        needs_MEMRS_1 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;
  wire        needs_INTRS_2 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;
  wire        needs_MEMRS_2 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;
  wire        needs_INTRS_3 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;
  wire        needs_MEMRS_3 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;
  wire        all_INT_RS_accepted =
    {1'h0, {1'h0, _backend_io_INTRS_ready_0} + {1'h0, _backend_io_INTRS_ready_1}}
    + {1'h0,
       {1'h0, _backend_io_INTRS_ready_2}
         + {1'h0,
            _backend_io_INTRS_ready_3}} >= {1'h0,
                                            {1'h0, needs_INTRS_0} + {1'h0, needs_INTRS_1}}
    + {1'h0, {1'h0, needs_INTRS_2} + {1'h0, needs_INTRS_3}};
  wire        all_MEM_RS_accepted =
    {1'h0, {1'h0, _backend_io_MEMRS_ready_0} + {1'h0, _backend_io_MEMRS_ready_1}}
    + {1'h0,
       {1'h0, _backend_io_MEMRS_ready_2}
         + {1'h0,
            _backend_io_MEMRS_ready_3}} >= {1'h0,
                                            {1'h0, needs_MEMRS_0} + {1'h0, needs_MEMRS_1}}
    + {1'h0, {1'h0, needs_MEMRS_2} + {1'h0, needs_MEMRS_3}};
  frontend frontend (
    .clock
      (clock),
    .reset
      (reset),
    .io_flush
      (flush),
    .io_memory_request_ready
      (io_frontend_memory_request_ready),
    .io_memory_request_valid
      (io_frontend_memory_request_valid),
    .io_memory_request_bits_addr
      (io_frontend_memory_request_bits_addr),
    .io_memory_request_bits_wr_data
      (io_frontend_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en
      (io_frontend_memory_request_bits_wr_en),
    .io_memory_response_ready
      (io_frontend_memory_response_ready),
    .io_memory_response_valid
      (io_frontend_memory_response_valid),
    .io_memory_response_bits_fetch_PC
      (io_frontend_memory_response_bits_fetch_PC),
    .io_memory_response_bits_valid_bits_0
      (io_frontend_memory_response_bits_valid_bits_0),
    .io_memory_response_bits_valid_bits_1
      (io_frontend_memory_response_bits_valid_bits_1),
    .io_memory_response_bits_valid_bits_2
      (io_frontend_memory_response_bits_valid_bits_2),
    .io_memory_response_bits_valid_bits_3
      (io_frontend_memory_response_bits_valid_bits_3),
    .io_memory_response_bits_instructions_0_instruction
      (io_frontend_memory_response_bits_instructions_0_instruction),
    .io_memory_response_bits_instructions_0_packet_index
      (io_frontend_memory_response_bits_instructions_0_packet_index),
    .io_memory_response_bits_instructions_0_ROB_index
      (io_frontend_memory_response_bits_instructions_0_ROB_index),
    .io_memory_response_bits_instructions_1_instruction
      (io_frontend_memory_response_bits_instructions_1_instruction),
    .io_memory_response_bits_instructions_1_packet_index
      (io_frontend_memory_response_bits_instructions_1_packet_index),
    .io_memory_response_bits_instructions_1_ROB_index
      (io_frontend_memory_response_bits_instructions_1_ROB_index),
    .io_memory_response_bits_instructions_2_instruction
      (io_frontend_memory_response_bits_instructions_2_instruction),
    .io_memory_response_bits_instructions_2_packet_index
      (io_frontend_memory_response_bits_instructions_2_packet_index),
    .io_memory_response_bits_instructions_2_ROB_index
      (io_frontend_memory_response_bits_instructions_2_ROB_index),
    .io_memory_response_bits_instructions_3_instruction
      (io_frontend_memory_response_bits_instructions_3_instruction),
    .io_memory_response_bits_instructions_3_packet_index
      (io_frontend_memory_response_bits_instructions_3_packet_index),
    .io_memory_response_bits_instructions_3_ROB_index
      (io_frontend_memory_response_bits_instructions_3_ROB_index),
    .io_commit_valid
      (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_RAT_index
      (_BRU_io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),
    .io_predictions_ready
      (_FTQ_io_predictions_ready),
    .io_predictions_valid
      (_frontend_io_predictions_valid),
    .io_predictions_bits_valid
      (_frontend_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC
      (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT
      (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_GHR
      (_frontend_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT
      (_frontend_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS
      (_frontend_io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (_frontend_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (_frontend_io_predictions_bits_resolved_PC),
    .io_renamed_decoded_fetch_packet_ready
      (_ROB_io_ROB_packet_ready & all_INT_RS_accepted & all_MEM_RS_accepted),
    .io_renamed_decoded_fetch_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_RAT_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_RAT_index),
    .io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
      (_frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (_backend_io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (_backend_io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (_backend_io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_backend_io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (_backend_io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index),
    .io_revert_valid
      (io_revert_valid),
    .io_revert_bits_PC
      (io_revert_bits_PC)
  );
  backend backend (
    .clock                                                             (clock),
    .reset                                                             (reset),
    .io_flush                                                          (flush),
    .io_memory_response_ready
      (io_backend_memory_response_ready),
    .io_memory_response_valid
      (io_backend_memory_response_valid),
    .io_memory_response_bits_data
      (io_backend_memory_response_bits_data),
    .io_memory_request_ready
      (io_backend_memory_request_ready),
    .io_memory_request_valid
      (io_backend_memory_request_valid),
    .io_memory_request_bits_addr
      (io_backend_memory_request_bits_addr),
    .io_memory_request_bits_wr_data
      (io_backend_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en
      (io_backend_memory_request_bits_wr_en),
    .io_commit_valid
      (_BRU_io_commit_valid),
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data),
    .io_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_backend_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_backend_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_backend_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_backend_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_backend_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_backend_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_backend_packet_bits_decoded_instruction_0_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_backend_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_backend_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_backend_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_0_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_backend_packet_bits_decoded_instruction_0_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_backend_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_backend_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_backend_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_backend_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_backend_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_backend_packet_bits_decoded_instruction_1_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_backend_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_backend_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_backend_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_1_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_backend_packet_bits_decoded_instruction_1_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_backend_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_backend_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_backend_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_backend_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_backend_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_backend_packet_bits_decoded_instruction_2_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_backend_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_backend_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_backend_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_2_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_backend_packet_bits_decoded_instruction_2_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_backend_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_backend_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_backend_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_backend_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_backend_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_backend_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_backend_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_backend_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_backend_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_backend_packet_bits_decoded_instruction_3_ROB_index
      (_ROB_io_ROB_index),
    .io_backend_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_backend_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_backend_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_backend_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_backend_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_backend_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_backend_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_backend_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_backend_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_backend_packet_bits_decoded_instruction_3_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_backend_packet_bits_decoded_instruction_3_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_backend_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_backend_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_backend_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_backend_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_MEMRS_ready_0
      (_backend_io_MEMRS_ready_0),
    .io_MEMRS_ready_1
      (_backend_io_MEMRS_ready_1),
    .io_MEMRS_ready_2
      (_backend_io_MEMRS_ready_2),
    .io_MEMRS_ready_3
      (_backend_io_MEMRS_ready_3),
    .io_INTRS_ready_0
      (_backend_io_INTRS_ready_0),
    .io_INTRS_ready_1
      (_backend_io_INTRS_ready_1),
    .io_INTRS_ready_2
      (_backend_io_INTRS_ready_2),
    .io_INTRS_ready_3
      (_backend_io_INTRS_ready_3),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (_backend_io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (_backend_io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (_backend_io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_backend_io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (_backend_io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index)
  );
  FTQ FTQ (
    .clock                                   (clock),
    .reset                                   (reset),
    .io_flush                                (flush),
    .io_FU_outputs_0_valid                   (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_fetch_PC           (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken       (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid       (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_predictions_ready                    (_FTQ_io_predictions_ready),
    .io_predictions_valid                    (_frontend_io_predictions_valid),
    .io_predictions_bits_valid               (_frontend_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC            (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC        (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT                (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type             (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_GHR                 (_frontend_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT                (_frontend_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS                 (_frontend_io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (_frontend_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC         (_frontend_io_predictions_bits_resolved_PC),
    .io_commit_valid                         (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC                 (_BRU_io_commit_bits_fetch_PC),
    .io_FTQ_valid                            (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC                         (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC                     (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                             (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type                          (_FTQ_io_FTQ_br_type),
    .io_FTQ_GHR                              (_FTQ_io_FTQ_GHR),
    .io_FTQ_NEXT                             (_FTQ_io_FTQ_NEXT),
    .io_FTQ_TOS                              (_FTQ_io_FTQ_TOS),
    .io_FTQ_dominant_index                   (_FTQ_io_FTQ_dominant_index),
    .io_FTQ_resolved_PC                      (_FTQ_io_FTQ_resolved_PC)
  );
  ROB ROB (
    .clock                                                         (clock),
    .reset                                                         (reset),
    .io_flush                                                      (flush),
    .io_ROB_packet_ready
      (_ROB_io_ROB_packet_ready),
    .io_ROB_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid & all_INT_RS_accepted
       & all_MEM_RS_accepted),
    .io_ROB_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_ROB_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_ROB_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_ROB_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_ROB_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_ROB_packet_bits_decoded_instruction_0_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_ROB_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_ROB_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_ROB_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_0_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_load),
    .io_ROB_packet_bits_decoded_instruction_0_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_is_store),
    .io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_ROB_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_ROB_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_ROB_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_ROB_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_ROB_packet_bits_decoded_instruction_1_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_ROB_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_ROB_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_ROB_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_1_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_load),
    .io_ROB_packet_bits_decoded_instruction_1_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_is_store),
    .io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_ROB_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_ROB_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_ROB_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_ROB_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_ROB_packet_bits_decoded_instruction_2_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_ROB_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_ROB_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_ROB_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_2_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_load),
    .io_ROB_packet_bits_decoded_instruction_2_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_is_store),
    .io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_ROB_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_ROB_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_ROB_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_ROB_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_ROB_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_ROB_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_ROB_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_ROB_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_ROB_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_ROB_packet_bits_decoded_instruction_3_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_ROB_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_ROB_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_ROB_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_ROB_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_ROB_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_ROB_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_ROB_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_ROB_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_ROB_packet_bits_decoded_instruction_3_is_load
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_load),
    .io_ROB_packet_bits_decoded_instruction_3_is_store
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_is_store),
    .io_ROB_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_ROB_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_ROB_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_ROB_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_ROB_packet_bits_RAT_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_RAT_index),
    .io_ROB_packet_bits_free_list_front_pointer
      (_frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_RD_data
      (_backend_io_FU_outputs_3_bits_RD_data),
    .io_FU_outputs_3_bits_RD_valid
      (_backend_io_FU_outputs_3_bits_RD_valid),
    .io_FU_outputs_3_bits_fetch_PC
      (_backend_io_FU_outputs_3_bits_fetch_PC),
    .io_FU_outputs_3_bits_branch_taken
      (_backend_io_FU_outputs_3_bits_branch_taken),
    .io_FU_outputs_3_bits_target_address
      (_backend_io_FU_outputs_3_bits_target_address),
    .io_FU_outputs_3_bits_branch_valid
      (_backend_io_FU_outputs_3_bits_branch_valid),
    .io_FU_outputs_3_bits_ROB_index
      (_backend_io_FU_outputs_3_bits_ROB_index),
    .io_FU_outputs_3_bits_fetch_packet_index
      (_backend_io_FU_outputs_3_bits_fetch_packet_index),
    .io_ROB_output_row_valid
      (_ROB_io_ROB_output_row_valid),
    .io_ROB_output_fetch_PC
      (_ROB_io_ROB_output_fetch_PC),
    .io_ROB_output_RAT_index
      (_ROB_io_ROB_output_RAT_index),
    .io_ROB_output_ROB_index
      (_ROB_io_ROB_output_ROB_index),
    .io_ROB_output_free_list_front_pointer
      (_ROB_io_ROB_output_free_list_front_pointer),
    .io_ROB_output_ROB_entries_0_valid
      (_ROB_io_ROB_output_ROB_entries_0_valid),
    .io_ROB_output_ROB_entries_0_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_0_is_load
      (_ROB_io_ROB_output_ROB_entries_0_is_load),
    .io_ROB_output_ROB_entries_0_is_store
      (_ROB_io_ROB_output_ROB_entries_0_is_store),
    .io_ROB_output_ROB_entries_0_RD
      (_ROB_io_ROB_output_ROB_entries_0_RD),
    .io_ROB_output_ROB_entries_0_RD_valid
      (_ROB_io_ROB_output_ROB_entries_0_RD_valid),
    .io_ROB_output_ROB_entries_1_valid
      (_ROB_io_ROB_output_ROB_entries_1_valid),
    .io_ROB_output_ROB_entries_1_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_1_is_load
      (_ROB_io_ROB_output_ROB_entries_1_is_load),
    .io_ROB_output_ROB_entries_1_is_store
      (_ROB_io_ROB_output_ROB_entries_1_is_store),
    .io_ROB_output_ROB_entries_1_RD
      (_ROB_io_ROB_output_ROB_entries_1_RD),
    .io_ROB_output_ROB_entries_1_RD_valid
      (_ROB_io_ROB_output_ROB_entries_1_RD_valid),
    .io_ROB_output_ROB_entries_2_valid
      (_ROB_io_ROB_output_ROB_entries_2_valid),
    .io_ROB_output_ROB_entries_2_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_2_is_load
      (_ROB_io_ROB_output_ROB_entries_2_is_load),
    .io_ROB_output_ROB_entries_2_is_store
      (_ROB_io_ROB_output_ROB_entries_2_is_store),
    .io_ROB_output_ROB_entries_2_RD
      (_ROB_io_ROB_output_ROB_entries_2_RD),
    .io_ROB_output_ROB_entries_2_RD_valid
      (_ROB_io_ROB_output_ROB_entries_2_RD_valid),
    .io_ROB_output_ROB_entries_3_valid
      (_ROB_io_ROB_output_ROB_entries_3_valid),
    .io_ROB_output_ROB_entries_3_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_3_is_load
      (_ROB_io_ROB_output_ROB_entries_3_is_load),
    .io_ROB_output_ROB_entries_3_is_store
      (_ROB_io_ROB_output_ROB_entries_3_is_store),
    .io_ROB_output_ROB_entries_3_RD
      (_ROB_io_ROB_output_ROB_entries_3_RD),
    .io_ROB_output_ROB_entries_3_RD_valid
      (_ROB_io_ROB_output_ROB_entries_3_RD_valid),
    .io_ROB_output_complete_0
      (_ROB_io_ROB_output_complete_0),
    .io_ROB_output_complete_1
      (_ROB_io_ROB_output_complete_1),
    .io_ROB_output_complete_2
      (_ROB_io_ROB_output_complete_2),
    .io_ROB_output_complete_3
      (_ROB_io_ROB_output_complete_3),
    .io_commit_valid                                               (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_RAT_index
      (_BRU_io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),
    .io_ROB_index                                                  (_ROB_io_ROB_index),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data)
  );
  BRU BRU (
    .io_FTQ_valid                           (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC                        (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC                    (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                            (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type                         (_FTQ_io_FTQ_br_type),
    .io_FTQ_GHR                             (_FTQ_io_FTQ_GHR),
    .io_FTQ_NEXT                            (_FTQ_io_FTQ_NEXT),
    .io_FTQ_TOS                             (_FTQ_io_FTQ_TOS),
    .io_FTQ_dominant_index                  (_FTQ_io_FTQ_dominant_index),
    .io_FTQ_resolved_PC                     (_FTQ_io_FTQ_resolved_PC),
    .io_ROB_output_row_valid                (_ROB_io_ROB_output_row_valid),
    .io_ROB_output_fetch_PC                 (_ROB_io_ROB_output_fetch_PC),
    .io_ROB_output_RAT_index                (_ROB_io_ROB_output_RAT_index),
    .io_ROB_output_ROB_index                (_ROB_io_ROB_output_ROB_index),
    .io_ROB_output_free_list_front_pointer  (_ROB_io_ROB_output_free_list_front_pointer),
    .io_ROB_output_ROB_entries_0_valid      (_ROB_io_ROB_output_ROB_entries_0_valid),
    .io_ROB_output_ROB_entries_0_is_load    (_ROB_io_ROB_output_ROB_entries_0_is_load),
    .io_ROB_output_ROB_entries_0_is_store   (_ROB_io_ROB_output_ROB_entries_0_is_store),
    .io_ROB_output_ROB_entries_0_RD         (_ROB_io_ROB_output_ROB_entries_0_RD),
    .io_ROB_output_ROB_entries_0_RD_valid   (_ROB_io_ROB_output_ROB_entries_0_RD_valid),
    .io_ROB_output_ROB_entries_1_valid      (_ROB_io_ROB_output_ROB_entries_1_valid),
    .io_ROB_output_ROB_entries_1_is_load    (_ROB_io_ROB_output_ROB_entries_1_is_load),
    .io_ROB_output_ROB_entries_1_is_store   (_ROB_io_ROB_output_ROB_entries_1_is_store),
    .io_ROB_output_ROB_entries_1_RD         (_ROB_io_ROB_output_ROB_entries_1_RD),
    .io_ROB_output_ROB_entries_1_RD_valid   (_ROB_io_ROB_output_ROB_entries_1_RD_valid),
    .io_ROB_output_ROB_entries_2_valid      (_ROB_io_ROB_output_ROB_entries_2_valid),
    .io_ROB_output_ROB_entries_2_is_load    (_ROB_io_ROB_output_ROB_entries_2_is_load),
    .io_ROB_output_ROB_entries_2_is_store   (_ROB_io_ROB_output_ROB_entries_2_is_store),
    .io_ROB_output_ROB_entries_2_RD         (_ROB_io_ROB_output_ROB_entries_2_RD),
    .io_ROB_output_ROB_entries_2_RD_valid   (_ROB_io_ROB_output_ROB_entries_2_RD_valid),
    .io_ROB_output_ROB_entries_3_valid      (_ROB_io_ROB_output_ROB_entries_3_valid),
    .io_ROB_output_ROB_entries_3_is_load    (_ROB_io_ROB_output_ROB_entries_3_is_load),
    .io_ROB_output_ROB_entries_3_is_store   (_ROB_io_ROB_output_ROB_entries_3_is_store),
    .io_ROB_output_ROB_entries_3_RD         (_ROB_io_ROB_output_ROB_entries_3_RD),
    .io_ROB_output_ROB_entries_3_RD_valid   (_ROB_io_ROB_output_ROB_entries_3_RD_valid),
    .io_ROB_output_complete_0               (_ROB_io_ROB_output_complete_0),
    .io_ROB_output_complete_1               (_ROB_io_ROB_output_complete_1),
    .io_ROB_output_complete_2               (_ROB_io_ROB_output_complete_2),
    .io_ROB_output_complete_3               (_ROB_io_ROB_output_complete_3),
    .io_commit_valid                        (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC                (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC             (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS                     (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_RAT_index               (_BRU_io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                    (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (_BRU_io_commit_bits_RD_valid_3)
  );
  assign io_commit_valid = _BRU_io_commit_valid;
  assign io_commit_bits_fetch_PC = _BRU_io_commit_bits_fetch_PC;
  assign io_commit_bits_T_NT = _BRU_io_commit_bits_T_NT;
  assign io_commit_bits_ROB_index = _BRU_io_commit_bits_ROB_index;
  assign io_commit_bits_br_type = _BRU_io_commit_bits_br_type;
  assign io_commit_bits_fetch_packet_index = _BRU_io_commit_bits_fetch_packet_index;
  assign io_commit_bits_is_misprediction = _BRU_io_commit_bits_is_misprediction;
  assign io_commit_bits_expected_PC = _BRU_io_commit_bits_expected_PC;
  assign io_commit_bits_GHR = _BRU_io_commit_bits_GHR;
  assign io_commit_bits_TOS = _BRU_io_commit_bits_TOS;
  assign io_commit_bits_NEXT = _BRU_io_commit_bits_NEXT;
  assign io_commit_bits_RAT_index = _BRU_io_commit_bits_RAT_index;
  assign io_commit_bits_free_list_front_pointer =
    _BRU_io_commit_bits_free_list_front_pointer;
  assign io_commit_bits_RD_0 = _BRU_io_commit_bits_RD_0;
  assign io_commit_bits_RD_1 = _BRU_io_commit_bits_RD_1;
  assign io_commit_bits_RD_2 = _BRU_io_commit_bits_RD_2;
  assign io_commit_bits_RD_3 = _BRU_io_commit_bits_RD_3;
  assign io_commit_bits_RD_valid_0 = _BRU_io_commit_bits_RD_valid_0;
  assign io_commit_bits_RD_valid_1 = _BRU_io_commit_bits_RD_valid_1;
  assign io_commit_bits_RD_valid_2 = _BRU_io_commit_bits_RD_valid_2;
  assign io_commit_bits_RD_valid_3 = _BRU_io_commit_bits_RD_valid_3;
  assign io_flush = flush;
endmodule

