Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 13 12:58:49 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_CA_timing_summary_routed.rpt -pb TOP_CA_timing_summary_routed.pb -rpx TOP_CA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_CA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               68          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line160/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.827        0.000                      0                  152        0.188        0.000                      0                  152        4.500        0.000                       0                   180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.827        0.000                      0                  152        0.188        0.000                      0                  152        4.500        0.000                       0                   180  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.963ns (24.722%)  route 2.932ns (75.278%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          1.068     7.921    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  fsm_inst/row[5]_i_4/O
                         net (fo=2, routed)           0.440     8.485    fsm_inst/row[5]_i_4_n_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.511     9.120    fsm_inst/next_row
    SLICE_X28Y73         FDRE                                         r  fsm_inst/row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.506    14.929    fsm_inst/CLK
    SLICE_X28Y73         FDRE                                         r  fsm_inst/row_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X28Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.947    fsm_inst/row_reg[3]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.963ns (24.722%)  route 2.932ns (75.278%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          1.068     7.921    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  fsm_inst/row[5]_i_4/O
                         net (fo=2, routed)           0.440     8.485    fsm_inst/row[5]_i_4_n_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.511     9.120    fsm_inst/next_row
    SLICE_X28Y73         FDRE                                         r  fsm_inst/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.506    14.929    fsm_inst/CLK
    SLICE_X28Y73         FDRE                                         r  fsm_inst/row_reg[4]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X28Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.947    fsm_inst/row_reg[4]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.963ns (24.722%)  route 2.932ns (75.278%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          1.068     7.921    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  fsm_inst/row[5]_i_4/O
                         net (fo=2, routed)           0.440     8.485    fsm_inst/row[5]_i_4_n_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.511     9.120    fsm_inst/next_row
    SLICE_X28Y73         FDRE                                         r  fsm_inst/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.506    14.929    fsm_inst/CLK
    SLICE_X28Y73         FDRE                                         r  fsm_inst/row_reg[5]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X28Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.947    fsm_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.976ns (50.016%)  route 1.975ns (49.984%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.627     5.230    nolabel_line160/CLK
    SLICE_X43Y83         FDRE                                         r  nolabel_line160/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  nolabel_line160/counter_reg[9]/Q
                         net (fo=2, routed)           0.865     6.514    nolabel_line160/counter_reg_n_1_[9]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.323 r  nolabel_line160/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    nolabel_line160/counter_reg[12]_i_2_n_1
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  nolabel_line160/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.440    nolabel_line160/counter_reg[16]_i_2_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  nolabel_line160/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    nolabel_line160/counter_reg[20]_i_2_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.776 r  nolabel_line160/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           1.109     8.885    nolabel_line160/counter_reg[24]_i_2_n_8
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.295     9.180 r  nolabel_line160/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.180    nolabel_line160/counter[21]
    SLICE_X43Y86         FDRE                                         r  nolabel_line160/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.510    14.933    nolabel_line160/CLK
    SLICE_X43Y86         FDRE                                         r  nolabel_line160/counter_reg[21]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.029    15.201    nolabel_line160/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/operation_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.963ns (25.232%)  route 2.854ns (74.768%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          0.978     7.831    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.955 r  fsm_inst/operation[2]_i_2/O
                         net (fo=3, routed)           0.772     8.727    fsm_inst/next_operation
    SLICE_X34Y75         LUT3 (Prop_lut3_I1_O)        0.124     8.851 r  fsm_inst/operation[2]_i_1/O
                         net (fo=1, routed)           0.190     9.041    fsm_inst/operation[2]_i_1_n_1
    SLICE_X35Y75         FDRE                                         r  fsm_inst/operation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.502    14.925    fsm_inst/CLK
    SLICE_X35Y75         FDRE                                         r  fsm_inst/operation_reg[2]/C
                         clock pessimism              0.259    15.184    
                         clock uncertainty           -0.035    15.148    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)       -0.067    15.081    fsm_inst/operation_reg[2]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.847%)  route 2.624ns (73.153%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          1.068     7.921    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  fsm_inst/row[5]_i_4/O
                         net (fo=2, routed)           0.440     8.485    fsm_inst/row[5]_i_4_n_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.202     8.812    fsm_inst/next_row
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.504    14.927    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[0]/C
                         clock pessimism              0.298    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.984    fsm_inst/row_reg[0]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.847%)  route 2.624ns (73.153%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          1.068     7.921    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  fsm_inst/row[5]_i_4/O
                         net (fo=2, routed)           0.440     8.485    fsm_inst/row[5]_i_4_n_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.202     8.812    fsm_inst/next_row
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.504    14.927    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[1]/C
                         clock pessimism              0.298    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.984    fsm_inst/row_reg[1]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.963ns (26.847%)  route 2.624ns (73.153%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.644 f  fsm_inst/row_reg[2]/Q
                         net (fo=10, routed)          0.913     6.557    fsm_inst/row_reg_n_1_[2]
    SLICE_X28Y74         LUT4 (Prop_lut4_I3_O)        0.296     6.853 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=12, routed)          1.068     7.921    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.045 r  fsm_inst/row[5]_i_4/O
                         net (fo=2, routed)           0.440     8.485    fsm_inst/row[5]_i_4_n_1
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.609 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.202     8.812    fsm_inst/next_row
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.504    14.927    fsm_inst/CLK
    SLICE_X28Y75         FDRE                                         r  fsm_inst/row_reg[2]/C
                         clock pessimism              0.298    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X28Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.984    fsm_inst/row_reg[2]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.237ns (59.695%)  route 1.510ns (40.305%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.627     5.230    nolabel_line160/CLK
    SLICE_X43Y83         FDRE                                         r  nolabel_line160/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  nolabel_line160/counter_reg[9]/Q
                         net (fo=2, routed)           0.865     6.514    nolabel_line160/counter_reg_n_1_[9]
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.323 r  nolabel_line160/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.323    nolabel_line160/counter_reg[12]_i_2_n_1
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.440 r  nolabel_line160/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.440    nolabel_line160/counter_reg[16]_i_2_n_1
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.557 r  nolabel_line160/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.557    nolabel_line160/counter_reg[20]_i_2_n_1
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.674 r  nolabel_line160/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.674    nolabel_line160/counter_reg[24]_i_2_n_1
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.997 r  nolabel_line160/counter_reg[26]_i_5/O[1]
                         net (fo=1, routed)           0.645     8.642    nolabel_line160/counter_reg[26]_i_5_n_7
    SLICE_X43Y86         LUT4 (Prop_lut4_I3_O)        0.335     8.977 r  nolabel_line160/counter[26]_i_1/O
                         net (fo=1, routed)           0.000     8.977    nolabel_line160/counter[26]
    SLICE_X43Y86         FDRE                                         r  nolabel_line160/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.510    14.933    nolabel_line160/CLK
    SLICE_X43Y86         FDRE                                         r  nolabel_line160/counter_reg[26]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.075    15.247    nolabel_line160/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 nolabel_line160/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line160/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.828ns (22.969%)  route 2.777ns (77.031%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.630     5.233    nolabel_line160/CLK
    SLICE_X43Y85         FDRE                                         r  nolabel_line160/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  nolabel_line160/counter_reg[17]/Q
                         net (fo=2, routed)           0.857     6.546    nolabel_line160/counter_reg_n_1_[17]
    SLICE_X43Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.670 r  nolabel_line160/counter[26]_i_9/O
                         net (fo=1, routed)           0.650     7.320    nolabel_line160/counter[26]_i_9_n_1
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.444 r  nolabel_line160/counter[26]_i_4/O
                         net (fo=27, routed)          1.270     8.714    nolabel_line160/counter[26]_i_4_n_1
    SLICE_X43Y86         LUT4 (Prop_lut4_I2_O)        0.124     8.838 r  nolabel_line160/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     8.838    nolabel_line160/counter[25]
    SLICE_X43Y86         FDRE                                         r  nolabel_line160/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.510    14.933    nolabel_line160/CLK
    SLICE_X43Y86         FDRE                                         r  nolabel_line160/counter_reg[25]/C
                         clock pessimism              0.275    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X43Y86         FDRE (Setup_fdre_C_D)        0.031    15.203    nolabel_line160/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.862%)  route 0.142ns (50.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.559     1.478    uart_inst/uart_rx_blk/CLK
    SLICE_X48Y81         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_inst/uart_rx_blk/rx_data_reg[4]/Q
                         net (fo=4, routed)           0.142     1.761    uart_inst/uart_rx_blk/rx_data_reg[7]_0[4]
    SLICE_X50Y80         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.825     1.990    uart_inst/uart_rx_blk/CLK
    SLICE_X50Y80         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[3]/C
                         clock pessimism             -0.479     1.510    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.063     1.573    uart_inst/uart_rx_blk/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.483    uart_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X40Y84         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.075     1.686    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X40Y84         LUT3 (Prop_lut3_I0_O)        0.099     1.785 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_1
    SLICE_X40Y84         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.834     1.999    uart_inst/uart_rx_blk/rx_sync_inst/CLK
    SLICE_X40Y84         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.092     1.575    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.483    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y85         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.714    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.843 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.843    uart_inst/baud8_tick_blk/p_1_in[12]
    SLICE_X38Y85         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.835     2.000    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y85         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.134     1.617    uart_inst/baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y83         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart_inst/baud8_tick_blk/acc_reg[5]/Q
                         net (fo=2, routed)           0.067     1.713    uart_inst/baud8_tick_blk/acc[5]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.842 r  uart_inst/baud8_tick_blk/acc_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    uart_inst/baud8_tick_blk/p_1_in[6]
    SLICE_X38Y83         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.833     1.998    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y83         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[6]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.134     1.616    uart_inst/baud8_tick_blk/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.558     1.477    uart_inst/baud_tick_blk/CLK
    SLICE_X33Y75         FDSE                                         r  uart_inst/baud_tick_blk/acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDSE (Prop_fdse_C_Q)         0.141     1.618 r  uart_inst/baud_tick_blk/acc_reg[8]/Q
                         net (fo=2, routed)           0.067     1.685    uart_inst/baud_tick_blk/acc[8]
    SLICE_X33Y75         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.809 r  uart_inst/baud_tick_blk/acc_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.809    uart_inst/baud_tick_blk/acc_reg[11]_i_1_n_7
    SLICE_X33Y75         FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.826     1.991    uart_inst/baud_tick_blk/CLK
    SLICE_X33Y75         FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.105     1.582    uart_inst/baud_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_tick_blk/acc_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.268ns (80.000%)  route 0.067ns (20.000%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.559     1.478    uart_inst/baud_tick_blk/CLK
    SLICE_X33Y73         FDSE                                         r  uart_inst/baud_tick_blk/acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDSE (Prop_fdse_C_Q)         0.141     1.619 r  uart_inst/baud_tick_blk/acc_reg[2]/Q
                         net (fo=2, routed)           0.067     1.686    uart_inst/baud_tick_blk/acc[2]
    SLICE_X33Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.813 r  uart_inst/baud_tick_blk/acc_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart_inst/baud_tick_blk/acc_reg[3]_i_1_n_5
    SLICE_X33Y73         FDSE                                         r  uart_inst/baud_tick_blk/acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.827     1.992    uart_inst/baud_tick_blk/CLK
    SLICE_X33Y73         FDSE                                         r  uart_inst/baud_tick_blk/acc_reg[3]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X33Y73         FDSE (Hold_fdse_C_D)         0.105     1.583    uart_inst/baud_tick_blk/acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_grid/cell7/cell_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.430%)  route 0.176ns (55.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.480    inst_grid/cell7/CLK
    SLICE_X35Y79         FDRE                                         r  inst_grid/cell7/cell_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  inst_grid/cell7/cell_state_reg[4]/Q
                         net (fo=16, routed)          0.176     1.798    uart_inst/uart_tx_blk/tx_data_reg_reg[7]_0[4]
    SLICE_X35Y78         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     1.994    uart_inst/uart_tx_blk/CLK
    SLICE_X35Y78         FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.072     1.565    uart_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 fsm_inst/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/operation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.723%)  route 0.130ns (38.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.558     1.477    fsm_inst/CLK
    SLICE_X30Y75         FDRE                                         r  fsm_inst/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.641 f  fsm_inst/col_reg[1]/Q
                         net (fo=9, routed)           0.130     1.771    fsm_inst/col[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  fsm_inst/operation[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    fsm_inst/operation[0]_i_1_n_1
    SLICE_X31Y75         FDRE                                         r  fsm_inst/operation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.826     1.991    fsm_inst/CLK
    SLICE_X31Y75         FDRE                                         r  fsm_inst/operation_reg[0]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X31Y75         FDRE (Hold_fdre_C_D)         0.091     1.581    fsm_inst/operation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.564     1.483    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y84         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  uart_inst/baud8_tick_blk/acc_reg[8]/Q
                         net (fo=2, routed)           0.067     1.714    uart_inst/baud8_tick_blk/acc[8]
    SLICE_X38Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.863 r  uart_inst/baud8_tick_blk/acc_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    uart_inst/baud8_tick_blk/p_1_in[9]
    SLICE_X38Y84         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.834     1.999    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y84         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.134     1.617    uart_inst/baud8_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.563     1.482    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y83         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart_inst/baud8_tick_blk/acc_reg[4]/Q
                         net (fo=2, routed)           0.067     1.713    uart_inst/baud8_tick_blk/acc[4]
    SLICE_X38Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.862 r  uart_inst/baud8_tick_blk/acc_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.862    uart_inst/baud8_tick_blk/p_1_in[5]
    SLICE_X38Y83         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.833     1.998    uart_inst/baud8_tick_blk/CLK
    SLICE_X38Y83         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[5]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.134     1.616    uart_inst/baud8_tick_blk/acc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y74    fsm_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y74    fsm_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y76    fsm_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y75    fsm_inst/col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y75    fsm_inst/col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y75    fsm_inst/operation_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y76    fsm_inst/operation_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y75    fsm_inst/operation_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74    fsm_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74    fsm_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y74    fsm_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y74    fsm_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76    fsm_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76    fsm_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75    fsm_inst/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75    fsm_inst/col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74    fsm_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y74    fsm_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y74    fsm_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y74    fsm_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76    fsm_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76    fsm_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75    fsm_inst/col_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75    fsm_inst/col_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.381ns  (logic 4.971ns (43.677%)  route 6.410ns (56.323%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.934     2.452    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124     2.576 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.576    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     2.793 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     3.787    inst_grid/cell3/nolabel_line160/sel0[1]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.328     4.115 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.483     7.597    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    11.381 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.381    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.180ns  (logic 4.708ns (42.115%)  route 6.471ns (57.885%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.794     2.312    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[1]
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.436 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.436    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_1
    SLICE_X41Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     2.653 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.034     3.687    inst_grid/cell3/nolabel_line160/sel0[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.299     3.986 r  inst_grid/cell3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.643     7.629    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.180 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.180    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.939ns  (logic 4.713ns (43.087%)  route 6.226ns (56.913%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.934     2.452    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124     2.576 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.576    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     2.793 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     3.787    inst_grid/cell3/nolabel_line160/sel0[1]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.299     4.086 r  inst_grid/cell3/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.298     7.384    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.939 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.939    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.836ns  (logic 4.923ns (45.431%)  route 5.913ns (54.569%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.562     2.080    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[1]
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.204 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.204    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X41Y78         MUXF7 (Prop_muxf7_I0_O)      0.238     2.442 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.156     3.598    inst_grid/cell3/nolabel_line160/sel0[3]
    SLICE_X30Y78         LUT4 (Prop_lut4_I0_O)        0.326     3.924 r  inst_grid/cell3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.196     7.119    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    10.836 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.836    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.635ns  (logic 4.941ns (46.464%)  route 5.693ns (53.536%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.562     2.080    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[1]
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.204 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.204    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X41Y78         MUXF7 (Prop_muxf7_I0_O)      0.238     2.442 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.164     3.606    inst_grid/cell3/nolabel_line160/sel0[3]
    SLICE_X30Y78         LUT4 (Prop_lut4_I0_O)        0.320     3.926 r  inst_grid/cell3/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.968     6.893    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    10.635 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.635    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.205ns  (logic 4.739ns (46.437%)  route 5.466ns (53.563%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.562     2.080    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_0[1]
    SLICE_X41Y78         LUT6 (Prop_lut6_I2_O)        0.124     2.204 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.204    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X41Y78         MUXF7 (Prop_muxf7_I0_O)      0.238     2.442 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.164     3.606    inst_grid/cell3/nolabel_line160/sel0[3]
    SLICE_X30Y78         LUT4 (Prop_lut4_I0_O)        0.298     3.904 r  inst_grid/cell3/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.740     6.644    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.205 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.205    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 4.692ns (47.397%)  route 5.207ns (52.603%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.934     2.452    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124     2.576 f  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     2.576    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     2.793 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.804     3.597    inst_grid/cell3/nolabel_line160/sel0[1]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.299     3.896 r  inst_grid/cell3/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.469     6.365    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.898 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.898    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 4.394ns (49.158%)  route 4.544ns (50.842%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          0.915     1.433    nolabel_line160/Q[1]
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.150     1.583 r  nolabel_line160/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.629     5.212    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     8.938 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.938    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.608ns  (logic 4.195ns (48.736%)  route 4.413ns (51.264%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          1.136     1.654    nolabel_line160/Q[1]
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.124     1.778 r  nolabel_line160/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.277     5.055    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.608 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.608    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.537ns  (logic 4.384ns (51.357%)  route 4.153ns (48.643%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.025     1.481    nolabel_line160/Q[0]
    SLICE_X32Y79         LUT3 (Prop_lut3_I0_O)        0.152     1.633 r  nolabel_line160/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.128     4.761    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.537 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.537    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line160/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          0.180     0.321    nolabel_line160/Q[0]
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  nolabel_line160/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    nolabel_line160/p[0]_i_1_n_1
    SLICE_X37Y81         FDCE                                         r  nolabel_line160/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line160/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y81         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X34Y81         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          0.175     0.339    nolabel_line160/Q[1]
    SLICE_X34Y81         LUT2 (Prop_lut2_I1_O)        0.043     0.382 r  nolabel_line160/p[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    nolabel_line160/p[1]_i_1_n_1
    SLICE_X34Y81         FDCE                                         r  nolabel_line160/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line160/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.183ns (32.616%)  route 0.378ns (67.384%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[2]/C
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line160/p_reg[2]/Q
                         net (fo=13, routed)          0.253     0.394    nolabel_line160/Q[2]
    SLICE_X32Y79         LUT3 (Prop_lut3_I2_O)        0.042     0.436 r  nolabel_line160/p[2]_i_1/O
                         net (fo=1, routed)           0.125     0.561    nolabel_line160/p[2]_i_1_n_1
    SLICE_X32Y79         FDCE                                         r  nolabel_line160/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.268ns (39.716%)  route 0.407ns (60.284%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  trigger_reg/Q
                         net (fo=11, routed)          0.237     0.415    fsm_inst/trigger
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.460 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_5/O
                         net (fo=1, routed)           0.054     0.514    fsm_inst/FSM_sequential_next_state_reg[0]_i_5_n_1
    SLICE_X30Y74         LUT6 (Prop_lut6_I5_O)        0.045     0.559 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.116     0.675    fsm_inst/next_state__0[0]
    SLICE_X30Y74         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.223ns (28.971%)  route 0.547ns (71.029%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  trigger_reg/Q
                         net (fo=11, routed)          0.437     0.615    fsm_inst/trigger
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.045     0.660 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.110     0.770    fsm_inst/next_state__0[2]
    SLICE_X30Y76         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.015ns  (logic 0.268ns (26.411%)  route 0.747ns (73.589%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X30Y77         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  trigger_reg/Q
                         net (fo=11, routed)          0.552     0.730    fsm_inst/trigger
    SLICE_X29Y74         LUT6 (Prop_lut6_I3_O)        0.045     0.775 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.082     0.856    fsm_inst/FSM_sequential_next_state_reg[1]_i_2_n_1
    SLICE_X29Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.901 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     1.015    fsm_inst/next_state__0[1]
    SLICE_X29Y74         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.575ns  (logic 0.292ns (18.569%)  route 1.282ns (81.431%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           1.094     1.341    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X31Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.386 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.189     1.575    uart_inst_n_4
    SLICE_X30Y77         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line160/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 0.320ns (14.301%)  route 1.915ns (85.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.596     1.870    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.915 f  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         0.320     2.235    nolabel_line160/AR[0]
    SLICE_X37Y81         FDCE                                         f  nolabel_line160/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line160/p_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 0.320ns (13.854%)  route 1.987ns (86.146%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.596     1.870    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.915 f  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         0.392     2.307    nolabel_line160/AR[0]
    SLICE_X34Y81         FDCE                                         f  nolabel_line160/p_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.438ns (57.957%)  route 1.043ns (42.043%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[2]/C
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line160/p_reg[2]/Q
                         net (fo=13, routed)          0.197     0.338    nolabel_line160/Q[2]
    SLICE_X32Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.383 r  nolabel_line160/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.846     1.229    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.482 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.482    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell4/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.695ns  (logic 4.909ns (41.977%)  route 6.786ns (58.023%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.631     5.234    inst_grid/cell4/CLK
    SLICE_X35Y82         FDRE                                         r  inst_grid/cell4/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  inst_grid/cell4/cell_state_reg[1]/Q
                         net (fo=24, routed)          2.309     7.999    inst_grid/cell7/next_cell_state_reg[7]_i_1__5[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.123 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.123    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     8.340 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     9.334    inst_grid/cell3/nolabel_line160/sel0[1]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.328     9.662 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.483    13.144    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.784    16.928 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.928    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.436ns  (logic 4.518ns (39.508%)  route 6.918ns (60.492%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.624     5.227    uart_inst/uart_tx_blk/CLK
    SLICE_X32Y77         FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.419     5.646 r  uart_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=6, routed)           0.868     6.514    uart_inst/uart_tx_blk/counter[1]
    SLICE_X33Y78         LUT2 (Prop_lut2_I1_O)        0.296     6.810 f  uart_inst/uart_tx_blk/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.863     7.674    uart_inst/uart_tx_blk/FSM_sequential_state[0]_i_2_n_1
    SLICE_X32Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.798 r  uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.488     8.286    uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_4_n_1
    SLICE_X32Y78         LUT6 (Prop_lut6_I3_O)        0.124     8.410 r  uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.698    13.108    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    16.663 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    16.663    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.366ns  (logic 4.898ns (43.095%)  route 6.468ns (56.905%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell2/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell2/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell2/cell_state_reg[2]/Q
                         net (fo=24, routed)          2.094     7.837    inst_grid/cell3/sum_neighborhod__21_carry__0[2]
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.961 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.961    inst_grid/cell3/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X37Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.173 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.178     9.351    inst_grid/cell3/nolabel_line160/sel0[2]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.327     9.678 r  inst_grid/cell3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.196    12.873    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    16.590 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.590    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 4.703ns (41.720%)  route 6.570ns (58.280%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell2/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell2/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell2/cell_state_reg[2]/Q
                         net (fo=24, routed)          2.094     7.837    inst_grid/cell3/sum_neighborhod__21_carry__0[2]
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.961 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.961    inst_grid/cell3/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X37Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.173 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.833     9.006    inst_grid/cell3/nolabel_line160/sel0[2]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.299     9.305 r  inst_grid/cell3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.643    12.948    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.498 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.498    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell4/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.253ns  (logic 4.651ns (41.337%)  route 6.601ns (58.663%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.631     5.234    inst_grid/cell4/CLK
    SLICE_X35Y82         FDRE                                         r  inst_grid/cell4/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  inst_grid/cell4/cell_state_reg[1]/Q
                         net (fo=24, routed)          2.309     7.999    inst_grid/cell7/next_cell_state_reg[7]_i_1__5[1]
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.123 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     8.123    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X41Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     8.340 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.993     9.334    inst_grid/cell3/nolabel_line160/sel0[1]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.299     9.633 r  inst_grid/cell3/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.298    12.931    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.486 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.486    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 4.920ns (44.049%)  route 6.250ns (55.951%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell2/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell2/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell2/cell_state_reg[2]/Q
                         net (fo=24, routed)          2.094     7.837    inst_grid/cell3/sum_neighborhod__21_carry__0[2]
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.961 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.961    inst_grid/cell3/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X37Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.173 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.188     9.361    inst_grid/cell3/nolabel_line160/sel0[2]
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.325     9.686 r  inst_grid/cell3/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.968    12.653    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    16.395 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.395    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.736ns  (logic 4.714ns (43.905%)  route 6.022ns (56.095%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell2/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell2/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell2/cell_state_reg[2]/Q
                         net (fo=24, routed)          2.094     7.837    inst_grid/cell3/sum_neighborhod__21_carry__0[2]
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.961 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.961    inst_grid/cell3/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X37Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.173 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.188     9.361    inst_grid/cell3/nolabel_line160/sel0[2]
    SLICE_X30Y78         LUT4 (Prop_lut4_I1_O)        0.299     9.660 r  inst_grid/cell3/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.740    12.400    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.961 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.961    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.427ns  (logic 4.687ns (44.944%)  route 5.741ns (55.056%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell2/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell2/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell2/cell_state_reg[2]/Q
                         net (fo=24, routed)          2.094     7.837    inst_grid/cell3/sum_neighborhod__21_carry__0[2]
    SLICE_X37Y78         LUT6 (Prop_lut6_I1_O)        0.124     7.961 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     7.961    inst_grid/cell3/SEG_OBUF[6]_inst_i_8_n_1
    SLICE_X37Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     8.173 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.178     9.351    inst_grid/cell3/nolabel_line160/sel0[2]
    SLICE_X30Y78         LUT4 (Prop_lut4_I2_O)        0.299     9.650 r  inst_grid/cell3/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.469    12.119    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.652 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.652    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell4/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell7/next_cell_state_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 3.302ns (32.074%)  route 6.993ns (67.926%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell4/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell4/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell4/cell_state_reg[0]/Q
                         net (fo=24, routed)          1.903     7.646    inst_grid/cell5/sum_neighborhod__21_carry__0[0]
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.150     7.796 r  inst_grid/cell5/sum_neighborhod__43_carry_i_3__2/O
                         net (fo=2, routed)           1.093     8.888    inst_grid/cell5/cell_state_reg[2]_2[0]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.326     9.214 r  inst_grid/cell5/sum_neighborhod__43_carry_i_6__2/O
                         net (fo=1, routed)           0.000     9.214    inst_grid/cell7/sum_neighborhod__65_carry_i_3__2_3[1]
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.764 r  inst_grid/cell7/sum_neighborhod__43_carry/CO[3]
                         net (fo=1, routed)           0.000     9.764    inst_grid/cell7/sum_neighborhod__43_carry_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.987 r  inst_grid/cell7/sum_neighborhod__43_carry__0/O[0]
                         net (fo=2, routed)           1.234    11.222    inst_grid/cell7/sum_neighborhod__43_carry__0_n_8
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.327    11.549 r  inst_grid/cell7/sum_neighborhod__65_carry__0_i_2__2/O
                         net (fo=2, routed)           0.666    12.215    inst_grid/cell7/sum_neighborhod__65_carry__0_i_2__2_n_1
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.326    12.541 r  inst_grid/cell7/sum_neighborhod__65_carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    12.541    inst_grid/cell7/sum_neighborhod__65_carry__0_i_6__2_n_1
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.121 f  inst_grid/cell7/sum_neighborhod__65_carry__0/O[2]
                         net (fo=2, routed)           1.160    14.280    inst_grid/cell7/sum_neighborhod__65_carry__0_i_7__2_0[2]
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.302    14.582 f  inst_grid/cell7/next_cell_state_reg[7]_i_2__0/O
                         net (fo=8, routed)           0.938    15.520    inst_grid/cell7/next_cell_state_reg[7]_i_2__0_n_1
    SLICE_X33Y80         LDCE                                         f  inst_grid/cell7/next_cell_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell4/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell7/next_cell_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 3.302ns (32.403%)  route 6.888ns (67.597%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.622     5.225    inst_grid/cell4/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell4/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.518     5.743 r  inst_grid/cell4/cell_state_reg[0]/Q
                         net (fo=24, routed)          1.903     7.646    inst_grid/cell5/sum_neighborhod__21_carry__0[0]
    SLICE_X41Y76         LUT3 (Prop_lut3_I1_O)        0.150     7.796 r  inst_grid/cell5/sum_neighborhod__43_carry_i_3__2/O
                         net (fo=2, routed)           1.093     8.888    inst_grid/cell5/cell_state_reg[2]_2[0]
    SLICE_X41Y76         LUT4 (Prop_lut4_I3_O)        0.326     9.214 r  inst_grid/cell5/sum_neighborhod__43_carry_i_6__2/O
                         net (fo=1, routed)           0.000     9.214    inst_grid/cell7/sum_neighborhod__65_carry_i_3__2_3[1]
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.764 r  inst_grid/cell7/sum_neighborhod__43_carry/CO[3]
                         net (fo=1, routed)           0.000     9.764    inst_grid/cell7/sum_neighborhod__43_carry_n_1
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.987 r  inst_grid/cell7/sum_neighborhod__43_carry__0/O[0]
                         net (fo=2, routed)           1.234    11.222    inst_grid/cell7/sum_neighborhod__43_carry__0_n_8
    SLICE_X39Y77         LUT3 (Prop_lut3_I0_O)        0.327    11.549 r  inst_grid/cell7/sum_neighborhod__65_carry__0_i_2__2/O
                         net (fo=2, routed)           0.666    12.215    inst_grid/cell7/sum_neighborhod__65_carry__0_i_2__2_n_1
    SLICE_X39Y77         LUT4 (Prop_lut4_I3_O)        0.326    12.541 r  inst_grid/cell7/sum_neighborhod__65_carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    12.541    inst_grid/cell7/sum_neighborhod__65_carry__0_i_6__2_n_1
    SLICE_X39Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.121 f  inst_grid/cell7/sum_neighborhod__65_carry__0/O[2]
                         net (fo=2, routed)           1.160    14.280    inst_grid/cell7/sum_neighborhod__65_carry__0_i_7__2_0[2]
    SLICE_X37Y77         LUT6 (Prop_lut6_I1_O)        0.302    14.582 f  inst_grid/cell7/next_cell_state_reg[7]_i_2__0/O
                         net (fo=8, routed)           0.833    15.415    inst_grid/cell7/next_cell_state_reg[7]_i_2__0_n_1
    SLICE_X37Y80         LDCE                                         f  inst_grid/cell7/next_cell_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1/next_cell_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.556     1.475    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  inst_grid/cell1/cell_state_reg[1]/Q
                         net (fo=13, routed)          0.110     1.726    inst_grid/cell1/Q[1]
    SLICE_X49Y78         LUT6 (Prop_lut6_I1_O)        0.045     1.771 r  inst_grid/cell1/next_cell_state_reg[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.771    inst_grid/cell1/next_cell_state__0[1]
    SLICE_X49Y78         LDCE                                         r  inst_grid/cell1/next_cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell3/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.118%)  route 0.113ns (37.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    inst_grid/cell3/CLK
    SLICE_X43Y82         FDRE                                         r  inst_grid/cell3/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_grid/cell3/cell_state_reg[6]/Q
                         net (fo=23, routed)          0.113     1.736    inst_grid/cell3/Q[6]
    SLICE_X44Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  inst_grid/cell3/next_cell_state_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.781    inst_grid/cell3/next_cell_state_reg[6]_i_1__1_n_1
    SLICE_X44Y82         LDCE                                         r  inst_grid/cell3/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell0/next_cell_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.501%)  route 0.149ns (44.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.559     1.478    uart_inst/uart_rx_blk/CLK
    SLICE_X48Y81         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_inst/uart_rx_blk/rx_data_reg[5]/Q
                         net (fo=4, routed)           0.149     1.768    fsm_inst/cell_state_reg[7]_0[5]
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  fsm_inst/next_cell_state_reg[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.813    inst_grid/cell0/D[5]
    SLICE_X49Y81         LDCE                                         r  inst_grid/cell0/next_cell_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell0/cell_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell0/next_cell_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.209ns (61.015%)  route 0.134ns (38.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.558     1.477    inst_grid/cell0/CLK
    SLICE_X50Y81         FDRE                                         r  inst_grid/cell0/cell_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  inst_grid/cell0/cell_state_reg[7]/Q
                         net (fo=9, routed)           0.134     1.775    fsm_inst/cell_state_reg[7][7]
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  fsm_inst/next_cell_state_reg[7]_i_1__3/O
                         net (fo=1, routed)           0.000     1.820    inst_grid/cell0/D[7]
    SLICE_X49Y81         LDCE                                         r  inst_grid/cell0/next_cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell0/cell_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2/next_cell_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.209ns (55.737%)  route 0.166ns (44.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.560     1.479    inst_grid/cell0/CLK
    SLICE_X46Y82         FDRE                                         r  inst_grid/cell0/cell_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  inst_grid/cell0/cell_state_reg[4]/Q
                         net (fo=15, routed)          0.166     1.809    inst_grid/cell2/cell_state_reg[7]_0[4]
    SLICE_X45Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  inst_grid/cell2/next_cell_state_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    inst_grid/cell2/next_cell_state_reg[4]_i_1__0_n_1
    SLICE_X45Y82         LDCE                                         r  inst_grid/cell2/next_cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2/next_cell_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.209ns (51.882%)  route 0.194ns (48.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.559     1.478    inst_grid/cell2/CLK
    SLICE_X42Y79         FDRE                                         r  inst_grid/cell2/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  inst_grid/cell2/cell_state_reg[3]/Q
                         net (fo=24, routed)          0.194     1.836    inst_grid/cell2/Q[3]
    SLICE_X42Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.881 r  inst_grid/cell2/next_cell_state_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    inst_grid/cell2/next_cell_state_reg[3]_i_1__0_n_1
    SLICE_X42Y80         LDCE                                         r  inst_grid/cell2/next_cell_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell5/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell5/next_cell_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (44.013%)  route 0.237ns (55.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.480    inst_grid/cell5/CLK
    SLICE_X35Y79         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  inst_grid/cell5/cell_state_reg[1]/Q
                         net (fo=24, routed)          0.237     1.858    inst_grid/cell5/Q[1]
    SLICE_X36Y80         LUT6 (Prop_lut6_I1_O)        0.045     1.903 r  inst_grid/cell5/next_cell_state_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.903    inst_grid/cell5/next_cell_state_reg[1]_i_1__2_n_1
    SLICE_X36Y80         LDCE                                         r  inst_grid/cell5/next_cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.845%)  route 0.269ns (59.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.560     1.479    inst_grid/cell2/CLK
    SLICE_X47Y82         FDRE                                         r  inst_grid/cell2/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  inst_grid/cell2/cell_state_reg[6]/Q
                         net (fo=23, routed)          0.168     1.789    inst_grid/cell2/Q[6]
    SLICE_X47Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  inst_grid/cell2/next_cell_state_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.101     1.935    inst_grid/cell2/next_cell_state_reg[6]_i_1__0_n_1
    SLICE_X48Y82         LDCE                                         r  inst_grid/cell2/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell0/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.914%)  route 0.269ns (59.086%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.561     1.480    uart_inst/uart_rx_blk/CLK
    SLICE_X47Y83         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  uart_inst/uart_rx_blk/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.269     1.890    fsm_inst/cell_state_reg[7]_0[6]
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.935 r  fsm_inst/next_cell_state_reg[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.935    inst_grid/cell0/D[6]
    SLICE_X49Y81         LDCE                                         r  inst_grid/cell0/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell7/next_cell_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.209ns (45.706%)  route 0.248ns (54.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.562     1.481    inst_grid/cell6/CLK
    SLICE_X34Y80         FDRE                                         r  inst_grid/cell6/cell_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  inst_grid/cell6/cell_state_reg[4]/Q
                         net (fo=15, routed)          0.248     1.894    fsm_inst/cell_state_reg[7]_3[4]
    SLICE_X34Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.939 r  fsm_inst/next_cell_state_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.939    inst_grid/cell7/cell_state_reg[7]_1[4]
    SLICE_X34Y79         LDCE                                         r  inst_grid/cell7/next_cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           225 Endpoints
Min Delay           225 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.648ns  (logic 1.631ns (18.859%)  route 7.017ns (81.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.263     8.648    inst_grid/cell1/SR[0]
    SLICE_X50Y77         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.497     4.920    inst_grid/cell1/CLK
    SLICE_X50Y77         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 1.631ns (18.914%)  route 6.992ns (81.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.238     8.623    inst_grid/cell1/SR[0]
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.501     4.924    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 1.631ns (18.914%)  route 6.992ns (81.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.238     8.623    inst_grid/cell1/SR[0]
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.501     4.924    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 1.631ns (18.914%)  route 6.992ns (81.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.238     8.623    inst_grid/cell1/SR[0]
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.501     4.924    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.623ns  (logic 1.631ns (18.914%)  route 6.992ns (81.086%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.238     8.623    inst_grid/cell1/SR[0]
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.501     4.924    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell0/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.518ns  (logic 1.631ns (19.148%)  route 6.887ns (80.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.132     8.518    inst_grid/cell0/SR[0]
    SLICE_X51Y79         FDRE                                         r  inst_grid/cell0/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.500     4.923    inst_grid/cell0/CLK
    SLICE_X51Y79         FDRE                                         r  inst_grid/cell0/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell0/cell_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.518ns  (logic 1.631ns (19.148%)  route 6.887ns (80.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.132     8.518    inst_grid/cell0/SR[0]
    SLICE_X51Y79         FDRE                                         r  inst_grid/cell0/cell_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.500     4.923    inst_grid/cell0/CLK
    SLICE_X51Y79         FDRE                                         r  inst_grid/cell0/cell_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell0/cell_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.518ns  (logic 1.631ns (19.148%)  route 6.887ns (80.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.132     8.518    inst_grid/cell0/SR[0]
    SLICE_X50Y79         FDRE                                         r  inst_grid/cell0/cell_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.500     4.923    inst_grid/cell0/CLK
    SLICE_X50Y79         FDRE                                         r  inst_grid/cell0/cell_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.518ns  (logic 1.631ns (19.148%)  route 6.887ns (80.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.132     8.518    inst_grid/cell1/SR[0]
    SLICE_X50Y79         FDRE                                         r  inst_grid/cell1/cell_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.500     4.923    inst_grid/cell1/CLK
    SLICE_X50Y79         FDRE                                         r  inst_grid/cell1/cell_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell1/cell_state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.518ns  (logic 1.631ns (19.148%)  route 6.887ns (80.852%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.755     5.262    inst_grid/cell7/CPU_RESETN_IBUF
    SLICE_X33Y84         LUT1 (Prop_lut1_I0_O)        0.124     5.386 r  inst_grid/cell7/FSM_sequential_state[2]_i_1/O
                         net (fo=136, routed)         3.132     8.518    inst_grid/cell1/SR[0]
    SLICE_X50Y79         FDRE                                         r  inst_grid/cell1/cell_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         1.500     4.923    inst_grid/cell1/CLK
    SLICE_X50Y79         FDRE                                         r  inst_grid/cell1/cell_state_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell1/next_cell_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1/cell_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.158ns (62.445%)  route 0.095ns (37.555%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         LDCE                         0.000     0.000 r  inst_grid/cell1/next_cell_state_reg[4]/G
    SLICE_X49Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1/next_cell_state_reg[4]/Q
                         net (fo=1, routed)           0.095     0.253    inst_grid/cell1/next_cell_state[4]
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.825     1.990    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[4]/C

Slack:                    inf
  Source:                 inst_grid/cell1/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.993%)  route 0.097ns (38.007%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         LDCE                         0.000     0.000 r  inst_grid/cell1/next_cell_state_reg[1]/G
    SLICE_X49Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.097     0.255    inst_grid/cell1/next_cell_state[1]
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.825     1.990    inst_grid/cell1/CLK
    SLICE_X48Y78         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.158ns (61.961%)  route 0.097ns (38.039%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         LDCE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[4]/G
    SLICE_X36Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[4]/Q
                         net (fo=1, routed)           0.097     0.255    inst_grid/cell5/next_cell_state[4]
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell5/cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.997    inst_grid/cell5/CLK
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell5/cell_state_reg[4]/C

Slack:                    inf
  Source:                 inst_grid/cell2/next_cell_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2/cell_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         LDCE                         0.000     0.000 r  inst_grid/cell2/next_cell_state_reg[6]/G
    SLICE_X48Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell2/next_cell_state_reg[6]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell2/next_cell_state[6]
    SLICE_X47Y82         FDRE                                         r  inst_grid/cell2/cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.829     1.994    inst_grid/cell2/CLK
    SLICE_X47Y82         FDRE                                         r  inst_grid/cell2/cell_state_reg[6]/C

Slack:                    inf
  Source:                 inst_grid/cell3/next_cell_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell3/cell_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.578%)  route 0.103ns (39.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         LDCE                         0.000     0.000 r  inst_grid/cell3/next_cell_state_reg[6]/G
    SLICE_X44Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell3/next_cell_state_reg[6]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell3/next_cell_state[6]
    SLICE_X43Y82         FDRE                                         r  inst_grid/cell3/cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.830     1.995    inst_grid/cell3/CLK
    SLICE_X43Y82         FDRE                                         r  inst_grid/cell3/cell_state_reg[6]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.578%)  route 0.103ns (39.422%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         LDCE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[1]/G
    SLICE_X36Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell5/next_cell_state[1]
    SLICE_X35Y79         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.830     1.995    inst_grid/cell5/CLK
    SLICE_X35Y79         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell4/next_cell_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell4/cell_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         LDCE                         0.000     0.000 r  inst_grid/cell4/next_cell_state_reg[2]/G
    SLICE_X36Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell4/next_cell_state_reg[2]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell4/next_cell_state[2]
    SLICE_X35Y82         FDRE                                         r  inst_grid/cell4/cell_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.833     1.998    inst_grid/cell4/CLK
    SLICE_X35Y82         FDRE                                         r  inst_grid/cell4/cell_state_reg[2]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.344%)  route 0.104ns (39.656%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         LDCE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[6]/G
    SLICE_X36Y81         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[6]/Q
                         net (fo=1, routed)           0.104     0.262    inst_grid/cell5/next_cell_state[6]
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell5/cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.997    inst_grid/cell5/CLK
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell5/cell_state_reg[6]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.344%)  route 0.104ns (39.656%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         LDCE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[7]/G
    SLICE_X36Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[7]/Q
                         net (fo=1, routed)           0.104     0.262    inst_grid/cell5/next_cell_state[7]
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell5/cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.997    inst_grid/cell5/CLK
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell5/cell_state_reg[7]/C

Slack:                    inf
  Source:                 inst_grid/cell6/next_cell_state_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell6/cell_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         LDCE                         0.000     0.000 r  inst_grid/cell6/next_cell_state_reg[7]/G
    SLICE_X35Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell6/next_cell_state_reg[7]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell6/next_cell_state[7]
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell6/cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=179, routed)         0.832     1.997    inst_grid/cell6/CLK
    SLICE_X35Y81         FDRE                                         r  inst_grid/cell6/cell_state_reg[7]/C





