(_comment "Generated by Fabric Compiler (version 2022.1 <build 99559>) at Sat Aug 19 03:34:47 2023")
(_version "1.0.8")
(_model "(Logos/PGL50H/FBG484/-6)")
("Power Settings"
    (Item  title="Settings"
        (Table title="Device Settings"
            (Rows count=1
                (Row family("Logos") device("PGL50H") package("FBG484") speedgrade("-6") tempgrade("Industrial") process("Typical") model("Production") )
            )
        )
        (Table title="Environment"
            (Rows count=1
                (Row custom_junction(false) ambient(25) junction(57.749) theta_ja(16.7) custom_ja(false) ariflow("Still") heatsink("None") theta_sa(0) board_thermal("Normal") )
            )
        )
        (Table title="Power Rail"
            (Rows count=1
                (Row vcc(1.2) vccio33(3.3) vccio25(2.5) vccio18(1.8) vccio15(1.5) vccio12(1.2) vcc33a(3.3) vcca_lane(1.2) vcca_pll0(1.2) vcca_pll1(1.2) )
            )
        )
        (Table title="Default Activity Rate"
            (Rows count=1
                (Row output_pf(5) clk_freq(100) togg(0.125) prob(0.125) io_togg(0.125) io_prob(0.5) ram_togg(0.125) ram_prob(1) dsp_togg(0.125) dsp_prob(1) hsst_togg(0.125) hsst_prob(0.5) )
            )
        )
    )
)
("Power Summary"
    (Item  title="Summary"
        (Table title="Power Summary"
            (Rows count=1
                (Row total_on_chip_power(1.96217) static_power(0.43284) external_power(0) junction_temp(57.749) thermal_margin(42.251) power_margin(2.53) )
            )
        )
        (Table title="Logic Device Summary"
            (Rows count=9
                (Row cell("Clock") power(0.0708893) percent(0.036128) )
                (Row cell("CLM") power(0.061267) percent(0.031224) )
                (Row cell("IO") power(0.845088) percent(0.43069) )
                (Row cell("DRM") power(0.125811) percent(0.064118) )
                (Row cell("APM") power(0) percent(0) )
                (Row cell("PLL") power(0.0269998) percent(0.0137602) )
                (Row cell("HSST") power(0.265615) percent(0.135368) )
                (Row cell("PCIE") power(0.0114979) percent(0.00585976) )
                (Row cell("Net") power(0.122164) percent(0.0622598) )
            )
        )
        (Table title="Power Rail Summary"
            (Rows count=10
                (Row power_rail("vcc") voltage(1.2) current(0.646741) external_current(0) rail_power(0.776089) )
                (Row power_rail("vccio33") voltage(3.3) current(0.0713564) external_current(0) rail_power(0.235476) )
                (Row power_rail("vccio25") voltage(2.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio18") voltage(1.8) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio15") voltage(1.5) current(0.231368) external_current(0) rail_power(0.347053) )
                (Row power_rail("vccio12") voltage(1.2) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vcc33a") voltage(3.3) current(0.0934764) external_current(0) rail_power(0.308472) )
                (Row power_rail("vcca_lane") voltage(1.2) current(0.191037) external_current(0) rail_power(0.229244) )
                (Row power_rail("vcca_pll0") voltage(1.2) current(0.0502522) external_current(0) rail_power(0.0603026) )
                (Row power_rail("vcca_pll1") voltage(1.2) current(0.00461378) external_current(0) rail_power(0.00553654) )
            )
        )
    )
)
("Power Logics"
    (Item title="Clock"
        (Table title="Clock"
            (Rows count=23
                (Row name("I_ipsxb_ddr_top/ioclk_gate_clk") freq(100) type("Global") fanout(1) clock_buf(1) vcc_power(0.000482002) )
                (Row name("I_ipsxb_ddr_top/pll_clkin") freq(50) type("Global") fanout(68) clock_buf(1) vcc_power(0.00101827) )
                (Row name("ntR3696") freq(150) type("Global") fanout(1) clock_buf(1) vcc_power(0.000724567) )
                (Row name("ntclkbufg_0") freq(100) type("Global") fanout(4492) clock_buf(1) vcc_power(0.0173671) )
                (Row name("ntclkbufg_1") freq(150) type("Global") fanout(955) clock_buf(1) vcc_power(0.0201276) )
                (Row name("ntclkbufg_2") freq(150) type("Global") fanout(715) clock_buf(1) vcc_power(0.0134583) )
                (Row name("ntclkbufg_3") freq(20) type("Global") fanout(504) clock_buf(1) vcc_power(0.00122104) )
                (Row name("ntclkbufg_4") freq(148.5) type("Global") fanout(372) clock_buf(1) vcc_power(0.00777788) )
                (Row name("ntclkbufg_5") freq(10) type("Global") fanout(234) clock_buf(1) vcc_power(0.000326478) )
                (Row name("ntclkbufg_6") freq(42.0168) type("Global") fanout(110) clock_buf(1) vcc_power(0.000911946) )
                (Row name("ntclkbufg_7") freq(42.0168) type("Global") fanout(110) clock_buf(1) vcc_power(0.00110193) )
                (Row name("ntclkbufg_8") freq(50) type("Global") fanout(111) clock_buf(1) vcc_power(0.0016498) )
                (Row name("ntclkbufg_9") freq(84.0336) type("Global") fanout(39) clock_buf(1) vcc_power(0.00107649) )
                (Row name("ntclkbufg_10") freq(84.0336) type("Global") fanout(39) clock_buf(1) vcc_power(0.00107509) )
                (Row name("ntclkbufg_11") freq(25) type("Global") fanout(7) clock_buf(1) vcc_power(0.000122772) )
                (Row name("ntclkbufg_12") freq(10) type("Global") fanout(11) clock_buf(1) vcc_power(4.85027e-05) )
                (Row name("rgmii_clk_0") freq(20) type("Global") fanout(2148) clock_buf(1) vcc_power(0.0021797) )
                (Row name("cmos1_8_16bit/pclk_IOCLKBUF") freq(84.0336) type("I/O") fanout(1) clock_buf(1) vcc_power(1.10089e-05) )
                (Row name("cmos2_8_16bit/pclk_IOCLKBUF") freq(84.0336) type("I/O") fanout(1) clock_buf(1) vcc_power(1.10089e-05) )
                (Row name("ntclkgate_0") freq(100) type("I/O") fanout(1) clock_buf(1) vcc_power(1.30987e-05) )
                (Row name("I_ipsxb_ddr_top/ioclk [0]") freq(400) type("I/O") fanout(11) clock_buf(1) vcc_power(5.92869e-05) )
                (Row name("I_ipsxb_ddr_top/ioclk [1]") freq(400) type("I/O") fanout(28) clock_buf(1) vcc_power(7.31121e-05) )
                (Row name("I_ipsxb_ddr_top/ioclk [2]") freq(400) type("I/O") fanout(2) clock_buf(1) vcc_power(5.23743e-05) )
            )
        )
    )
    (Item title="CLM"
        (Table title="CLM"
            (Rows count=1
                (Row name("") clock(97.7685) logic_num(12499) rams_num(0) FF_num(10521) toggle(0.115602) rout_comp(1.70189) signal_rate(11.3159) vcc_power(4.13686e-06) )
            )
        )
    )
    (Item title="IO"
        (Table title="IO"
            (Rows count=177
                (Row name("r_g_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[14]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[1]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000367781) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_dq[12]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[21]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[18]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[3]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_dq[11]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dm[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[2]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_dq[28]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_r_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[0]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000367781) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("mem_ras_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_cas_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[3]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[5]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_r_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_we_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_r_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[25]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[8]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_odt") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("eth_rst_n_0") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[1]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[11]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[0]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_a[12]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[14]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[6]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[5]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[4]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[3]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[2]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[7]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[9]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos1_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dq[10]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos2_data[0]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.148438) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.8438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dqs[1]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("b_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(1.9091e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[9]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[4]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[6]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_r_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("iic_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos1_data[4]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_href") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_ba[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_ck") io_standard("HSTL15D_I 8mA") io_direction("OUTPUT") io_num(2) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.00115865) vcc33a_power(0.000972103) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("fram3_done") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("eth_rgmii_txc_0") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0535714) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.35714) vcc_power(0.000249044) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_dq[13]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_cke") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_iic_tx_sda") io_standard("LVCMOS33 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(5.39689e-05) vcc33a_power(3.19282e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_data[7]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[4]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_reset") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_ba[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dm[3]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos1_data[2]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("eth_rgmii_rx_ctl_0") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(1.9091e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[8]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("eth_rgmii_tx_ctl_0") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000367781) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("cmos1_data[5]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.142857) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.2857) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_vsync") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.142857) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.2857) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[1]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.142857) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.2857) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_ba[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_cs_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[2]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000367781) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("g_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.142857) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.2857) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.142857) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.2857) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[13]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("pcie_perst_n") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_iic_sda") io_standard("LVCMOS33 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(5.39689e-05) vcc33a_power(3.19282e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_rst_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(8.80753e-06) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("ddr_init_done") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("vs_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[10]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(1.9091e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[5]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_reset") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_txd_0[3]") io_standard("LVCMOS33 4mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0892857) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.92857) vcc_power(0.000367781) vcc33a_power(3.09014e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("nt_mem_dm[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("hdmi_rst") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(1.9091e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_data[1]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("iic_tx_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_vs_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_b_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_de_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_hs_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_b_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_b_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_b_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_b_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("pix_clk_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(150) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(18.75) vcc_power(6.16568e-05) vcc33a_power(3.66462e-05) onchip_vccio(0.00493779) offchip_vccio(0) )
                (Row name("g_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_b_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_b_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_r_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_r_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("eth_rgmii_rxc_0") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(125) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(39.0625) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("ref_clk") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(50) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_r_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("rst_board") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_data[7]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_r_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_g_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[22]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[0]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[16]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[27]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[19]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[15]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[17]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[31]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("hdmi_int_led") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[24]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[7]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[26]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_eth_rgmii_rxd_0[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.21875) data_rate("GDDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(21.875) vcc_power(1.9091e-05) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("fram1_done") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[20]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dm[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[30]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[23]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[29]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("fram0_done") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_cmos1_sda") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("ddr_pll_lock") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_pclk") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(84.0336) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(26.2605) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[3]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("fram2_done") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_data[2]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_data[6]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_cmos2_sda") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos1_pclk") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(84.0336) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(26.2605) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("pix_clk_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(148.5) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(46.4063) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[6]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_data[0]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_data[3]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_b_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos1_href") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("de_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_vsync") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
            )
        )
    )
    (Item title="DRM"
        (Table title="DRM"
            (Rows count=134
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0612745) clock_a(150) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.19118) size("9K") vcc_power(0.000266642) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.06875) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.88183) size("9K") vcc_power(0.000655455) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.05935) size("9K") vcc_power(0.000656197) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.06875) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.88183) size("9K") vcc_power(0.000655455) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.23687) size("9K") vcc_power(0.00065694) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.23687) size("9K") vcc_power(0.00065694) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.97059) size("9K") vcc_power(0.000655826) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0456731) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.28365) size("18K") vcc_power(0.000458419) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0853365) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.26683) size("18K") vcc_power(0.000458419) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.1711) size("18K") vcc_power(0.00188986) )
                (Row name("eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.1711) size("18K") vcc_power(0.00188986) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.1711) size("18K") vcc_power(0.00188986) )
                (Row name("hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.0494) size("18K") vcc_power(0.00187109) )
                (Row name("eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.102273) clock_a(150) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(20) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.69318) size("18K") vcc_power(0.000969408) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0840517) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.4817) size("18K") vcc_power(0.00187313) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(148.5) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.85282) size("9K") vcc_power(0.00185615) )
                (Row name("eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0840517) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6078) size("18K") vcc_power(0.00189192) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.06875) clock_a(42.0168) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.88183) size("9K") vcc_power(0.000655455) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.23687) size("9K") vcc_power(0.00065694) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0840517) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.4817) size("18K") vcc_power(0.00187313) )
                (Row name("u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm") drm_num(1) mode("SDP") toggle(0.104567) clock_a(20) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(20) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.09135) size("9K") vcc_power(0.000327347) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.85282) size("9K") vcc_power(0.00185615) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.0494) size("18K") vcc_power(0.00187109) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[8].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0282258) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.41129) size("18K") vcc_power(0.000629588) )
                (Row name("hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.0494) size("18K") vcc_power(0.00187109) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[11].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.075) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.25) size("18K") vcc_power(0.00188572) )
                (Row name("user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/iGopDrm") drm_num(1) mode("SDP") toggle(0.0539773) clock_a(10) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(10) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.539773) size("18K") vcc_power(9.86358e-05) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.1711) size("18K") vcc_power(0.00188986) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[10].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("eth_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.075) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.25) size("18K") vcc_power(0.00188572) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.101786) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.7232) size("9K") vcc_power(0.000371984) )
                (Row name("hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.075) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.1375) size("18K") vcc_power(0.001867) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_hdmi_ctrl/user_ms7210_ctrl/N325_1_concat_2/iGopDrm") drm_num(1) mode("SDP") toggle(0.0482955) clock_a(10) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(10) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.482955) size("9K") vcc_power(0.000152219) )
                (Row name("hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.075) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.1375) size("18K") vcc_power(0.001867) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0168269) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.841346) size("18K") vcc_power(0.000326312) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[14].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.06875) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.88183) size("9K") vcc_power(0.000655455) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.97059) size("9K") vcc_power(0.000655826) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.23687) size("9K") vcc_power(0.00065694) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.97059) size("9K") vcc_power(0.000655826) )
                (Row name("hdmi_video_zoom/user_interpolation_ram1/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0811404) clock_a(148.5) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(148.5) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.0494) size("18K") vcc_power(0.00187109) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.23687) size("9K") vcc_power(0.00065694) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm") drm_num(1) mode("SDP") toggle(0.0972222) clock_a(20) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(20) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.94444) size("9K") vcc_power(0.000326803) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07125) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.05935) size("9K") vcc_power(0.000656197) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.102273) clock_a(150) bit_width_a(16) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(20) bit_width_b(16) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.69318) size("18K") vcc_power(0.000969408) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[9].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("coms1_reg_config/reg_data/iGopDrm") drm_num(1) mode("SDP") toggle(0.0597826) clock_a(25) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(25) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.49457) size("18K") vcc_power(2.94454e-05) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.97059) size("9K") vcc_power(0.000655826) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(148.5) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(9.16344) size("9K") vcc_power(0.00185873) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.07375) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(5.23687) size("9K") vcc_power(0.00065694) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[13].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0840517) clock_a(150) bit_width_a(8) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.6078) size("18K") vcc_power(0.00189192) )
                (Row name("user_axi_m_arbitration/user_rw_fifo_ctrl3/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm") drm_num(1) mode("SDP") toggle(0.102431) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(12.8038) size("9K") vcc_power(0.000373691) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0367647) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.83824) size("18K") vcc_power(0.000631016) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[12].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0889423) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.44712) size("18K") vcc_power(0.000458419) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm") drm_num(1) mode("SDP") toggle(0.104567) clock_a(20) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(20) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.09135) size("9K") vcc_power(0.000327347) )
                (Row name("u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm") drm_num(1) mode("SDP") toggle(0.104567) clock_a(20) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(20) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.09135) size("9K") vcc_power(0.000327347) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0408163) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.04082) size("18K") vcc_power(0.000457357) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0367647) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.83824) size("18K") vcc_power(0.000631016) )
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0367647) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.83824) size("18K") vcc_power(0.000631016) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
                (Row name("u_pcie_dam_ctrl/u_hdmi_pcie_fifo/U_ipml_fifo_hdmi_pcie_fifo/U_ipml_sdpram/ADDR_LOOP[1].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0775862) clock_a(150) bit_width_a(1) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(150) bit_width_b(8) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(11.6379) size("18K") vcc_power(0.00107091) )
            )
        )
    )
    (Item title="APM"
        (Table title="APM"
            (Rows count=0
            )
        )
    )
    (Item title="PLL"
        (Table title="PLL"
            (Rows count=4
                (Row name("I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll") clock_freq(50) clock_in_divide(1) clock_fb_divide(16) clock_0_divide("2") clock_1_divide("8") clock_2_divide("16") clock_3_divide("16") clock_4_divide("4") power_down(0) vcc_power(0.000149954) vcc33a_power(0.0264) )
                (Row name("I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll") clock_freq(50) clock_in_divide(1) clock_fb_divide(16) clock_0_divide("2") clock_1_divide("8") clock_2_divide("16") clock_3_divide("16") clock_4_divide("4") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
                (Row name("user_pll_cfg/u_pll_e3/goppll") clock_freq(50) clock_in_divide(2) clock_fb_divide(24) clock_0_divide("60") clock_1_divide("24") clock_2_divide("50") clock_3_divide("17") clock_4_divide("16") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
                (Row name("user_pll_video_out/u_pll_e3/goppll") clock_freq(50) clock_in_divide(2) clock_fb_divide(24) clock_0_divide("4") clock_1_divide("4") clock_2_divide("16") clock_3_divide("16") clock_4_divide("16") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
            )
        )
    )
    (Item title="HSST"
        (Table title="HSST"
            (Rows count=1
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst") lane_num(2) operational_mode("Fulldulpex") pll_num(1) pma_lane_width("20bit") lane_mode("8b10b") lane_data_rate(3000) tx_swing(224) vcc_power(0.0121464) vcca_lane_power(0.198703) vcca_pll0_power(0.0547661) vcca_pll1_power(0) )
            )
        )
    )
    (Item title="PCIE"
        (Table title="PCIE"
            (Rows count=1
                (Row name("u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop") link_speed("GEN1") user_clk(25) vcc_power(0.0114979) )
            )
        )
    )
)
