Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/labs/lab2_ispr/freq_div.vhd" in Library work.
Architecture behavioral of Entity freq_div is up to date.
Compiling vhdl file "E:/labs/lab2_ispr/output_unit.vhd" in Library work.
Entity <output_unit> compiled.
Entity <output_unit> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/labs/lab2_ispr/div.vhd" in Library work.
Architecture behavioral of Entity div is up to date.
Compiling vhdl file "E:/labs/lab2_ispr/main.vhf" in Library work.
Architecture behavioral of Entity main is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <freq_div> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <output_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <div> in library <work> (architecture <behavioral>) with generics.
	n = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <freq_div> in library <work> (Architecture <behavioral>).
Entity <freq_div> analyzed. Unit <freq_div> generated.

Analyzing Entity <output_unit> in library <work> (Architecture <behavioral>).
Entity <output_unit> analyzed. Unit <output_unit> generated.

Analyzing generic Entity <div> in library <work> (Architecture <behavioral>).
	n = 3
WARNING:Xst:819 - "E:/labs/lab2_ispr/div.vhd" line 67: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <a_temp>, <b_temp>
Entity <div> analyzed. Unit <div> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <freq_div>.
    Related source file is "E:/labs/lab2_ispr/freq_div.vhd".
    Found 26-bit up counter for signal <counter1>.
    Found 18-bit up counter for signal <counter2>.
    Found 21-bit up counter for signal <counter3>.
    Found 1-bit register for signal <freq_1_temp>.
    Found 1-bit register for signal <freq_2_temp>.
    Found 1-bit register for signal <freq_3_temp>.
    Summary:
	inferred   3 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <freq_div> synthesized.


Synthesizing Unit <output_unit>.
    Related source file is "E:/labs/lab2_ispr/output_unit.vhd".
WARNING:Xst:2111 - Clock of counter <digit_counter> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <led_en_temp> seems to be also used in the data or control logic of that element.
    Found 16x8-bit ROM for signal <to_led>.
    Found 4-bit register for signal <a_temp>.
    Found 4-bit register for signal <b_temp>.
    Found 4-bit register for signal <c_temp>.
    Found 3-bit adder for signal <code_dig1_7_0$add0000> created at line 107.
    Found 3-bit adder for signal <code_dig3_7_0$add0000> created at line 107.
    Found 4-bit subtractor for signal <code_dig_11_0$sub0000> created at line 83.
    Found 4-bit comparator greater for signal <code_dig_3$cmp_gt0000> created at line 82.
    Found 4-bit comparator less for signal <code_dig_3$cmp_lt0000> created at line 85.
    Found 2-bit up counter for signal <digit_counter>.
    Found 1-bit register for signal <error_temp>.
    Found 4-bit register for signal <led_en_temp>.
    Found 1-of-4 decoder for signal <led_en_temp$mux0001> created at line 127.
    Found 3-bit up counter for signal <number_counter>.
    Found 3-bit adder for signal <temp$add0000> created at line 79.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Decoder(s).
Unit <output_unit> synthesized.


Synthesizing Unit <div>.
    Related source file is "E:/labs/lab2_ispr/div.vhd".
    Found 4-bit register for signal <a_temp>.
    Found 4-bit register for signal <b_temp>.
    Found 3-bit adder for signal <C_temp$add0000> created at line 85.
    Found 5-bit comparator greatequal for signal <C_temp_0$cmp_ge0000> created at line 111.
    Found 5-bit adder for signal <result$addsub0000> created at line 95.
    Found 5-bit adder for signal <result$addsub0001> created at line 95.
    Found 5-bit adder for signal <result$addsub0002> created at line 98.
    Found 5-bit adder for signal <result0$addsub0000> created at line 95.
    Found 5-bit adder for signal <result0$addsub0001> created at line 95.
    Found 5-bit adder for signal <result0$addsub0002> created at line 98.
    Found 3-bit adder for signal <temp1$add0000> created at line 75.
    Found 5-bit subtractor for signal <temp1$addsub0000> created at line 113.
    Found 5-bit subtractor for signal <temp1$addsub0001> created at line 113.
    Found 5-bit subtractor for signal <temp1$addsub0002> created at line 113.
    Found 8-bit comparator greatequal for signal <temp1$cmp_ge0000> created at line 111.
    Found 7-bit comparator greatequal for signal <temp1$cmp_ge0001> created at line 111.
    Found 6-bit comparator greatequal for signal <temp1$cmp_ge0002> created at line 111.
    Found 3-bit adder for signal <temp2$add0000> created at line 75.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <div> synthesized.


Synthesizing Unit <main>.
    Related source file is "E:/labs/lab2_ispr/main.vhf".
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 16
 3-bit adder                                           : 6
 4-bit subtractor                                      : 1
 5-bit adder                                           : 6
 5-bit subtractor                                      : 3
# Counters                                             : 5
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 10
 1-bit register                                        : 4
 4-bit register                                        : 6
# Comparators                                          : 6
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 1
 6-bit comparator greatequal                           : 1
 7-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 14
 3-bit adder                                           : 6
 4-bit subtractor                                      : 1
 5-bit adder                                           : 4
 5-bit subtractor                                      : 3
# Counters                                             : 5
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Comparators                                          : 6
 4-bit comparator greater                              : 1
 4-bit comparator less                                 : 1
 5-bit comparator greatequal                           : 1
 6-bit comparator greatequal                           : 1
 7-bit comparator greatequal                           : 1
 8-bit comparator greatequal                           : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <freq_div> ...

Optimizing unit <output_unit> ...

Optimizing unit <div> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.
FlipFlop XLXI_3/number_counter_0 has been replicated 1 time(s)
FlipFlop XLXI_3/number_counter_1 has been replicated 1 time(s)
FlipFlop XLXI_3/number_counter_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 50

Cell Usage :
# BELS                             : 364
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 62
#      LUT2                        : 16
#      LUT3                        : 34
#      LUT4                        : 85
#      MUXCY                       : 80
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 65
# FlipFlops/Latches                : 101
#      FD                          : 8
#      FDC                         : 2
#      FDE                         : 16
#      FDP                         : 4
#      FDR                         : 71
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 8
#      OBUF                        : 41
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      110  out of   4656     2%  
 Number of Slice Flip Flops:             98  out of   9312     1%  
 Number of 4 input LUTs:                205  out of   9312     2%  
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    232    21%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
CLK                                | BUFGP                        | 68    |
XLXI_1/freq_2_temp                 | NONE(XLXI_3/digit_counter_1) | 6     |
XLXI_1/freq_1_temp                 | NONE(XLXI_3/number_counter_2)| 19    |
XLXI_1/freq_3_temp                 | NONE(XLXI_4/a_temp_3)        | 8     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+-----------------------------+-------+
Control Signal                                               | Buffer(FF name)             | Load  |
-------------------------------------------------------------+-----------------------------+-------+
XLXI_3/digit_counter_and0000(XLXI_3/digit_counter_and00001:O)| NONE(XLXI_3/digit_counter_0)| 6     |
-------------------------------------------------------------+-----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.987ns (Maximum Frequency: 143.132MHz)
   Minimum input arrival time before clock: 5.664ns
   Maximum output required time after clock: 14.210ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.987ns (frequency: 143.132MHz)
  Total number of paths / destination ports: 2820 / 136
-------------------------------------------------------------------------
Delay:               6.987ns (Levels of Logic = 9)
  Source:            XLXI_1/counter1_5 (FF)
  Destination:       XLXI_1/counter2_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_1/counter1_5 to XLXI_1/counter2_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  XLXI_1/counter1_5 (XLXI_1/counter1_5)
     LUT2:I0->O            1   0.704   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_lut<0> (XLXI_1/freq_1_temp_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<0> (XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<1> (XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<2> (XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<3> (XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<4> (XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<5> (XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          30   0.331   1.297  XLXI_1/freq_1_temp_cmp_eq0000_wg_cy<6> (XLXI_1/freq_1_temp_cmp_eq0000)
     LUT3:I2->O           18   0.704   1.068  XLXI_1/counter2_not00011 (XLXI_1/counter2_not0001)
     FDR:R                     0.911          XLXI_1/counter2_0
    ----------------------------------------
    Total                      6.987ns (4.000ns logic, 2.987ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/freq_2_temp'
  Clock period: 2.692ns (frequency: 371.471MHz)
  Total number of paths / destination ports: 11 / 6
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 1)
  Source:            XLXI_3/digit_counter_0 (FF)
  Destination:       XLXI_3/digit_counter_0 (FF)
  Source Clock:      XLXI_1/freq_2_temp rising
  Destination Clock: XLXI_1/freq_2_temp rising

  Data Path: XLXI_3/digit_counter_0 to XLXI_3/digit_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.669  XLXI_3/digit_counter_0 (XLXI_3/digit_counter_0)
     INV:I->O              1   0.704   0.420  XLXI_3/Mcount_digit_counter_xor<0>11_INV_0 (XLXI_3/Result<0>)
     FDC:D                     0.308          XLXI_3/digit_counter_0
    ----------------------------------------
    Total                      2.692ns (1.603ns logic, 1.089ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/freq_1_temp'
  Clock period: 6.890ns (frequency: 145.138MHz)
  Total number of paths / destination ports: 69 / 25
-------------------------------------------------------------------------
Delay:               3.445ns (Levels of Logic = 1)
  Source:            XLXI_3/number_counter_1_1 (FF)
  Destination:       XLXI_3/a_temp_3 (FF)
  Source Clock:      XLXI_1/freq_1_temp falling
  Destination Clock: XLXI_1/freq_1_temp rising

  Data Path: XLXI_3/number_counter_1_1 to XLXI_3/a_temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  XLXI_3/number_counter_1_1 (XLXI_3/number_counter_1_1)
     LUT3:I0->O           14   0.704   1.000  XLXI_3/digit_led_cmp_eq00001 (digit_led_0_OBUF)
     FDE:CE                    0.555          XLXI_3/b_temp_0
    ----------------------------------------
    Total                      3.445ns (1.850ns logic, 1.595ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/freq_1_temp'
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Offset:              5.664ns (Levels of Logic = 4)
  Source:            A<3> (PAD)
  Destination:       XLXI_3/c_temp_3 (FF)
  Destination Clock: XLXI_1/freq_1_temp rising

  Data Path: A<3> to XLXI_3/c_temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.932  A_3_IBUF (A_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  XLXI_4/c_temp_out<3>25 (XLXI_4/c_temp_out<3>25)
     LUT3:I0->O            1   0.704   0.499  XLXI_4/c_temp_out<3>27 (XLXI_4/c_temp_out<3>27)
     LUT4:I1->O            1   0.704   0.000  XLXI_4/c_temp_out<3>68 (XLXN_17<3>)
     FDE:D                     0.308          XLXI_3/c_temp_3
    ----------------------------------------
    Total                      5.664ns (3.638ns logic, 2.026ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/freq_3_temp'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.283ns (Levels of Logic = 1)
  Source:            A<3> (PAD)
  Destination:       XLXI_4/a_temp_3 (FF)
  Destination Clock: XLXI_1/freq_3_temp rising

  Data Path: A<3> to XLXI_4/a_temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.218   0.757  A_3_IBUF (A_3_IBUF)
     FD:D                      0.308          XLXI_4/a_temp_3
    ----------------------------------------
    Total                      2.283ns (1.526ns logic, 0.757ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.948ns (Levels of Logic = 1)
  Source:            XLXI_1/freq_1_temp (FF)
  Destination:       number_clk (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_1/freq_1_temp to number_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.591   1.085  XLXI_1/freq_1_temp (XLXI_1/freq_1_temp)
     OBUF:I->O                 3.272          number_clk_OBUF (number_clk)
    ----------------------------------------
    Total                      4.948ns (3.863ns logic, 1.085ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/freq_2_temp'
  Total number of paths / destination ports: 404 / 15
-------------------------------------------------------------------------
Offset:              10.175ns (Levels of Logic = 5)
  Source:            XLXI_3/led_en_temp_1 (FF)
  Destination:       to_led<5> (PAD)
  Source Clock:      XLXI_1/freq_2_temp rising

  Data Path: XLXI_3/led_en_temp_1 to to_led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              7   0.591   0.883  XLXI_3/led_en_temp_1 (XLXI_3/led_en_temp_1)
     LUT3:I0->O            4   0.704   0.762  XLXI_3/digit_temp_cmp_eq00001 (XLXI_3/digit_temp_cmp_eq0000)
     LUT4:I0->O            1   0.704   0.499  XLXI_3/digit_temp<0>3 (XLXI_3/digit_temp<0>3)
     LUT4:I1->O            8   0.704   0.932  XLXI_3/digit_temp<0>87 (digit_0_OBUF)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_to_led51 (to_led_5_OBUF)
     OBUF:I->O                 3.272          to_led_5_OBUF (to_led<5>)
    ----------------------------------------
    Total                     10.175ns (6.679ns logic, 3.496ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/freq_1_temp'
  Total number of paths / destination ports: 1354 / 33
-------------------------------------------------------------------------
Offset:              13.276ns (Levels of Logic = 7)
  Source:            XLXI_3/number_counter_0 (FF)
  Destination:       to_led<2> (PAD)
  Source Clock:      XLXI_1/freq_1_temp falling

  Data Path: XLXI_3/number_counter_0 to to_led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             26   0.591   1.435  XLXI_3/number_counter_0 (XLXI_3/number_counter_0)
     LUT3:I0->O            8   0.704   0.792  XLXI_3/number_counter_cmp_eq00001 (digit_led_5_OBUF)
     LUT3:I2->O            1   0.704   0.424  XLXI_3/trans_number_temp<5>_SW0 (N40)
     LUT4:I3->O            4   0.704   0.762  XLXI_3/trans_number_temp<5> (trans_number_5_OBUF)
     LUT4:I0->O            1   0.704   0.424  XLXI_3/digit_temp<3>_SW0 (N16)
     LUT4:I3->O            8   0.704   0.932  XLXI_3/digit_temp<3> (digit_3_OBUF)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_to_led21 (to_led_2_OBUF)
     OBUF:I->O                 3.272          to_led_2_OBUF (to_led<2>)
    ----------------------------------------
    Total                     13.276ns (8.087ns logic, 5.189ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/freq_3_temp'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              14.210ns (Levels of Logic = 9)
  Source:            XLXI_4/b_temp_0 (FF)
  Destination:       to_led<7> (PAD)
  Source Clock:      XLXI_1/freq_3_temp rising

  Data Path: XLXI_4/b_temp_0 to to_led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.591   1.130  XLXI_4/b_temp_0 (XLXI_4/b_temp_0)
     LUT3:I1->O            3   0.704   0.610  XLXI_4/c_temp_out<3>52 (XLXI_4/c_temp_out<3>52)
     LUT3:I1->O            2   0.704   0.526  XLXI_3/trans_number_temp<2>28_SW0 (N38)
     LUT4:I1->O            1   0.704   0.000  XLXI_3/trans_number_temp<2>281 (XLXI_3/trans_number_temp<2>281)
     MUXF5:I1->O           1   0.321   0.499  XLXI_3/trans_number_temp<2>28_f5 (XLXI_3/trans_number_temp<2>28)
     LUT4:I1->O            2   0.704   0.526  XLXI_3/trans_number_temp<2>204 (trans_number_2_OBUF)
     LUT4:I1->O            1   0.704   0.455  XLXI_3/digit_temp<2>90_SW0 (N30)
     LUT4:I2->O            8   0.704   0.932  XLXI_3/digit_temp<2>90 (digit_2_OBUF)
     LUT4:I0->O            1   0.704   0.420  XLXI_3/Mrom_to_led61 (to_led_6_OBUF)
     OBUF:I->O                 3.272          to_led_6_OBUF (to_led<6>)
    ----------------------------------------
    Total                     14.210ns (9.112ns logic, 5.098ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 34.46 secs
 
--> 

Total memory usage is 412648 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

