<stg><name>main</name>


<trans_list>

<trans id="239" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="11" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="26" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="11" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln190 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5

]]></Node>
<StgValue><ssdm name="spectopmodule_ln190"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %X_R_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %X_R_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %X_R_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %X_R_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %X_R_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_4"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %X_R_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %X_R_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %X_R_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_R_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %X_I_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %X_I_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %X_I_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %X_I_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %X_I_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_4"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %X_I_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %X_I_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %X_I_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="X_I_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:19 %store_ln373 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
entry:20 %br_ln373 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln373 = icmp_eq  i11 %i_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln373 = br i1 %icmp_ln373, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:4 %tmp = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:5 %zext_ln374 = zext i16 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln374"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %tmp_1 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:10 %zext_ln375 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln375"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:14 %tmp_2 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:15 %zext_ln376 = zext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %tmp_3 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="66" st_id="7" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:20 %zext_ln377 = zext i16 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:24 %tmp_4 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:25 %zext_ln378 = zext i16 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %tmp_5 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:30 %zext_ln379 = zext i16 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %tmp_6 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="87" st_id="10" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:6 %conv = uitofp i32 %zext_ln374

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:35 %zext_ln380 = zext i16 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:39 %tmp_7 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %add_ln373 = add i11 %i_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:0 %zext_ln373 = zext i11 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_0_addr"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:8 %store_ln374 = store i32 %conv, i10 %X_R_0_addr

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:11 %conv2 = uitofp i32 %zext_ln375

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:40 %zext_ln381 = zext i16 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:44 %tmp_8 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:84 %store_ln373 = store i11 %add_ln373, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:13 %store_ln375 = store i32 %conv2, i10 %X_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:16 %conv6 = uitofp i32 %zext_ln376

]]></Node>
<StgValue><ssdm name="conv6"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:45 %zext_ln382 = zext i16 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln382"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:49 %tmp_9 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_2_addr"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:18 %store_ln376 = store i32 %conv6, i10 %X_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:21 %conv1 = uitofp i32 %zext_ln377

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:50 %zext_ln383 = zext i16 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:54 %tmp_s = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:22 %X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_3_addr"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:23 %store_ln377 = store i32 %conv1, i10 %X_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:26 %conv3 = uitofp i32 %zext_ln378

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:55 %zext_ln384 = zext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln384"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:59 %tmp_10 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:27 %X_R_4_addr = getelementptr i32 %X_R_4, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_4_addr"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:28 %store_ln378 = store i32 %conv3, i10 %X_R_4_addr

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %conv4 = uitofp i32 %zext_ln379

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:60 %zext_ln385 = zext i16 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:64 %tmp_11 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:32 %X_R_5_addr = getelementptr i32 %X_R_5, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_5_addr"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:33 %store_ln379 = store i32 %conv4, i10 %X_R_5_addr

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:36 %conv5 = uitofp i32 %zext_ln380

]]></Node>
<StgValue><ssdm name="conv5"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:65 %zext_ln386 = zext i16 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:69 %tmp_12 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:37 %X_R_6_addr = getelementptr i32 %X_R_6, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_6_addr"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:38 %store_ln380 = store i32 %conv5, i10 %X_R_6_addr

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:41 %conv7 = uitofp i32 %zext_ln381

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:70 %zext_ln387 = zext i16 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:74 %tmp_13 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %X_R_7_addr = getelementptr i32 %X_R_7, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_R_7_addr"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:43 %store_ln381 = store i32 %conv7, i10 %X_R_7_addr

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %conv8 = uitofp i32 %zext_ln382

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:75 %zext_ln388 = zext i16 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:79 %tmp_14 = call i16 @_rand, i16 %lfsr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:47 %X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_0_addr"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:48 %store_ln382 = store i32 %conv8, i10 %X_I_0_addr

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:51 %conv9 = uitofp i32 %zext_ln383

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:80 %zext_ln389 = zext i16 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln389"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="7" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:52 %X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_1_addr"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:53 %store_ln383 = store i32 %conv9, i10 %X_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:56 %conv10 = uitofp i32 %zext_ln384

]]></Node>
<StgValue><ssdm name="conv10"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="202" st_id="20" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="203" st_id="20" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="6" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="205" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:57 %X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_2_addr"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:58 %store_ln384 = store i32 %conv10, i10 %X_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln384"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:61 %conv11 = uitofp i32 %zext_ln385

]]></Node>
<StgValue><ssdm name="conv11"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="5" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:62 %X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_3_addr"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:63 %store_ln385 = store i32 %conv11, i10 %X_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:66 %conv12 = uitofp i32 %zext_ln386

]]></Node>
<StgValue><ssdm name="conv12"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="4" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="218" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:67 %X_I_4_addr = getelementptr i32 %X_I_4, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_4_addr"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:68 %store_ln386 = store i32 %conv12, i10 %X_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:71 %conv13 = uitofp i32 %zext_ln387

]]></Node>
<StgValue><ssdm name="conv13"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="3" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:72 %X_I_5_addr = getelementptr i32 %X_I_5, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_5_addr"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:73 %store_ln387 = store i32 %conv13, i10 %X_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="225" st_id="24" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:76 %conv14 = uitofp i32 %zext_ln388

]]></Node>
<StgValue><ssdm name="conv14"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="2" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="227" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:77 %X_I_6_addr = getelementptr i32 %X_I_6, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_6_addr"/></StgValue>
</operation>

<operation id="228" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:78 %store_ln388 = store i32 %conv14, i10 %X_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="229" st_id="25" stage="1" lat="7">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:81 %conv15 = uitofp i32 %zext_ln389

]]></Node>
<StgValue><ssdm name="conv15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="230" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln373 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln373"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln373 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln373"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln373 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln373"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:82 %X_I_7_addr = getelementptr i32 %X_I_7, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="X_I_7_addr"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.split:83 %store_ln389 = store i32 %conv15, i10 %X_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:85 %br_ln373 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="236" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
for.end:0 %call_ln392 = call void @fft, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %X_R_4, i32 %X_R_5, i32 %X_R_6, i32 %X_R_7, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %X_I_4, i32 %X_I_5, i32 %X_I_6, i32 %X_I_7, i32 %cos_coefficients_table, i32 %sin_coefficients_table

]]></Node>
<StgValue><ssdm name="call_ln392"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="237" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
for.end:0 %call_ln392 = call void @fft, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %X_R_4, i32 %X_R_5, i32 %X_R_6, i32 %X_R_7, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %X_I_4, i32 %X_I_5, i32 %X_I_6, i32 %X_I_7, i32 %cos_coefficients_table, i32 %sin_coefficients_table

]]></Node>
<StgValue><ssdm name="call_ln392"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln396 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln396"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
