/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  reg [7:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~((celloutsig_1_10z | celloutsig_1_7z[4]) & celloutsig_1_1z);
  assign celloutsig_1_0z = ~((in_data[190] | in_data[172]) & in_data[105]);
  reg [3:0] _03_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= in_data[169:166];
  assign out_data[99:96] = _03_;
  reg [3:0] _04_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 4'h0;
    else _04_ <= { celloutsig_0_14z[7:5], celloutsig_0_1z };
  assign out_data[35:32] = _04_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 14'h0000;
    else _00_ <= in_data[83:70];
  assign celloutsig_1_2z = { in_data[123:122], celloutsig_1_1z } < { in_data[148], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z } < { in_data[109], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = { 1'h0, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z } % { 1'h1, celloutsig_1_9z[4:0] };
  assign celloutsig_0_6z = celloutsig_0_3z[7] ? in_data[61:57] : { celloutsig_0_3z[8], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_9z = _00_[12] ? { celloutsig_0_4z, celloutsig_0_3z[11:2], celloutsig_0_3z[3], celloutsig_0_3z[0] } : { _00_[11:0], celloutsig_0_4z };
  assign celloutsig_1_8z[6:1] = in_data[186] ? celloutsig_1_7z[10:5] : { celloutsig_1_6z, 1'h0, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_9z = in_data[161] ? in_data[157:152] : celloutsig_1_8z[6:1];
  assign celloutsig_0_0z = in_data[27:7] != in_data[69:49];
  assign celloutsig_1_5z = { in_data[157:153], 1'h0 } != { in_data[174:171], 1'h0, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_9z[11:5] | celloutsig_0_14z[7:1];
  assign celloutsig_0_13z = in_data[78] & celloutsig_0_3z[9];
  assign celloutsig_1_10z = ^ { celloutsig_1_7z[11:7], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_1z = ^ { in_data[74:32], celloutsig_0_0z };
  assign celloutsig_1_7z = { 1'h0, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } <<< in_data[151:140];
  assign celloutsig_0_4z = ~((_00_[6] & in_data[56]) | celloutsig_0_3z[10]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_0z) | _00_[6]);
  assign celloutsig_1_1z = ~((in_data[117] & in_data[109]) | in_data[125]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_14z = 8'h00;
    else if (!clkin_data[128]) celloutsig_0_14z = { celloutsig_0_6z[3:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_14z[3]) | (in_data[124] & celloutsig_1_0z));
  assign celloutsig_1_3z = ~((in_data[161] & celloutsig_1_0z) | (celloutsig_1_2z & celloutsig_1_2z));
  assign { celloutsig_0_3z[3], celloutsig_0_3z[5], celloutsig_0_3z[11:6], celloutsig_0_3z[0], celloutsig_0_3z[4], celloutsig_0_3z[2] } = { celloutsig_0_1z, celloutsig_0_1z, in_data[40:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { celloutsig_0_1z, in_data[3], in_data[9:4], celloutsig_0_1z, in_data[2], celloutsig_0_0z };
  assign celloutsig_0_3z[1] = celloutsig_0_3z[3];
  assign celloutsig_1_8z[0] = celloutsig_1_0z;
  assign { out_data[128], out_data[6:0] } = { celloutsig_1_18z, celloutsig_0_18z };
endmodule
