#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa8d5c03340 .scope module, "testbench" "testbench" 2 21;
 .timescale -9 -12;
v0x7fa8d5c7fe00_0 .var "clk", 0 0;
v0x7fa8d5c7fe90_0 .net "led", 7 0, L_0x7fa8d5c8c3b0;  1 drivers
v0x7fa8d5c7ff60_0 .net "oled_dc", 0 0, L_0x7fa8d5c88190;  1 drivers
v0x7fa8d5c7fff0_0 .net "oled_res", 0 0, L_0x7fa8d5c88db0;  1 drivers
v0x7fa8d5c80100_0 .net "oled_sclk", 0 0, L_0x7fa8d5c87f10;  1 drivers
v0x7fa8d5c80190_0 .net "oled_sdin", 0 0, L_0x7fa8d5c87ce0;  1 drivers
v0x7fa8d5c80220_0 .net "oled_vbat", 0 0, L_0x7fa8d5c88e20;  1 drivers
v0x7fa8d5c80330_0 .net "oled_vdd", 0 0, L_0x7fa8d5c88e90;  1 drivers
v0x7fa8d5c80440_0 .net "op", 5 0, L_0x7fa8d5c872e0;  1 drivers
v0x7fa8d5c80550_0 .var "rstd", 0 0;
v0x7fa8d5c805e0_0 .var "sw", 7 0;
S_0x7fa8d5c4b4b0 .scope module, "processor0" "processor" 2 32, 3 23 0, S_0x7fa8d5c03340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sysclk"
    .port_info 1 /INPUT 1 "cpu_resetn"
    .port_info 2 /INPUT 8 "sw"
    .port_info 3 /OUTPUT 6 "op_w"
    .port_info 4 /OUTPUT 8 "led"
    .port_info 5 /OUTPUT 1 "oled_dc"
    .port_info 6 /OUTPUT 1 "oled_res"
    .port_info 7 /OUTPUT 1 "oled_sclk"
    .port_info 8 /OUTPUT 1 "oled_sdin"
    .port_info 9 /OUTPUT 1 "oled_vbat"
    .port_info 10 /OUTPUT 1 "oled_vdd"
L_0x1011c63b8 .functor BUFT 1, C4<00101011>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7ba70_0 .net/2u *"_s100", 7 0, L_0x1011c63b8;  1 drivers
L_0x1011c6400 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7bb20_0 .net/2u *"_s102", 7 0, L_0x1011c6400;  1 drivers
v0x7fa8d5c7bbd0_0 .net *"_s106", 31 0, L_0x7fa8d5c8cd10;  1 drivers
v0x7fa8d5c7bc90_0 .net *"_s110", 29 0, L_0x7fa8d5c8ce10;  1 drivers
L_0x1011c6448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7bd40_0 .net *"_s112", 1 0, L_0x1011c6448;  1 drivers
L_0x1011c6490 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7be30_0 .net/2u *"_s114", 4 0, L_0x1011c6490;  1 drivers
v0x7fa8d5c7bee0_0 .net *"_s116", 0 0, L_0x7fa8d5c8d010;  1 drivers
L_0x1011c64d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7bf80_0 .net/2u *"_s118", 31 0, L_0x1011c64d8;  1 drivers
v0x7fa8d5c7c030_0 .net *"_s120", 0 0, L_0x7fa8d5c8ceb0;  1 drivers
v0x7fa8d5c7c140_0 .net *"_s122", 0 0, L_0x7fa8d5c8d1e0;  1 drivers
v0x7fa8d5c7c1d0_0 .net *"_s124", 31 0, L_0x7fa8d5c8d480;  1 drivers
v0x7fa8d5c7c280_0 .net *"_s126", 31 0, L_0x7fa8d5c8d0f0;  1 drivers
L_0x1011c6520 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7c330_0 .net/2u *"_s130", 4 0, L_0x1011c6520;  1 drivers
v0x7fa8d5c7c3e0_0 .net *"_s132", 0 0, L_0x7fa8d5c8d710;  1 drivers
L_0x1011c6568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7c480_0 .net/2u *"_s134", 31 0, L_0x1011c6568;  1 drivers
v0x7fa8d5c7c530_0 .net *"_s136", 0 0, L_0x7fa8d5c8d520;  1 drivers
v0x7fa8d5c7c5d0_0 .net *"_s138", 0 0, L_0x7fa8d5c8d910;  1 drivers
v0x7fa8d5c7c760_0 .net *"_s140", 31 0, L_0x7fa8d5c8d7f0;  1 drivers
v0x7fa8d5c7c7f0_0 .net *"_s142", 31 0, L_0x7fa8d5c8dbe0;  1 drivers
L_0x1011c60e8 .functor BUFT 1, C4<00000000000000000000000000110111>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7c890_0 .net/2u *"_s66", 31 0, L_0x1011c60e8;  1 drivers
v0x7fa8d5c7c940_0 .net *"_s68", 0 0, L_0x7fa8d5c8c460;  1 drivers
L_0x1011c6130 .functor BUFT 1, C4<00101011>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7c9e0_0 .net/2u *"_s70", 7 0, L_0x1011c6130;  1 drivers
L_0x1011c6178 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7ca90_0 .net/2u *"_s72", 7 0, L_0x1011c6178;  1 drivers
L_0x1011c61c0 .functor BUFT 1, C4<00000000000000000000001111011011>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7cb40_0 .net/2u *"_s76", 31 0, L_0x1011c61c0;  1 drivers
v0x7fa8d5c7cbf0_0 .net *"_s78", 0 0, L_0x7fa8d5c8c6e0;  1 drivers
L_0x1011c6208 .functor BUFT 1, C4<00101011>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7cc90_0 .net/2u *"_s80", 7 0, L_0x1011c6208;  1 drivers
L_0x1011c6250 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7cd40_0 .net/2u *"_s82", 7 0, L_0x1011c6250;  1 drivers
L_0x1011c6298 .functor BUFT 1, C4<00000000000000000000000001100001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7cdf0_0 .net/2u *"_s86", 31 0, L_0x1011c6298;  1 drivers
v0x7fa8d5c7cea0_0 .net *"_s88", 0 0, L_0x7fa8d5c8c800;  1 drivers
L_0x1011c62e0 .functor BUFT 1, C4<00101011>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7cf40_0 .net/2u *"_s90", 7 0, L_0x1011c62e0;  1 drivers
L_0x1011c6328 .functor BUFT 1, C4<00101101>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7cff0_0 .net/2u *"_s92", 7 0, L_0x1011c6328;  1 drivers
L_0x1011c6370 .functor BUFT 1, C4<00000000000000000000001100010101>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7d0a0_0 .net/2u *"_s96", 31 0, L_0x1011c6370;  1 drivers
v0x7fa8d5c7d150_0 .net *"_s98", 0 0, L_0x7fa8d5c8ca80;  1 drivers
v0x7fa8d5c7c670_0 .net "addr_d", 25 0, L_0x7fa8d5c81550;  1 drivers
v0x7fa8d5c7d3e0_0 .net "addr_e", 25 0, L_0x7fa8d5c87050;  1 drivers
v0x7fa8d5c7d470_0 .net "addr_w", 25 0, L_0x7fa8d5c874b0;  1 drivers
v0x7fa8d5c7d500_0 .net "alu_result_e", 31 0, L_0x7fa8d5c81810;  1 drivers
v0x7fa8d5c7d590_0 .net "aux_d", 10 0, L_0x7fa8d5c81270;  1 drivers
v0x7fa8d5c7d660_0 .net "aux_e", 10 0, v0x7fa8d5c66e20_0;  1 drivers
v0x7fa8d5c7d730_0 .var "count", 31 0;
v0x7fa8d5c7d7c0_0 .net "cpu_resetn", 0 0, v0x7fa8d5c80550_0;  1 drivers
v0x7fa8d5c7d850_0 .var "data_oled", 7 0;
v0x7fa8d5c7d920_0 .net "dm532", 31 0, L_0x7fa8d5c86000;  1 drivers
v0x7fa8d5c7d9b0_0 .net "dm576", 31 0, L_0x7fa8d5c863b0;  1 drivers
v0x7fa8d5c7da40_0 .net "dm900", 31 0, L_0x7fa8d5c86220;  1 drivers
v0x7fa8d5c7daf0_0 .net "dm_addr_e", 31 0, L_0x7fa8d5c8cc40;  1 drivers
v0x7fa8d5c7dba0_0 .net "dm_data_e", 31 0, L_0x7fa8d5c85e60;  1 drivers
v0x7fa8d5c7dc40_0 .net "hoge1", 7 0, L_0x7fa8d5c8c540;  1 drivers
v0x7fa8d5c7dce0_0 .net "hoge2", 7 0, L_0x7fa8d5c89730;  1 drivers
v0x7fa8d5c7dd90_0 .net "hoge3", 7 0, L_0x7fa8d5c8c8e0;  1 drivers
v0x7fa8d5c7de40_0 .net "hoge4", 7 0, L_0x7fa8d5c8cba0;  1 drivers
v0x7fa8d5c7def0_0 .net "imm_dpl_d", 31 0, L_0x7fa8d5c814b0;  1 drivers
v0x7fa8d5c7dfd0_0 .net "imm_dpl_e", 31 0, v0x7fa8d5c67170_0;  1 drivers
v0x7fa8d5c7e070_0 .net "imm_dpl_w", 31 0, v0x7fa8d5c75cb0_0;  1 drivers
v0x7fa8d5c7e150_0 .net "ins_d", 31 0, v0x7fa8d5c77890_0;  1 drivers
v0x7fa8d5c7e220_0 .net "ins_f", 31 0, L_0x7fa8d5c80dc0;  1 drivers
v0x7fa8d5c7e2f0_0 .net "jon_d", 1 0, L_0x7fa8d5c87780;  1 drivers
v0x7fa8d5c7e380_0 .net "led", 7 0, L_0x7fa8d5c8c3b0;  alias, 1 drivers
v0x7fa8d5c7e410_0 .net "oled_dc", 0 0, L_0x7fa8d5c88190;  alias, 1 drivers
v0x7fa8d5c7e4e0_0 .net "oled_res", 0 0, L_0x7fa8d5c88db0;  alias, 1 drivers
v0x7fa8d5c7e570_0 .net "oled_sclk", 0 0, L_0x7fa8d5c87f10;  alias, 1 drivers
v0x7fa8d5c7e640_0 .net "oled_sdin", 0 0, L_0x7fa8d5c87ce0;  alias, 1 drivers
v0x7fa8d5c7e710_0 .net "oled_vbat", 0 0, L_0x7fa8d5c88e20;  alias, 1 drivers
v0x7fa8d5c7e7a0_0 .net "oled_vdd", 0 0, L_0x7fa8d5c88e90;  alias, 1 drivers
v0x7fa8d5c7e830_0 .net "op_d", 5 0, L_0x7fa8d5c80e70;  1 drivers
v0x7fa8d5c7d260_0 .net "op_e", 5 0, v0x7fa8d5c673d0_0;  1 drivers
v0x7fa8d5c7e8c0_0 .net "op_w", 5 0, L_0x7fa8d5c872e0;  alias, 1 drivers
v0x7fa8d5c7e950_0 .net "os_d1", 31 0, L_0x7fa8d5c81fc0;  1 drivers
v0x7fa8d5c7e9e0_0 .net "os_d2", 31 0, L_0x7fa8d5c8d630;  1 drivers
v0x7fa8d5c7ea70_0 .net "os_e", 31 0, v0x7fa8d5c675c0_0;  1 drivers
v0x7fa8d5c7eb00_0 .net "os_w", 31 0, L_0x7fa8d5c873d0;  1 drivers
v0x7fa8d5c7eb90_0 .net "ot_d1", 31 0, L_0x7fa8d5c82270;  1 drivers
v0x7fa8d5c7ec20_0 .net "ot_d2", 31 0, L_0x7fa8d5c8dab0;  1 drivers
v0x7fa8d5c7ecb0_0 .net "ot_e", 31 0, v0x7fa8d5c677b0_0;  1 drivers
v0x7fa8d5c7ed40_0 .net "ot_w", 31 0, L_0x7fa8d5c87440;  1 drivers
v0x7fa8d5c7edd0_0 .net "pc_d", 31 0, L_0x7fa8d5c86a90;  1 drivers
v0x7fa8d5c7eea0_0 .net "pc_e", 31 0, v0x7fa8d5c67ac0_0;  1 drivers
v0x7fa8d5c7ef30_0 .net "pc_f", 31 0, v0x7fa8d5c79cb0_0;  1 drivers
v0x7fa8d5c7efc0_0 .net "pc_w", 31 0, v0x7fa8d5c76560_0;  1 drivers
v0x7fa8d5c7a8a0_9 .array/port v0x7fa8d5c7a8a0, 9;
v0x7fa8d5c7f0a0_0 .net "r9", 31 0, v0x7fa8d5c7a8a0_9;  1 drivers
v0x7fa8d5c7f130_0 .net "rd_d", 4 0, L_0x7fa8d5c811d0;  1 drivers
v0x7fa8d5c7f200_0 .net "rd_e", 4 0, v0x7fa8d5c67c70_0;  1 drivers
v0x7fa8d5c7f2d0_0 .net "result_e", 31 0, L_0x7fa8d5c87820;  1 drivers
v0x7fa8d5c7f3a0_0 .net "result_w", 31 0, v0x7fa8d5c76860_0;  1 drivers
v0x7fa8d5c7f470_0 .net "rs_d", 4 0, L_0x7fa8d5c80f10;  1 drivers
v0x7fa8d5c7f500_0 .net "rs_e", 4 0, L_0x7fa8d5c7d2f0;  1 drivers
v0x7fa8d5c7f590_0 .net "rt_d", 4 0, L_0x7fa8d5c810b0;  1 drivers
v0x7fa8d5c7f620_0 .net "rt_e", 4 0, v0x7fa8d5c68100_0;  1 drivers
v0x7fa8d5c7f6f0_0 .net "sw", 7 0, v0x7fa8d5c805e0_0;  1 drivers
v0x7fa8d5c7f780_0 .net "sysclk", 0 0, v0x7fa8d5c7fe00_0;  1 drivers
v0x7fa8d5c7f810_0 .var "total_count", 31 0;
v0x7fa8d5c7f8b0_0 .net "wreg_e", 4 0, L_0x7fa8d5c81b70;  1 drivers
v0x7fa8d5c7f950_0 .net "wreg_w", 4 0, v0x7fa8d5c76ae0_0;  1 drivers
v0x7fa8d5c7f9f0_0 .net "wren_e", 3 0, L_0x7fa8d5c81c90;  1 drivers
L_0x7fa8d5c82360 .reduce/or v0x7fa8d5c76ae0_0;
L_0x7fa8d5c83020 .part L_0x7fa8d5c8cc40, 0, 8;
L_0x7fa8d5c83100 .part L_0x7fa8d5c81c90, 0, 1;
L_0x7fa8d5c831a0 .part v0x7fa8d5c677b0_0, 0, 8;
L_0x7fa8d5c83e40 .part L_0x7fa8d5c8cc40, 0, 8;
L_0x7fa8d5c83f50 .part L_0x7fa8d5c81c90, 1, 1;
L_0x7fa8d5c84070 .part v0x7fa8d5c677b0_0, 8, 8;
L_0x7fa8d5c84cd0 .part L_0x7fa8d5c8cc40, 0, 8;
L_0x7fa8d5c84db0 .part L_0x7fa8d5c81c90, 2, 1;
L_0x7fa8d5c84e50 .part v0x7fa8d5c677b0_0, 16, 8;
L_0x7fa8d5c85b50 .part L_0x7fa8d5c8cc40, 0, 8;
L_0x7fa8d5c85cb0 .part L_0x7fa8d5c81c90, 3, 1;
L_0x7fa8d5c85d50 .part v0x7fa8d5c677b0_0, 24, 8;
L_0x7fa8d5c85e60 .concat8 [ 8 8 8 8], L_0x7fa8d5c82660, L_0x7fa8d5c83480, L_0x7fa8d5c84370, L_0x7fa8d5c85190;
v0x7fa8d5c5e380_133 .array/port v0x7fa8d5c5e380, 133;
v0x7fa8d5c605e0_133 .array/port v0x7fa8d5c605e0, 133;
v0x7fa8d5c628b0_133 .array/port v0x7fa8d5c628b0, 133;
v0x7fa8d5c64af0_133 .array/port v0x7fa8d5c64af0, 133;
L_0x7fa8d5c86000 .concat8 [ 8 8 8 8], v0x7fa8d5c5e380_133, v0x7fa8d5c605e0_133, v0x7fa8d5c628b0_133, v0x7fa8d5c64af0_133;
v0x7fa8d5c5e380_225 .array/port v0x7fa8d5c5e380, 225;
v0x7fa8d5c605e0_225 .array/port v0x7fa8d5c605e0, 225;
v0x7fa8d5c628b0_225 .array/port v0x7fa8d5c628b0, 225;
v0x7fa8d5c64af0_225 .array/port v0x7fa8d5c64af0, 225;
L_0x7fa8d5c86220 .concat8 [ 8 8 8 8], v0x7fa8d5c5e380_225, v0x7fa8d5c605e0_225, v0x7fa8d5c628b0_225, v0x7fa8d5c64af0_225;
v0x7fa8d5c5e380_144 .array/port v0x7fa8d5c5e380, 144;
v0x7fa8d5c605e0_144 .array/port v0x7fa8d5c605e0, 144;
v0x7fa8d5c628b0_144 .array/port v0x7fa8d5c628b0, 144;
v0x7fa8d5c64af0_144 .array/port v0x7fa8d5c64af0, 144;
L_0x7fa8d5c863b0 .concat8 [ 8 8 8 8], v0x7fa8d5c5e380_144, v0x7fa8d5c605e0_144, v0x7fa8d5c628b0_144, v0x7fa8d5c64af0_144;
L_0x7fa8d5c8c460 .cmp/eq 32, v0x7fa8d5c7a8a0_9, L_0x1011c60e8;
L_0x7fa8d5c8c540 .functor MUXZ 8, L_0x1011c6178, L_0x1011c6130, L_0x7fa8d5c8c460, C4<>;
L_0x7fa8d5c8c6e0 .cmp/eq 32, L_0x7fa8d5c863b0, L_0x1011c61c0;
L_0x7fa8d5c89730 .functor MUXZ 8, L_0x1011c6250, L_0x1011c6208, L_0x7fa8d5c8c6e0, C4<>;
L_0x7fa8d5c8c800 .cmp/eq 32, L_0x7fa8d5c86220, L_0x1011c6298;
L_0x7fa8d5c8c8e0 .functor MUXZ 8, L_0x1011c6328, L_0x1011c62e0, L_0x7fa8d5c8c800, C4<>;
L_0x7fa8d5c8ca80 .cmp/eq 32, L_0x7fa8d5c86000, L_0x1011c6370;
L_0x7fa8d5c8cba0 .functor MUXZ 8, L_0x1011c6400, L_0x1011c63b8, L_0x7fa8d5c8ca80, C4<>;
L_0x7fa8d5c8cd10 .arith/sum 32, v0x7fa8d5c675c0_0, v0x7fa8d5c67170_0;
L_0x7fa8d5c8ce10 .part L_0x7fa8d5c8cd10, 2, 30;
L_0x7fa8d5c8cc40 .concat [ 30 2 0 0], L_0x7fa8d5c8ce10, L_0x1011c6448;
L_0x7fa8d5c8d010 .cmp/eq 5, L_0x7fa8d5c80f10, L_0x1011c6490;
L_0x7fa8d5c8ceb0 .cmp/eq 5, L_0x7fa8d5c80f10, L_0x7fa8d5c81b70;
L_0x7fa8d5c8d1e0 .cmp/eq 5, L_0x7fa8d5c80f10, v0x7fa8d5c76ae0_0;
L_0x7fa8d5c8d480 .functor MUXZ 32, L_0x7fa8d5c81fc0, v0x7fa8d5c76860_0, L_0x7fa8d5c8d1e0, C4<>;
L_0x7fa8d5c8d0f0 .functor MUXZ 32, L_0x7fa8d5c8d480, L_0x7fa8d5c87820, L_0x7fa8d5c8ceb0, C4<>;
L_0x7fa8d5c8d630 .functor MUXZ 32, L_0x7fa8d5c8d0f0, L_0x1011c64d8, L_0x7fa8d5c8d010, C4<>;
L_0x7fa8d5c8d710 .cmp/eq 5, L_0x7fa8d5c810b0, L_0x1011c6520;
L_0x7fa8d5c8d520 .cmp/eq 5, L_0x7fa8d5c810b0, L_0x7fa8d5c81b70;
L_0x7fa8d5c8d910 .cmp/eq 5, L_0x7fa8d5c810b0, v0x7fa8d5c76ae0_0;
L_0x7fa8d5c8d7f0 .functor MUXZ 32, L_0x7fa8d5c82270, v0x7fa8d5c76860_0, L_0x7fa8d5c8d910, C4<>;
L_0x7fa8d5c8dbe0 .functor MUXZ 32, L_0x7fa8d5c8d7f0, L_0x7fa8d5c87820, L_0x7fa8d5c8d520, C4<>;
L_0x7fa8d5c8dab0 .functor MUXZ 32, L_0x7fa8d5c8dbe0, L_0x1011c6568, L_0x7fa8d5c8d710, C4<>;
S_0x7fa8d5c4b720 .scope module, "alu0" "alu" 3 107, 4 23 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 6 "op"
    .port_info 2 /INPUT 5 "rt"
    .port_info 3 /INPUT 5 "rd"
    .port_info 4 /INPUT 11 "aux"
    .port_info 5 /INPUT 32 "os"
    .port_info 6 /INPUT 32 "ot"
    .port_info 7 /INPUT 32 "imm_dpl"
    .port_info 8 /OUTPUT 5 "wreg"
    .port_info 9 /OUTPUT 4 "wren"
    .port_info 10 /OUTPUT 32 "result2"
v0x7fa8d5c5c7f0_0 .net "aux", 10 0, v0x7fa8d5c66e20_0;  alias, 1 drivers
v0x7fa8d5c5c8b0_0 .net "imm_dpl", 31 0, v0x7fa8d5c67170_0;  alias, 1 drivers
v0x7fa8d5c5c960_0 .net "op", 5 0, v0x7fa8d5c673d0_0;  alias, 1 drivers
v0x7fa8d5c5ca20_0 .net "opr", 4 0, L_0x7fa8d5c819b0;  1 drivers
v0x7fa8d5c5cad0_0 .net "os", 31 0, v0x7fa8d5c675c0_0;  alias, 1 drivers
v0x7fa8d5c5cbc0_0 .net "ot", 31 0, v0x7fa8d5c677b0_0;  alias, 1 drivers
v0x7fa8d5c5cc70_0 .net "pc", 31 0, v0x7fa8d5c67ac0_0;  alias, 1 drivers
v0x7fa8d5c5cd20_0 .net "rd", 4 0, v0x7fa8d5c67c70_0;  alias, 1 drivers
v0x7fa8d5c5cdd0_0 .net "result1", 31 0, L_0x7fa8d5c81670;  1 drivers
v0x7fa8d5c5cee0_0 .net "result2", 31 0, L_0x7fa8d5c81810;  alias, 1 drivers
v0x7fa8d5c5cf90_0 .net "rt", 4 0, v0x7fa8d5c68100_0;  alias, 1 drivers
v0x7fa8d5c5d040_0 .net "shift", 4 0, L_0x7fa8d5c81a50;  1 drivers
v0x7fa8d5c5d0f0_0 .net "wreg", 4 0, L_0x7fa8d5c81b70;  alias, 1 drivers
v0x7fa8d5c5d1a0_0 .net "wren", 3 0, L_0x7fa8d5c81c90;  alias, 1 drivers
L_0x7fa8d5c81670 .ufunc TD_testbench.processor0.alu0.alu1, 32, L_0x7fa8d5c819b0, L_0x7fa8d5c81a50, v0x7fa8d5c675c0_0, v0x7fa8d5c677b0_0 (v0x7fa8d5c5b6a0_0, v0x7fa8d5c5b8a0_0, v0x7fa8d5c5b740_0, v0x7fa8d5c5b7f0_0) v0x7fa8d5c4bbf0_0 S_0x7fa8d5c4ba40;
L_0x7fa8d5c81810 .ufunc TD_testbench.processor0.alu0.alu2, 32, v0x7fa8d5c673d0_0, L_0x7fa8d5c81670, v0x7fa8d5c675c0_0, v0x7fa8d5c67170_0, v0x7fa8d5c677b0_0, v0x7fa8d5c67ac0_0 (v0x7fa8d5c5bc90_0, v0x7fa8d5c5bfa0_0, v0x7fa8d5c5bd50_0, v0x7fa8d5c5bbe0_0, v0x7fa8d5c5be00_0, v0x7fa8d5c5bef0_0) v0x7fa8d5c5bb50_0 S_0x7fa8d5c5b990;
L_0x7fa8d5c819b0 .part v0x7fa8d5c66e20_0, 0, 5;
L_0x7fa8d5c81a50 .part v0x7fa8d5c66e20_0, 6, 5;
L_0x7fa8d5c81b70 .ufunc TD_testbench.processor0.alu0.wreg_gen, 5, v0x7fa8d5c673d0_0, v0x7fa8d5c67c70_0, v0x7fa8d5c68100_0 (v0x7fa8d5c5c200_0, v0x7fa8d5c5c2b0_0, v0x7fa8d5c5c360_0) v0x7fa8d5c5c420_0 S_0x7fa8d5c5c050;
L_0x7fa8d5c81c90 .ufunc TD_testbench.processor0.alu0.wren_gen, 4, v0x7fa8d5c673d0_0 (v0x7fa8d5c5c680_0) v0x7fa8d5c5c740_0 S_0x7fa8d5c5c4d0;
S_0x7fa8d5c4ba40 .scope function, "alu1" "alu1" 4 41, 4 41 0, S_0x7fa8d5c4b720;
 .timescale -9 -12;
v0x7fa8d5c4bbf0_0 .var "alu1", 31 0;
v0x7fa8d5c5b6a0_0 .var "opr", 4 0;
v0x7fa8d5c5b740_0 .var "os", 31 0;
v0x7fa8d5c5b7f0_0 .var "ot", 31 0;
v0x7fa8d5c5b8a0_0 .var "shift", 4 0;
TD_testbench.processor0.alu0.alu1 ;
    %load/vec4 v0x7fa8d5c5b6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %load/vec4 v0x7fa8d5c5b7f0_0;
    %add;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %load/vec4 v0x7fa8d5c5b7f0_0;
    %sub;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %load/vec4 v0x7fa8d5c5b7f0_0;
    %and;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %load/vec4 v0x7fa8d5c5b7f0_0;
    %or;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %load/vec4 v0x7fa8d5c5b7f0_0;
    %xor;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %load/vec4 v0x7fa8d5c5b7f0_0;
    %or;
    %inv;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %ix/getv 4, v0x7fa8d5c5b8a0_0;
    %shiftl 4;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %ix/getv 4, v0x7fa8d5c5b8a0_0;
    %shiftr 4;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x7fa8d5c5b740_0;
    %ix/getv 4, v0x7fa8d5c5b8a0_0;
    %shiftr 4;
    %store/vec4 v0x7fa8d5c4bbf0_0, 0, 32;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c5b990 .scope function, "alu2" "alu2" 4 58, 4 58 0, S_0x7fa8d5c4b720;
 .timescale -9 -12;
v0x7fa8d5c5bb50_0 .var "alu2", 31 0;
v0x7fa8d5c5bbe0_0 .var "imm_dpl", 31 0;
v0x7fa8d5c5bc90_0 .var "op", 5 0;
v0x7fa8d5c5bd50_0 .var "os", 31 0;
v0x7fa8d5c5be00_0 .var "ot", 31 0;
v0x7fa8d5c5bef0_0 .var "pc", 31 0;
v0x7fa8d5c5bfa0_0 .var "result1", 31 0;
TD_testbench.processor0.alu0.alu2 ;
    %load/vec4 v0x7fa8d5c5bc90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.11 ;
    %load/vec4 v0x7fa8d5c5bfa0_0;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.12 ;
    %load/vec4 v0x7fa8d5c5bd50_0;
    %load/vec4 v0x7fa8d5c5bbe0_0;
    %add;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.13 ;
    %load/vec4 v0x7fa8d5c5bbe0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.14 ;
    %load/vec4 v0x7fa8d5c5bd50_0;
    %load/vec4 v0x7fa8d5c5bbe0_0;
    %and;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.15 ;
    %load/vec4 v0x7fa8d5c5bd50_0;
    %load/vec4 v0x7fa8d5c5bbe0_0;
    %or;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.16 ;
    %load/vec4 v0x7fa8d5c5bd50_0;
    %load/vec4 v0x7fa8d5c5bbe0_0;
    %xor;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.17 ;
    %load/vec4 v0x7fa8d5c5bef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa8d5c5bb50_0, 0, 32;
    %jmp T_1.19;
T_1.19 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c5c050 .scope function, "wreg_gen" "wreg_gen" 4 73, 4 73 0, S_0x7fa8d5c4b720;
 .timescale -9 -12;
v0x7fa8d5c5c200_0 .var "op", 5 0;
v0x7fa8d5c5c2b0_0 .var "rd", 4 0;
v0x7fa8d5c5c360_0 .var "rt", 4 0;
v0x7fa8d5c5c420_0 .var "wreg_gen", 4 0;
TD_testbench.processor0.alu0.wreg_gen ;
    %load/vec4 v0x7fa8d5c5c200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.20 ;
    %load/vec4 v0x7fa8d5c5c2b0_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.21 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.22 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.23 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.24 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.25 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.26 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.27 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.28 ;
    %load/vec4 v0x7fa8d5c5c360_0;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.29 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fa8d5c5c420_0, 0, 5;
    %jmp T_2.31;
T_2.31 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c5c4d0 .scope function, "wren_gen" "wren_gen" 4 84, 4 84 0, S_0x7fa8d5c4b720;
 .timescale -9 -12;
v0x7fa8d5c5c680_0 .var "op", 5 0;
v0x7fa8d5c5c740_0 .var "wren_gen", 3 0;
TD_testbench.processor0.alu0.wren_gen ;
    %load/vec4 v0x7fa8d5c5c680_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fa8d5c5c740_0, 0, 4;
    %jmp T_3.36;
T_3.32 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fa8d5c5c740_0, 0, 4;
    %jmp T_3.36;
T_3.33 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fa8d5c5c740_0, 0, 4;
    %jmp T_3.36;
T_3.34 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fa8d5c5c740_0, 0, 4;
    %jmp T_3.36;
T_3.36 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c5d360 .scope module, "choice0" "choice" 3 242, 5 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 32 "alu_result"
    .port_info 2 /INPUT 32 "dm_data"
    .port_info 3 /OUTPUT 32 "result"
v0x7fa8d5c5d990_0 .net "alu_result", 31 0, L_0x7fa8d5c81810;  alias, 1 drivers
v0x7fa8d5c5da60_0 .net "dm_data", 31 0, L_0x7fa8d5c85e60;  alias, 1 drivers
v0x7fa8d5c5db00_0 .net "op", 5 0, v0x7fa8d5c673d0_0;  alias, 1 drivers
v0x7fa8d5c5dbd0_0 .net "result", 31 0, L_0x7fa8d5c87820;  alias, 1 drivers
L_0x7fa8d5c87820 .ufunc TD_testbench.processor0.choice0.result_gen, 32, v0x7fa8d5c673d0_0, L_0x7fa8d5c81810, L_0x7fa8d5c85e60 (v0x7fa8d5c5d820_0, v0x7fa8d5c5d6c0_0, v0x7fa8d5c5d770_0) v0x7fa8d5c5d8e0_0 S_0x7fa8d5c5d510;
S_0x7fa8d5c5d510 .scope function, "result_gen" "result_gen" 5 8, 5 8 0, S_0x7fa8d5c5d360;
 .timescale -9 -10;
v0x7fa8d5c5d6c0_0 .var "alu_result", 31 0;
v0x7fa8d5c5d770_0 .var "dm_data", 31 0;
v0x7fa8d5c5d820_0 .var "op", 5 0;
v0x7fa8d5c5d8e0_0 .var "result_gen", 31 0;
TD_testbench.processor0.choice0.result_gen ;
    %load/vec4 v0x7fa8d5c5d820_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %load/vec4 v0x7fa8d5c5d6c0_0;
    %store/vec4 v0x7fa8d5c5d8e0_0, 0, 32;
    %jmp T_4.41;
T_4.37 ;
    %load/vec4 v0x7fa8d5c5d770_0;
    %store/vec4 v0x7fa8d5c5d8e0_0, 0, 32;
    %jmp T_4.41;
T_4.38 ;
    %load/vec4 v0x7fa8d5c5d770_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa8d5c5d770_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa8d5c5d8e0_0, 0, 32;
    %jmp T_4.41;
T_4.39 ;
    %load/vec4 v0x7fa8d5c5d770_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7fa8d5c5d770_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa8d5c5d8e0_0, 0, 32;
    %jmp T_4.41;
T_4.41 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c5dcd0 .scope module, "data_mem0" "data_mem" 3 134, 6 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
    .port_info 6 /OUTPUT 8 "dm900"
    .port_info 7 /OUTPUT 8 "dm576"
L_0x7fa8d5c82660 .functor BUFZ 8, L_0x7fa8d5c82480, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_130 .array/port v0x7fa8d5c5e380, 130;
L_0x7fa8d5c827a0 .functor BUFZ 8, v0x7fa8d5c5e380_130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_131 .array/port v0x7fa8d5c5e380, 131;
L_0x7fa8d5c82870 .functor BUFZ 8, v0x7fa8d5c5e380_131, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_132 .array/port v0x7fa8d5c5e380, 132;
L_0x7fa8d5c82920 .functor BUFZ 8, v0x7fa8d5c5e380_132, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_134 .array/port v0x7fa8d5c5e380, 134;
L_0x7fa8d5c82a90 .functor BUFZ 8, v0x7fa8d5c5e380_134, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_135 .array/port v0x7fa8d5c5e380, 135;
L_0x7fa8d5c82b80 .functor BUFZ 8, v0x7fa8d5c5e380_135, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_136 .array/port v0x7fa8d5c5e380, 136;
L_0x7fa8d5c82c10 .functor BUFZ 8, v0x7fa8d5c5e380_136, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_137 .array/port v0x7fa8d5c5e380, 137;
L_0x7fa8d5c82d10 .functor BUFZ 8, v0x7fa8d5c5e380_137, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_138 .array/port v0x7fa8d5c5e380, 138;
L_0x7fa8d5c82da0 .functor BUFZ 8, v0x7fa8d5c5e380_138, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5e380_139 .array/port v0x7fa8d5c5e380, 139;
L_0x7fa8d5c82e90 .functor BUFZ 8, v0x7fa8d5c5e380_139, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c5dfc0_0 .net *"_s0", 7 0, L_0x7fa8d5c82480;  1 drivers
v0x7fa8d5c5e080_0 .net *"_s2", 9 0, L_0x7fa8d5c82520;  1 drivers
L_0x1011c51b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c5e130_0 .net *"_s5", 1 0, L_0x1011c51b8;  1 drivers
v0x7fa8d5c5e1f0_0 .net "address", 7 0, L_0x7fa8d5c83020;  1 drivers
v0x7fa8d5c5e2a0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c5e380 .array "d_mem", 255 0, 7 0;
v0x7fa8d5c5f420_0 .net "dm520", 7 0, L_0x7fa8d5c827a0;  1 drivers
v0x7fa8d5c5f4d0_0 .net "dm524", 7 0, L_0x7fa8d5c82870;  1 drivers
v0x7fa8d5c5f580_0 .net "dm528", 7 0, L_0x7fa8d5c82920;  1 drivers
v0x7fa8d5c5f690_0 .net "dm532", 7 0, v0x7fa8d5c5e380_133;  1 drivers
v0x7fa8d5c5f740_0 .net "dm536", 7 0, L_0x7fa8d5c82a90;  1 drivers
v0x7fa8d5c5f7f0_0 .net "dm540", 7 0, L_0x7fa8d5c82b80;  1 drivers
v0x7fa8d5c5f8a0_0 .net "dm544", 7 0, L_0x7fa8d5c82c10;  1 drivers
v0x7fa8d5c5f950_0 .net "dm548", 7 0, L_0x7fa8d5c82d10;  1 drivers
v0x7fa8d5c5fa00_0 .net "dm552", 7 0, L_0x7fa8d5c82da0;  1 drivers
v0x7fa8d5c5fab0_0 .net "dm556", 7 0, L_0x7fa8d5c82e90;  1 drivers
v0x7fa8d5c5fb60_0 .net "dm576", 7 0, v0x7fa8d5c5e380_144;  1 drivers
v0x7fa8d5c5fcf0_0 .net "dm900", 7 0, v0x7fa8d5c5e380_225;  1 drivers
v0x7fa8d5c5fd80_0 .net "r_data", 7 0, L_0x7fa8d5c82660;  1 drivers
v0x7fa8d5c5fe30_0 .net "w_data", 7 0, L_0x7fa8d5c831a0;  1 drivers
v0x7fa8d5c5fee0_0 .net "wren", 0 0, L_0x7fa8d5c83100;  1 drivers
E_0x7fa8d5c5df80 .event posedge, v0x7fa8d5c5e2a0_0;
L_0x7fa8d5c82480 .array/port v0x7fa8d5c5e380, L_0x7fa8d5c82520;
L_0x7fa8d5c82520 .concat [ 8 2 0 0], L_0x7fa8d5c83020, L_0x1011c51b8;
S_0x7fa8d5c60040 .scope module, "data_mem1" "data_mem" 3 145, 6 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
    .port_info 6 /OUTPUT 8 "dm900"
    .port_info 7 /OUTPUT 8 "dm576"
L_0x7fa8d5c83480 .functor BUFZ 8, L_0x7fa8d5c83240, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_130 .array/port v0x7fa8d5c605e0, 130;
L_0x7fa8d5c835c0 .functor BUFZ 8, v0x7fa8d5c605e0_130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_131 .array/port v0x7fa8d5c605e0, 131;
L_0x7fa8d5c83690 .functor BUFZ 8, v0x7fa8d5c605e0_131, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_132 .array/port v0x7fa8d5c605e0, 132;
L_0x7fa8d5c83740 .functor BUFZ 8, v0x7fa8d5c605e0_132, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_134 .array/port v0x7fa8d5c605e0, 134;
L_0x7fa8d5c838b0 .functor BUFZ 8, v0x7fa8d5c605e0_134, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_135 .array/port v0x7fa8d5c605e0, 135;
L_0x7fa8d5c839a0 .functor BUFZ 8, v0x7fa8d5c605e0_135, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_136 .array/port v0x7fa8d5c605e0, 136;
L_0x7fa8d5c83a30 .functor BUFZ 8, v0x7fa8d5c605e0_136, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_137 .array/port v0x7fa8d5c605e0, 137;
L_0x7fa8d5c83b30 .functor BUFZ 8, v0x7fa8d5c605e0_137, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_138 .array/port v0x7fa8d5c605e0, 138;
L_0x7fa8d5c83bc0 .functor BUFZ 8, v0x7fa8d5c605e0_138, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c605e0_139 .array/port v0x7fa8d5c605e0, 139;
L_0x7fa8d5c83cb0 .functor BUFZ 8, v0x7fa8d5c605e0_139, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c60260_0 .net *"_s0", 7 0, L_0x7fa8d5c83240;  1 drivers
v0x7fa8d5c602f0_0 .net *"_s2", 9 0, L_0x7fa8d5c83320;  1 drivers
L_0x1011c5200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c603a0_0 .net *"_s5", 1 0, L_0x1011c5200;  1 drivers
v0x7fa8d5c60460_0 .net "address", 7 0, L_0x7fa8d5c83e40;  1 drivers
v0x7fa8d5c60510_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c605e0 .array "d_mem", 255 0, 7 0;
v0x7fa8d5c61670_0 .net "dm520", 7 0, L_0x7fa8d5c835c0;  1 drivers
v0x7fa8d5c61720_0 .net "dm524", 7 0, L_0x7fa8d5c83690;  1 drivers
v0x7fa8d5c617d0_0 .net "dm528", 7 0, L_0x7fa8d5c83740;  1 drivers
v0x7fa8d5c61900_0 .net "dm532", 7 0, v0x7fa8d5c605e0_133;  1 drivers
v0x7fa8d5c619b0_0 .net "dm536", 7 0, L_0x7fa8d5c838b0;  1 drivers
v0x7fa8d5c61a60_0 .net "dm540", 7 0, L_0x7fa8d5c839a0;  1 drivers
v0x7fa8d5c61b10_0 .net "dm544", 7 0, L_0x7fa8d5c83a30;  1 drivers
v0x7fa8d5c61bc0_0 .net "dm548", 7 0, L_0x7fa8d5c83b30;  1 drivers
v0x7fa8d5c61c70_0 .net "dm552", 7 0, L_0x7fa8d5c83bc0;  1 drivers
v0x7fa8d5c61d20_0 .net "dm556", 7 0, L_0x7fa8d5c83cb0;  1 drivers
v0x7fa8d5c61dd0_0 .net "dm576", 7 0, v0x7fa8d5c605e0_144;  1 drivers
v0x7fa8d5c61f60_0 .net "dm900", 7 0, v0x7fa8d5c605e0_225;  1 drivers
v0x7fa8d5c61ff0_0 .net "r_data", 7 0, L_0x7fa8d5c83480;  1 drivers
v0x7fa8d5c620a0_0 .net "w_data", 7 0, L_0x7fa8d5c84070;  1 drivers
v0x7fa8d5c62150_0 .net "wren", 0 0, L_0x7fa8d5c83f50;  1 drivers
L_0x7fa8d5c83240 .array/port v0x7fa8d5c605e0, L_0x7fa8d5c83320;
L_0x7fa8d5c83320 .concat [ 8 2 0 0], L_0x7fa8d5c83e40, L_0x1011c5200;
S_0x7fa8d5c622b0 .scope module, "data_mem2" "data_mem" 3 156, 6 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
    .port_info 6 /OUTPUT 8 "dm900"
    .port_info 7 /OUTPUT 8 "dm576"
L_0x7fa8d5c84370 .functor BUFZ 8, L_0x7fa8d5c84110, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_130 .array/port v0x7fa8d5c628b0, 130;
L_0x7fa8d5c84450 .functor BUFZ 8, v0x7fa8d5c628b0_130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_131 .array/port v0x7fa8d5c628b0, 131;
L_0x7fa8d5c84520 .functor BUFZ 8, v0x7fa8d5c628b0_131, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_132 .array/port v0x7fa8d5c628b0, 132;
L_0x7fa8d5c845d0 .functor BUFZ 8, v0x7fa8d5c628b0_132, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_134 .array/port v0x7fa8d5c628b0, 134;
L_0x7fa8d5c84740 .functor BUFZ 8, v0x7fa8d5c628b0_134, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_135 .array/port v0x7fa8d5c628b0, 135;
L_0x7fa8d5c84830 .functor BUFZ 8, v0x7fa8d5c628b0_135, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_136 .array/port v0x7fa8d5c628b0, 136;
L_0x7fa8d5c848c0 .functor BUFZ 8, v0x7fa8d5c628b0_136, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_137 .array/port v0x7fa8d5c628b0, 137;
L_0x7fa8d5c849c0 .functor BUFZ 8, v0x7fa8d5c628b0_137, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_138 .array/port v0x7fa8d5c628b0, 138;
L_0x7fa8d5c84a50 .functor BUFZ 8, v0x7fa8d5c628b0_138, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c628b0_139 .array/port v0x7fa8d5c628b0, 139;
L_0x7fa8d5c84b40 .functor BUFZ 8, v0x7fa8d5c628b0_139, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c62510_0 .net *"_s0", 7 0, L_0x7fa8d5c84110;  1 drivers
v0x7fa8d5c625a0_0 .net *"_s2", 9 0, L_0x7fa8d5c841b0;  1 drivers
L_0x1011c5248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c62640_0 .net *"_s5", 1 0, L_0x1011c5248;  1 drivers
v0x7fa8d5c626f0_0 .net "address", 7 0, L_0x7fa8d5c84cd0;  1 drivers
v0x7fa8d5c627a0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c628b0 .array "d_mem", 255 0, 7 0;
v0x7fa8d5c63930_0 .net "dm520", 7 0, L_0x7fa8d5c84450;  1 drivers
v0x7fa8d5c639e0_0 .net "dm524", 7 0, L_0x7fa8d5c84520;  1 drivers
v0x7fa8d5c63a90_0 .net "dm528", 7 0, L_0x7fa8d5c845d0;  1 drivers
v0x7fa8d5c63ba0_0 .net "dm532", 7 0, v0x7fa8d5c628b0_133;  1 drivers
v0x7fa8d5c63c50_0 .net "dm536", 7 0, L_0x7fa8d5c84740;  1 drivers
v0x7fa8d5c63d00_0 .net "dm540", 7 0, L_0x7fa8d5c84830;  1 drivers
v0x7fa8d5c63db0_0 .net "dm544", 7 0, L_0x7fa8d5c848c0;  1 drivers
v0x7fa8d5c63e60_0 .net "dm548", 7 0, L_0x7fa8d5c849c0;  1 drivers
v0x7fa8d5c63f10_0 .net "dm552", 7 0, L_0x7fa8d5c84a50;  1 drivers
v0x7fa8d5c63fc0_0 .net "dm556", 7 0, L_0x7fa8d5c84b40;  1 drivers
v0x7fa8d5c64070_0 .net "dm576", 7 0, v0x7fa8d5c628b0_144;  1 drivers
v0x7fa8d5c64200_0 .net "dm900", 7 0, v0x7fa8d5c628b0_225;  1 drivers
v0x7fa8d5c64290_0 .net "r_data", 7 0, L_0x7fa8d5c84370;  1 drivers
v0x7fa8d5c64340_0 .net "w_data", 7 0, L_0x7fa8d5c84e50;  1 drivers
v0x7fa8d5c643f0_0 .net "wren", 0 0, L_0x7fa8d5c84db0;  1 drivers
L_0x7fa8d5c84110 .array/port v0x7fa8d5c628b0, L_0x7fa8d5c841b0;
L_0x7fa8d5c841b0 .concat [ 8 2 0 0], L_0x7fa8d5c84cd0, L_0x1011c5248;
S_0x7fa8d5c64550 .scope module, "data_mem3" "data_mem" 3 167, 6 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
    .port_info 6 /OUTPUT 8 "dm900"
    .port_info 7 /OUTPUT 8 "dm576"
L_0x7fa8d5c85190 .functor BUFZ 8, L_0x7fa8d5c85010, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_130 .array/port v0x7fa8d5c64af0, 130;
L_0x7fa8d5c852d0 .functor BUFZ 8, v0x7fa8d5c64af0_130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_131 .array/port v0x7fa8d5c64af0, 131;
L_0x7fa8d5c853a0 .functor BUFZ 8, v0x7fa8d5c64af0_131, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_132 .array/port v0x7fa8d5c64af0, 132;
L_0x7fa8d5c85450 .functor BUFZ 8, v0x7fa8d5c64af0_132, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_134 .array/port v0x7fa8d5c64af0, 134;
L_0x7fa8d5c855c0 .functor BUFZ 8, v0x7fa8d5c64af0_134, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_135 .array/port v0x7fa8d5c64af0, 135;
L_0x7fa8d5c856b0 .functor BUFZ 8, v0x7fa8d5c64af0_135, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_136 .array/port v0x7fa8d5c64af0, 136;
L_0x7fa8d5c85740 .functor BUFZ 8, v0x7fa8d5c64af0_136, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_137 .array/port v0x7fa8d5c64af0, 137;
L_0x7fa8d5c85840 .functor BUFZ 8, v0x7fa8d5c64af0_137, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_138 .array/port v0x7fa8d5c64af0, 138;
L_0x7fa8d5c858d0 .functor BUFZ 8, v0x7fa8d5c64af0_138, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64af0_139 .array/port v0x7fa8d5c64af0, 139;
L_0x7fa8d5c859c0 .functor BUFZ 8, v0x7fa8d5c64af0_139, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c64770_0 .net *"_s0", 7 0, L_0x7fa8d5c85010;  1 drivers
v0x7fa8d5c64800_0 .net *"_s2", 9 0, L_0x7fa8d5c850b0;  1 drivers
L_0x1011c5290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c648b0_0 .net *"_s5", 1 0, L_0x1011c5290;  1 drivers
v0x7fa8d5c64970_0 .net "address", 7 0, L_0x7fa8d5c85b50;  1 drivers
v0x7fa8d5c64a20_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c64af0 .array "d_mem", 255 0, 7 0;
v0x7fa8d5c65b90_0 .net "dm520", 7 0, L_0x7fa8d5c852d0;  1 drivers
v0x7fa8d5c65c40_0 .net "dm524", 7 0, L_0x7fa8d5c853a0;  1 drivers
v0x7fa8d5c65cf0_0 .net "dm528", 7 0, L_0x7fa8d5c85450;  1 drivers
v0x7fa8d5c65e00_0 .net "dm532", 7 0, v0x7fa8d5c64af0_133;  1 drivers
v0x7fa8d5c65eb0_0 .net "dm536", 7 0, L_0x7fa8d5c855c0;  1 drivers
v0x7fa8d5c65f60_0 .net "dm540", 7 0, L_0x7fa8d5c856b0;  1 drivers
v0x7fa8d5c66010_0 .net "dm544", 7 0, L_0x7fa8d5c85740;  1 drivers
v0x7fa8d5c660c0_0 .net "dm548", 7 0, L_0x7fa8d5c85840;  1 drivers
v0x7fa8d5c66170_0 .net "dm552", 7 0, L_0x7fa8d5c858d0;  1 drivers
v0x7fa8d5c66220_0 .net "dm556", 7 0, L_0x7fa8d5c859c0;  1 drivers
v0x7fa8d5c662d0_0 .net "dm576", 7 0, v0x7fa8d5c64af0_144;  1 drivers
v0x7fa8d5c66460_0 .net "dm900", 7 0, v0x7fa8d5c64af0_225;  1 drivers
v0x7fa8d5c664f0_0 .net "r_data", 7 0, L_0x7fa8d5c85190;  1 drivers
v0x7fa8d5c665a0_0 .net "w_data", 7 0, L_0x7fa8d5c85d50;  1 drivers
v0x7fa8d5c66650_0 .net "wren", 0 0, L_0x7fa8d5c85cb0;  1 drivers
L_0x7fa8d5c85010 .array/port v0x7fa8d5c64af0, L_0x7fa8d5c850b0;
L_0x7fa8d5c850b0 .concat [ 8 2 0 0], L_0x7fa8d5c85b50, L_0x1011c5290;
S_0x7fa8d5c667b0 .scope module, "de_reg0" "de_reg" 3 189, 7 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 5 "wreg_e"
    .port_info 3 /INPUT 5 "wreg_w"
    .port_info 4 /INPUT 32 "pc_in"
    .port_info 5 /INPUT 6 "op_in"
    .port_info 6 /INPUT 5 "rs_in"
    .port_info 7 /INPUT 5 "rt_in"
    .port_info 8 /INPUT 5 "rd_in"
    .port_info 9 /INPUT 11 "aux_in"
    .port_info 10 /INPUT 32 "imm_dpl_in"
    .port_info 11 /INPUT 26 "addr_in"
    .port_info 12 /INPUT 32 "os_in"
    .port_info 13 /INPUT 32 "ot_in"
    .port_info 14 /OUTPUT 32 "pc_out"
    .port_info 15 /OUTPUT 6 "op_out"
    .port_info 16 /OUTPUT 5 "rs_out"
    .port_info 17 /OUTPUT 5 "rt_out"
    .port_info 18 /OUTPUT 5 "rd_out"
    .port_info 19 /OUTPUT 11 "aux_out"
    .port_info 20 /OUTPUT 32 "imm_dpl_out"
    .port_info 21 /OUTPUT 26 "addr_out"
    .port_info 22 /OUTPUT 32 "os_out"
    .port_info 23 /OUTPUT 32 "ot_out"
L_0x7fa8d5c7d2f0 .functor BUFZ 5, v0x7fa8d5c67e60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fa8d5c87050 .functor BUFZ 26, v0x7fa8d5c66c30_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x7fa8d5c66c30_0 .var "addr", 25 0;
v0x7fa8d5c66cf0_0 .net "addr_in", 25 0, L_0x7fa8d5c81550;  alias, 1 drivers
v0x7fa8d5c66d90_0 .net "addr_out", 25 0, L_0x7fa8d5c87050;  alias, 1 drivers
v0x7fa8d5c66e20_0 .var "aux", 10 0;
v0x7fa8d5c66ed0_0 .net "aux_in", 10 0, L_0x7fa8d5c81270;  alias, 1 drivers
v0x7fa8d5c66fc0_0 .net "aux_out", 10 0, v0x7fa8d5c66e20_0;  alias, 1 drivers
v0x7fa8d5c67060_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c67170_0 .var "imm_dpl", 31 0;
v0x7fa8d5c67210_0 .net "imm_dpl_in", 31 0, L_0x7fa8d5c814b0;  alias, 1 drivers
v0x7fa8d5c67320_0 .net "imm_dpl_out", 31 0, v0x7fa8d5c67170_0;  alias, 1 drivers
v0x7fa8d5c673d0_0 .var "op", 5 0;
v0x7fa8d5c67460_0 .net "op_in", 5 0, L_0x7fa8d5c80e70;  alias, 1 drivers
v0x7fa8d5c674f0_0 .net "op_out", 5 0, v0x7fa8d5c673d0_0;  alias, 1 drivers
v0x7fa8d5c675c0_0 .var "os", 31 0;
v0x7fa8d5c67660_0 .net "os_in", 31 0, L_0x7fa8d5c8d630;  alias, 1 drivers
v0x7fa8d5c67710_0 .net "os_out", 31 0, v0x7fa8d5c675c0_0;  alias, 1 drivers
v0x7fa8d5c677b0_0 .var "ot", 31 0;
v0x7fa8d5c67950_0 .net "ot_in", 31 0, L_0x7fa8d5c8dab0;  alias, 1 drivers
v0x7fa8d5c67a00_0 .net "ot_out", 31 0, v0x7fa8d5c677b0_0;  alias, 1 drivers
v0x7fa8d5c67ac0_0 .var "pc", 31 0;
v0x7fa8d5c67b50_0 .net "pc_in", 31 0, L_0x7fa8d5c86a90;  alias, 1 drivers
v0x7fa8d5c67be0_0 .net "pc_out", 31 0, v0x7fa8d5c67ac0_0;  alias, 1 drivers
v0x7fa8d5c67c70_0 .var "rd", 4 0;
v0x7fa8d5c67d00_0 .net "rd_in", 4 0, L_0x7fa8d5c811d0;  alias, 1 drivers
v0x7fa8d5c67da0_0 .net "rd_out", 4 0, v0x7fa8d5c67c70_0;  alias, 1 drivers
v0x7fa8d5c67e60_0 .var "rs", 4 0;
v0x7fa8d5c67f00_0 .net "rs_in", 4 0, L_0x7fa8d5c80f10;  alias, 1 drivers
v0x7fa8d5c67fb0_0 .net "rs_out", 4 0, L_0x7fa8d5c7d2f0;  alias, 1 drivers
v0x7fa8d5c68060_0 .net "rstd", 0 0, v0x7fa8d5c80550_0;  alias, 1 drivers
v0x7fa8d5c68100_0 .var "rt", 4 0;
v0x7fa8d5c681b0_0 .net "rt_in", 4 0, L_0x7fa8d5c810b0;  alias, 1 drivers
v0x7fa8d5c68260_0 .net "rt_out", 4 0, v0x7fa8d5c68100_0;  alias, 1 drivers
v0x7fa8d5c68320_0 .net "wreg_e", 4 0, L_0x7fa8d5c81b70;  alias, 1 drivers
v0x7fa8d5c67860_0 .net "wreg_w", 4 0, v0x7fa8d5c76ae0_0;  alias, 1 drivers
E_0x7fa8d5c65dd0/0 .event negedge, v0x7fa8d5c68060_0;
E_0x7fa8d5c65dd0/1 .event posedge, v0x7fa8d5c5e2a0_0;
E_0x7fa8d5c65dd0 .event/or E_0x7fa8d5c65dd0/0, E_0x7fa8d5c65dd0/1;
S_0x7fa8d5c687b0 .scope module, "decoder0" "decoder" 3 96, 8 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ins"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 5 "rs"
    .port_info 3 /OUTPUT 5 "rt"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 11 "aux"
    .port_info 6 /OUTPUT 32 "imm_dpl"
    .port_info 7 /OUTPUT 26 "addr"
v0x7fa8d5c689a0_0 .net *"_s11", 15 0, L_0x7fa8d5c81310;  1 drivers
L_0x1011c50e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c68a60_0 .net *"_s15", 15 0, L_0x1011c50e0;  1 drivers
v0x7fa8d5c68b10_0 .net "addr", 25 0, L_0x7fa8d5c81550;  alias, 1 drivers
v0x7fa8d5c68be0_0 .net "aux", 10 0, L_0x7fa8d5c81270;  alias, 1 drivers
v0x7fa8d5c68c90_0 .net "imm_dpl", 31 0, L_0x7fa8d5c814b0;  alias, 1 drivers
v0x7fa8d5c68d60_0 .net "ins", 31 0, v0x7fa8d5c77890_0;  alias, 1 drivers
v0x7fa8d5c68e00_0 .net "op", 5 0, L_0x7fa8d5c80e70;  alias, 1 drivers
v0x7fa8d5c68ec0_0 .net "rd", 4 0, L_0x7fa8d5c811d0;  alias, 1 drivers
v0x7fa8d5c68f70_0 .net "rs", 4 0, L_0x7fa8d5c80f10;  alias, 1 drivers
v0x7fa8d5c690a0_0 .net "rt", 4 0, L_0x7fa8d5c810b0;  alias, 1 drivers
L_0x7fa8d5c80e70 .part v0x7fa8d5c77890_0, 26, 6;
L_0x7fa8d5c80f10 .part v0x7fa8d5c77890_0, 21, 5;
L_0x7fa8d5c810b0 .part v0x7fa8d5c77890_0, 16, 5;
L_0x7fa8d5c811d0 .part v0x7fa8d5c77890_0, 11, 5;
L_0x7fa8d5c81270 .part v0x7fa8d5c77890_0, 0, 11;
L_0x7fa8d5c81310 .part v0x7fa8d5c77890_0, 0, 16;
L_0x7fa8d5c814b0 .concat [ 16 16 0 0], L_0x7fa8d5c81310, L_0x1011c50e0;
L_0x7fa8d5c81550 .part v0x7fa8d5c77890_0, 0, 26;
S_0x7fa8d5c691c0 .scope module, "display_top0" "display_top" 3 249, 9 24 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SYSCLK_IP"
    .port_info 1 /INPUT 8 "SW_IP"
    .port_info 2 /INPUT 1 "CPU_RESETN_IP"
    .port_info 3 /OUTPUT 8 "LED_OP"
    .port_info 4 /OUTPUT 1 "OLED_DC_OP"
    .port_info 5 /OUTPUT 1 "OLED_RES_OP"
    .port_info 6 /OUTPUT 1 "OLED_SCLK_OP"
    .port_info 7 /OUTPUT 1 "OLED_SDIN_OP"
    .port_info 8 /OUTPUT 1 "OLED_VBAT_OP"
    .port_info 9 /OUTPUT 1 "OLED_VDD_OP"
    .port_info 10 /INPUT 1 "WE_IP"
    .port_info 11 /INPUT 6 "WRITE_ADDR_IP"
    .port_info 12 /INPUT 8 "WRITE_DATA_IP"
L_0x7fa8d5c8c0d0 .functor NOT 1, v0x7fa8d5c80550_0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c8c340 .functor NOT 1, v0x7fa8d5c80550_0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c8c3b0 .functor BUFZ 8, v0x7fa8d5c754c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c74a60_0 .net "CPU_RESETN_IP", 0 0, v0x7fa8d5c80550_0;  alias, 1 drivers
v0x7fa8d5c74b20_0 .net "LED_OP", 7 0, L_0x7fa8d5c8c3b0;  alias, 1 drivers
v0x7fa8d5c74bb0_0 .net "OLED_DC_OP", 0 0, L_0x7fa8d5c88190;  alias, 1 drivers
v0x7fa8d5c74c40_0 .net "OLED_RES_OP", 0 0, L_0x7fa8d5c88db0;  alias, 1 drivers
v0x7fa8d5c74d10_0 .net "OLED_SCLK_OP", 0 0, L_0x7fa8d5c87f10;  alias, 1 drivers
v0x7fa8d5c74de0_0 .net "OLED_SDIN_OP", 0 0, L_0x7fa8d5c87ce0;  alias, 1 drivers
v0x7fa8d5c74e70_0 .net "OLED_VBAT_OP", 0 0, L_0x7fa8d5c88e20;  alias, 1 drivers
v0x7fa8d5c74f40_0 .net "OLED_VDD_OP", 0 0, L_0x7fa8d5c88e90;  alias, 1 drivers
v0x7fa8d5c75010_0 .net "SW_IP", 7 0, v0x7fa8d5c805e0_0;  alias, 1 drivers
v0x7fa8d5c75120_0 .net "SYSCLK_IP", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
L_0x1011c6058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c751b0_0 .net "WE_IP", 0 0, L_0x1011c6058;  1 drivers
L_0x1011c60a0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c75240_0 .net "WRITE_ADDR_IP", 5 0, L_0x1011c60a0;  1 drivers
v0x7fa8d5c752d0_0 .net "WRITE_DATA_IP", 7 0, v0x7fa8d5c7d850_0;  1 drivers
v0x7fa8d5c75360_0 .net "char_data", 511 0, L_0x7fa8d5c6f8c0;  1 drivers
v0x7fa8d5c753f0_0 .net "print_fin", 0 0, L_0x7fa8d5c882f0;  1 drivers
v0x7fa8d5c754c0_0 .var "sw_r", 7 0;
S_0x7fa8d5c695a0 .scope module, "c_test" "char_test" 9 57, 10 24 0, S_0x7fa8d5c691c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "print_fin"
    .port_info 3 /OUTPUT 512 "dout"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 6 "wr_addr"
    .port_info 6 /INPUT 8 "din"
L_0x7fa8d5c6f8c0 .functor BUFZ 512, v0x7fa8d5c69820_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7fa8d5c69820_0 .var "c_data", 511 0;
v0x7fa8d5c698e0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c69980_0 .net "din", 7 0, v0x7fa8d5c7d850_0;  alias, 1 drivers
v0x7fa8d5c69a30_0 .net "dout", 511 0, L_0x7fa8d5c6f8c0;  alias, 1 drivers
v0x7fa8d5c69ae0_0 .net "print_fin", 0 0, L_0x7fa8d5c882f0;  alias, 1 drivers
v0x7fa8d5c69bc0_0 .net "rst", 0 0, L_0x7fa8d5c8c340;  1 drivers
v0x7fa8d5c69c60_0 .net "we", 0 0, L_0x1011c6058;  alias, 1 drivers
v0x7fa8d5c69d00_0 .net "wr_addr", 5 0, L_0x1011c60a0;  alias, 1 drivers
E_0x7fa8d5c68970 .event posedge, v0x7fa8d5c69bc0_0, v0x7fa8d5c5e2a0_0;
S_0x7fa8d5c69e60 .scope module, "o_ctrl" "oled_ctrl" 9 44, 11 24 0, S_0x7fa8d5c691c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "cs"
    .port_info 3 /OUTPUT 1 "sdo"
    .port_info 4 /OUTPUT 1 "sclk"
    .port_info 5 /OUTPUT 1 "dc"
    .port_info 6 /OUTPUT 1 "res"
    .port_info 7 /OUTPUT 1 "vbat"
    .port_info 8 /OUTPUT 1 "vdd"
    .port_info 9 /INPUT 512 "char_data"
    .port_info 10 /OUTPUT 1 "print_fin"
L_0x7fa8d5c882f0 .functor BUFZ 1, L_0x7fa8d5c8a810, C4<0>, C4<0>, C4<0>;
L_0x1011c5440 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c72c40_0 .net/2u *"_s0", 1 0, L_0x1011c5440;  1 drivers
L_0x1011c54d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c72d00_0 .net/2u *"_s12", 1 0, L_0x1011c54d0;  1 drivers
v0x7fa8d5c72da0_0 .net *"_s14", 0 0, L_0x7fa8d5c87e00;  1 drivers
L_0x1011c5518 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c72e30_0 .net/2u *"_s18", 1 0, L_0x1011c5518;  1 drivers
v0x7fa8d5c72ec0_0 .net *"_s2", 0 0, L_0x7fa8d5c87960;  1 drivers
v0x7fa8d5c72f90_0 .net *"_s20", 0 0, L_0x7fa8d5c88030;  1 drivers
L_0x1011c5560 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c73030_0 .net/2u *"_s26", 1 0, L_0x1011c5560;  1 drivers
v0x7fa8d5c730e0_0 .net *"_s28", 0 0, L_0x7fa8d5c883a0;  1 drivers
L_0x1011c55a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c73180_0 .net/2s *"_s30", 1 0, L_0x1011c55a8;  1 drivers
L_0x1011c55f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c73290_0 .net/2s *"_s32", 1 0, L_0x1011c55f0;  1 drivers
v0x7fa8d5c73340_0 .net *"_s34", 1 0, L_0x7fa8d5c884d0;  1 drivers
L_0x1011c5638 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c733f0_0 .net/2u *"_s38", 1 0, L_0x1011c5638;  1 drivers
v0x7fa8d5c734a0_0 .net *"_s40", 0 0, L_0x7fa8d5c88770;  1 drivers
L_0x1011c5680 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c73540_0 .net/2s *"_s42", 1 0, L_0x1011c5680;  1 drivers
L_0x1011c56c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c735f0_0 .net/2s *"_s44", 1 0, L_0x1011c56c8;  1 drivers
v0x7fa8d5c736a0_0 .net *"_s46", 1 0, L_0x7fa8d5c88810;  1 drivers
L_0x1011c5488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c73750_0 .net/2u *"_s6", 1 0, L_0x1011c5488;  1 drivers
v0x7fa8d5c738e0_0 .net *"_s8", 0 0, L_0x7fa8d5c87c20;  1 drivers
v0x7fa8d5c73970_0 .net "char_data", 511 0, L_0x7fa8d5c6f8c0;  alias, 1 drivers
v0x7fa8d5c73a40_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c73ad0_0 .net "cs", 0 0, L_0x7fa8d5c87a40;  1 drivers
v0x7fa8d5c73b60_0 .var "current_state", 1 0;
v0x7fa8d5c73bf0_0 .net "dc", 0 0, L_0x7fa8d5c88190;  alias, 1 drivers
v0x7fa8d5c73c80_0 .net "exam_cs", 0 0, L_0x7fa8d5c8b240;  1 drivers
v0x7fa8d5c73d10_0 .net "exam_dc", 0 0, v0x7fa8d5c6e980_0;  1 drivers
v0x7fa8d5c73da0_0 .net "exam_done", 0 0, L_0x7fa8d5c8a810;  1 drivers
v0x7fa8d5c73e30_0 .net "exam_en", 0 0, L_0x7fa8d5c889a0;  1 drivers
v0x7fa8d5c73ee0_0 .net "exam_sclk", 0 0, L_0x7fa8d5c8aa40;  1 drivers
v0x7fa8d5c73fb0_0 .net "exam_sdo", 0 0, v0x7fa8d5c6d340_0;  1 drivers
v0x7fa8d5c74080_0 .net "init_cs", 0 0, L_0x7fa8d5c899f0;  1 drivers
v0x7fa8d5c74150_0 .net "init_dc", 0 0, v0x7fa8d5c72710_0;  1 drivers
v0x7fa8d5c741e0_0 .net "init_done", 0 0, L_0x7fa8d5c88f00;  1 drivers
v0x7fa8d5c74270_0 .net "init_en", 0 0, L_0x7fa8d5c885f0;  1 drivers
v0x7fa8d5c737e0_0 .net "init_sclk", 0 0, L_0x7fa8d5c89100;  1 drivers
v0x7fa8d5c74500_0 .net "init_sdo", 0 0, v0x7fa8d5c717c0_0;  1 drivers
v0x7fa8d5c745d0_0 .net "print_fin", 0 0, L_0x7fa8d5c882f0;  alias, 1 drivers
v0x7fa8d5c74660_0 .net "res", 0 0, L_0x7fa8d5c88db0;  alias, 1 drivers
v0x7fa8d5c746f0_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  1 drivers
v0x7fa8d5c74780_0 .net "sclk", 0 0, L_0x7fa8d5c87f10;  alias, 1 drivers
v0x7fa8d5c74810_0 .net "sdo", 0 0, L_0x7fa8d5c87ce0;  alias, 1 drivers
v0x7fa8d5c748a0_0 .net "vbat", 0 0, L_0x7fa8d5c88e20;  alias, 1 drivers
v0x7fa8d5c74930_0 .net "vdd", 0 0, L_0x7fa8d5c88e90;  alias, 1 drivers
L_0x7fa8d5c87960 .cmp/eq 2, v0x7fa8d5c73b60_0, L_0x1011c5440;
L_0x7fa8d5c87a40 .functor MUXZ 1, L_0x7fa8d5c8b240, L_0x7fa8d5c899f0, L_0x7fa8d5c87960, C4<>;
L_0x7fa8d5c87c20 .cmp/eq 2, v0x7fa8d5c73b60_0, L_0x1011c5488;
L_0x7fa8d5c87ce0 .functor MUXZ 1, v0x7fa8d5c6d340_0, v0x7fa8d5c717c0_0, L_0x7fa8d5c87c20, C4<>;
L_0x7fa8d5c87e00 .cmp/eq 2, v0x7fa8d5c73b60_0, L_0x1011c54d0;
L_0x7fa8d5c87f10 .functor MUXZ 1, L_0x7fa8d5c8aa40, L_0x7fa8d5c89100, L_0x7fa8d5c87e00, C4<>;
L_0x7fa8d5c88030 .cmp/eq 2, v0x7fa8d5c73b60_0, L_0x1011c5518;
L_0x7fa8d5c88190 .functor MUXZ 1, v0x7fa8d5c6e980_0, v0x7fa8d5c72710_0, L_0x7fa8d5c88030, C4<>;
L_0x7fa8d5c883a0 .cmp/eq 2, v0x7fa8d5c73b60_0, L_0x1011c5560;
L_0x7fa8d5c884d0 .functor MUXZ 2, L_0x1011c55f0, L_0x1011c55a8, L_0x7fa8d5c883a0, C4<>;
L_0x7fa8d5c885f0 .part L_0x7fa8d5c884d0, 0, 1;
L_0x7fa8d5c88770 .cmp/eq 2, v0x7fa8d5c73b60_0, L_0x1011c5638;
L_0x7fa8d5c88810 .functor MUXZ 2, L_0x1011c56c8, L_0x1011c5680, L_0x7fa8d5c88770, C4<>;
L_0x7fa8d5c889a0 .part L_0x7fa8d5c88810, 0, 1;
S_0x7fa8d5c6a180 .scope module, "o_exam" "oled_exam" 11 69, 12 24 0, S_0x7fa8d5c69e60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /OUTPUT 1 "cs"
    .port_info 4 /OUTPUT 1 "sdo"
    .port_info 5 /OUTPUT 1 "sclk"
    .port_info 6 /OUTPUT 1 "dc"
    .port_info 7 /OUTPUT 1 "fin"
    .port_info 8 /INPUT 512 "char_data"
v0x7fa8d5c6d4a0_0 .net *"_s10", 1 0, L_0x7fa8d5c8a690;  1 drivers
L_0x1011c5b90 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6d540_0 .net/2u *"_s2", 4 0, L_0x1011c5b90;  1 drivers
v0x7fa8d5c6d5e0_0 .net *"_s4", 0 0, L_0x7fa8d5c8a5b0;  1 drivers
L_0x1011c5bd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6d670_0 .net/2s *"_s6", 1 0, L_0x1011c5bd8;  1 drivers
L_0x1011c5c20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6d710_0 .net/2s *"_s8", 1 0, L_0x1011c5c20;  1 drivers
v0x7fa8d5c6d800_0 .var "after_char_state", 4 0;
v0x7fa8d5c6d8b0_0 .var "after_page_state", 4 0;
v0x7fa8d5c6d960_0 .var "after_state", 4 0;
v0x7fa8d5c6da10_0 .var "after_update_state", 4 0;
v0x7fa8d5c6db20_0 .net "char_data", 511 0, L_0x7fa8d5c6f8c0;  alias, 1 drivers
v0x7fa8d5c6dbe0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c6dd70_0 .net "cs", 0 0, L_0x7fa8d5c8b240;  alias, 1 drivers
v0x7fa8d5c6de00 .array "current_screen", 63 0, 7 0;
v0x7fa8d5c6de90_0 .var "current_state", 4 0;
v0x7fa8d5c6df20_0 .net "dc", 0 0, v0x7fa8d5c6e980_0;  alias, 1 drivers
v0x7fa8d5c6dfb0_0 .var "delay_en", 0 0;
v0x7fa8d5c6e040_0 .net "delay_fin", 0 0, L_0x7fa8d5c8bcc0;  1 drivers
v0x7fa8d5c6e1d0_0 .var "delay_ms", 11 0;
v0x7fa8d5c6e260_0 .net "dout", 7 0, L_0x7fa8d5c8bfe0;  1 drivers
v0x7fa8d5c6e2f0_0 .net "en", 0 0, L_0x7fa8d5c889a0;  alias, 1 drivers
v0x7fa8d5c6e380_0 .net "fin", 0 0, L_0x7fa8d5c8a810;  alias, 1 drivers
v0x7fa8d5c6e410_0 .var/i "i", 31 0;
v0x7fa8d5c6e4a0_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
v0x7fa8d5c6e530_0 .net "sclk", 0 0, L_0x7fa8d5c8aa40;  alias, 1 drivers
v0x7fa8d5c6e5c0_0 .net "sdo", 0 0, v0x7fa8d5c6d340_0;  alias, 1 drivers
v0x7fa8d5c6e650_0 .var "spi_data", 7 0;
v0x7fa8d5c6e6e0_0 .var "spi_en", 0 0;
v0x7fa8d5c6e790_0 .net "spi_fin", 0 0, L_0x7fa8d5c8b620;  1 drivers
v0x7fa8d5c6e840_0 .var "t_addr", 10 0;
v0x7fa8d5c6e8f0_0 .var "t_char", 7 0;
v0x7fa8d5c6e980_0 .var "t_dc", 0 0;
v0x7fa8d5c6ea10_0 .var "t_index", 3 0;
v0x7fa8d5c6eab0_0 .var "t_page", 1 0;
L_0x7fa8d5c8a5b0 .cmp/eq 5, v0x7fa8d5c6de90_0, L_0x1011c5b90;
L_0x7fa8d5c8a690 .functor MUXZ 2, L_0x1011c5c20, L_0x1011c5bd8, L_0x7fa8d5c8a5b0, C4<>;
L_0x7fa8d5c8a810 .part L_0x7fa8d5c8a690, 0, 1;
S_0x7fa8d5c6a460 .scope module, "crom" "char_rom" 12 79, 13 22 0, S_0x7fa8d5c6a180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 11 "addr"
    .port_info 2 /OUTPUT 8 "dout"
L_0x7fa8d5c8bfe0 .functor BUFZ 8, L_0x7fa8d5c8bde0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fa8d5c6a690_0 .net *"_s0", 7 0, L_0x7fa8d5c8bde0;  1 drivers
v0x7fa8d5c6a750_0 .net *"_s2", 12 0, L_0x7fa8d5c8be80;  1 drivers
L_0x1011c6010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6a800_0 .net *"_s5", 1 0, L_0x1011c6010;  1 drivers
v0x7fa8d5c6a8c0_0 .net "addr", 10 0, v0x7fa8d5c6e840_0;  1 drivers
v0x7fa8d5c6a970 .array "ch_rom", 2047 0, 7 0;
v0x7fa8d5c6aa50_0 .net "dout", 7 0, L_0x7fa8d5c8bfe0;  alias, 1 drivers
v0x7fa8d5c6ab00_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
E_0x7fa8d5c6a660 .event posedge, v0x7fa8d5c6ab00_0;
L_0x7fa8d5c8bde0 .array/port v0x7fa8d5c6a970, L_0x7fa8d5c8be80;
L_0x7fa8d5c8be80 .concat [ 11 2 0 0], v0x7fa8d5c6e840_0, L_0x1011c6010;
S_0x7fa8d5c6abd0 .scope module, "dgen" "delay_gen" 12 71, 14 24 0, S_0x7fa8d5c6a180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 12 "delay_ms"
    .port_info 3 /INPUT 1 "delay_en"
    .port_info 4 /OUTPUT 1 "delay_fin"
L_0x7fa8d5c8ba70 .functor AND 1, L_0x7fa8d5c8b790, L_0x7fa8d5c8b950, C4<1>, C4<1>;
L_0x1011c5ea8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6ae70_0 .net/2u *"_s0", 1 0, L_0x1011c5ea8;  1 drivers
v0x7fa8d5c6af20_0 .net *"_s10", 0 0, L_0x7fa8d5c8b950;  1 drivers
v0x7fa8d5c6afc0_0 .net *"_s12", 0 0, L_0x7fa8d5c8ba70;  1 drivers
L_0x1011c5f80 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6b070_0 .net/2s *"_s14", 1 0, L_0x1011c5f80;  1 drivers
L_0x1011c5fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6b120_0 .net/2s *"_s16", 1 0, L_0x1011c5fc8;  1 drivers
v0x7fa8d5c6b210_0 .net *"_s18", 1 0, L_0x7fa8d5c8bb60;  1 drivers
v0x7fa8d5c6b2c0_0 .net *"_s2", 0 0, L_0x7fa8d5c8b790;  1 drivers
v0x7fa8d5c6b360_0 .net *"_s4", 31 0, L_0x7fa8d5c8b830;  1 drivers
L_0x1011c5ef0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6b410_0 .net *"_s7", 30 0, L_0x1011c5ef0;  1 drivers
L_0x1011c5f38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6b520_0 .net/2u *"_s8", 31 0, L_0x1011c5f38;  1 drivers
v0x7fa8d5c6b5d0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c6b660_0 .var "clk_counter", 16 0;
v0x7fa8d5c6b710_0 .var "current_state", 1 0;
v0x7fa8d5c6b7c0_0 .net "delay_en", 0 0, v0x7fa8d5c6dfb0_0;  1 drivers
v0x7fa8d5c6b860_0 .net "delay_fin", 0 0, L_0x7fa8d5c8bcc0;  alias, 1 drivers
v0x7fa8d5c6b900_0 .net "delay_ms", 11 0, v0x7fa8d5c6e1d0_0;  1 drivers
v0x7fa8d5c6b9b0_0 .var "ms_counter", 11 0;
v0x7fa8d5c6bb40_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
E_0x7fa8d5c6ae40 .event posedge, v0x7fa8d5c6ab00_0, v0x7fa8d5c5e2a0_0;
L_0x7fa8d5c8b790 .cmp/eq 2, v0x7fa8d5c6b710_0, L_0x1011c5ea8;
L_0x7fa8d5c8b830 .concat [ 1 31 0 0], v0x7fa8d5c6dfb0_0, L_0x1011c5ef0;
L_0x7fa8d5c8b950 .cmp/eq 32, L_0x7fa8d5c8b830, L_0x1011c5f38;
L_0x7fa8d5c8bb60 .functor MUXZ 2, L_0x1011c5fc8, L_0x1011c5f80, L_0x7fa8d5c8ba70, C4<>;
L_0x7fa8d5c8bcc0 .part L_0x7fa8d5c8bb60, 0, 1;
S_0x7fa8d5c6bbd0 .scope module, "sctrl" "spi_ctrl" 12 60, 15 24 0, S_0x7fa8d5c6a180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "spi_en"
    .port_info 3 /INPUT 8 "spi_data"
    .port_info 4 /OUTPUT 1 "cs"
    .port_info 5 /OUTPUT 1 "sdo"
    .port_info 6 /OUTPUT 1 "sclk"
    .port_info 7 /OUTPUT 1 "spi_fin"
L_0x7fa8d5c8a990 .functor NOT 1, L_0x7fa8d5c8a8f0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c8aa40 .functor BUFZ 1, L_0x7fa8d5c8a990, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c8afc0 .functor AND 1, L_0x7fa8d5c8ac20, L_0x7fa8d5c8ae80, C4<1>, C4<1>;
v0x7fa8d5c6bea0_0 .net *"_s1", 0 0, L_0x7fa8d5c8a8f0;  1 drivers
v0x7fa8d5c6bf30_0 .net *"_s10", 0 0, L_0x7fa8d5c8ac20;  1 drivers
v0x7fa8d5c6bfc0_0 .net *"_s12", 31 0, L_0x7fa8d5c8ad20;  1 drivers
L_0x1011c5cb0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c070_0 .net *"_s15", 30 0, L_0x1011c5cb0;  1 drivers
L_0x1011c5cf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c120_0 .net/2u *"_s16", 31 0, L_0x1011c5cf8;  1 drivers
v0x7fa8d5c6c210_0 .net *"_s18", 0 0, L_0x7fa8d5c8ae80;  1 drivers
v0x7fa8d5c6c2b0_0 .net *"_s20", 0 0, L_0x7fa8d5c8afc0;  1 drivers
L_0x1011c5d40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c350_0 .net/2s *"_s22", 1 0, L_0x1011c5d40;  1 drivers
L_0x1011c5d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c400_0 .net/2s *"_s24", 1 0, L_0x1011c5d88;  1 drivers
v0x7fa8d5c6c510_0 .net *"_s26", 1 0, L_0x7fa8d5c8b0b0;  1 drivers
L_0x1011c5dd0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c5c0_0 .net/2u *"_s30", 2 0, L_0x1011c5dd0;  1 drivers
v0x7fa8d5c6c670_0 .net *"_s32", 0 0, L_0x7fa8d5c8b360;  1 drivers
L_0x1011c5e18 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c710_0 .net/2s *"_s34", 1 0, L_0x1011c5e18;  1 drivers
L_0x1011c5e60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c7c0_0 .net/2s *"_s36", 1 0, L_0x1011c5e60;  1 drivers
v0x7fa8d5c6c870_0 .net *"_s38", 1 0, L_0x7fa8d5c8b4c0;  1 drivers
L_0x1011c5c68 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6c920_0 .net/2u *"_s8", 2 0, L_0x1011c5c68;  1 drivers
v0x7fa8d5c6c9d0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c6cb60_0 .net "clk_divided", 0 0, L_0x7fa8d5c8a990;  1 drivers
v0x7fa8d5c6cbf0_0 .var "counter", 4 0;
v0x7fa8d5c6cc80_0 .net "cs", 0 0, L_0x7fa8d5c8b240;  alias, 1 drivers
v0x7fa8d5c6cd10_0 .var "current_state", 2 0;
v0x7fa8d5c6cdc0_0 .var "falling", 0 0;
v0x7fa8d5c6ce60_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
v0x7fa8d5c6cf30_0 .net "sclk", 0 0, L_0x7fa8d5c8aa40;  alias, 1 drivers
v0x7fa8d5c6cfc0_0 .net "sdo", 0 0, v0x7fa8d5c6d340_0;  alias, 1 drivers
v0x7fa8d5c6d050_0 .var "shift_counter", 3 0;
v0x7fa8d5c6d0e0_0 .var "shift_register", 7 0;
v0x7fa8d5c6d170_0 .net "spi_data", 7 0, v0x7fa8d5c6e650_0;  1 drivers
v0x7fa8d5c6d200_0 .net "spi_en", 0 0, v0x7fa8d5c6e6e0_0;  1 drivers
v0x7fa8d5c6d2a0_0 .net "spi_fin", 0 0, L_0x7fa8d5c8b620;  alias, 1 drivers
v0x7fa8d5c6d340_0 .var "t_sdo", 0 0;
L_0x7fa8d5c8a8f0 .part v0x7fa8d5c6cbf0_0, 4, 1;
L_0x7fa8d5c8ac20 .cmp/eq 3, v0x7fa8d5c6cd10_0, L_0x1011c5c68;
L_0x7fa8d5c8ad20 .concat [ 1 31 0 0], v0x7fa8d5c6e6e0_0, L_0x1011c5cb0;
L_0x7fa8d5c8ae80 .cmp/eq 32, L_0x7fa8d5c8ad20, L_0x1011c5cf8;
L_0x7fa8d5c8b0b0 .functor MUXZ 2, L_0x1011c5d88, L_0x1011c5d40, L_0x7fa8d5c8afc0, C4<>;
L_0x7fa8d5c8b240 .part L_0x7fa8d5c8b0b0, 0, 1;
L_0x7fa8d5c8b360 .cmp/eq 3, v0x7fa8d5c6cd10_0, L_0x1011c5dd0;
L_0x7fa8d5c8b4c0 .functor MUXZ 2, L_0x1011c5e60, L_0x1011c5e18, L_0x7fa8d5c8b360, C4<>;
L_0x7fa8d5c8b620 .part L_0x7fa8d5c8b4c0, 0, 1;
S_0x7fa8d5c6ed40 .scope module, "o_init" "oled_init" 11 55, 16 24 0, S_0x7fa8d5c69e60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /OUTPUT 1 "cs"
    .port_info 4 /OUTPUT 1 "sdo"
    .port_info 5 /OUTPUT 1 "sclk"
    .port_info 6 /OUTPUT 1 "dc"
    .port_info 7 /OUTPUT 1 "res"
    .port_info 8 /OUTPUT 1 "vbat"
    .port_info 9 /OUTPUT 1 "vdd"
    .port_info 10 /OUTPUT 1 "fin"
L_0x7fa8d5c88db0 .functor BUFZ 1, v0x7fa8d5c72830_0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c88e20 .functor BUFZ 1, v0x7fa8d5c728c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c88e90 .functor BUFZ 1, v0x7fa8d5c72950_0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c88f00 .functor BUFZ 1, v0x7fa8d5c727a0_0, C4<0>, C4<0>, C4<0>;
L_0x1011c5710 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c71920_0 .net/2u *"_s0", 4 0, L_0x1011c5710;  1 drivers
v0x7fa8d5c719b0_0 .net *"_s2", 0 0, L_0x7fa8d5c88ac0;  1 drivers
L_0x1011c5758 .functor BUFT 1, C4<000001100100>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c71a40_0 .net/2u *"_s4", 11 0, L_0x1011c5758;  1 drivers
L_0x1011c57a0 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c71ad0_0 .net/2u *"_s6", 11 0, L_0x1011c57a0;  1 drivers
v0x7fa8d5c71b60_0 .var "after_state", 4 0;
v0x7fa8d5c71c30_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c71cc0_0 .net "cs", 0 0, L_0x7fa8d5c899f0;  alias, 1 drivers
v0x7fa8d5c71d50_0 .var "current_state", 4 0;
v0x7fa8d5c71de0_0 .net "dc", 0 0, v0x7fa8d5c72710_0;  alias, 1 drivers
v0x7fa8d5c71f00_0 .var "delay_en", 0 0;
v0x7fa8d5c71fb0_0 .net "delay_fin", 0 0, L_0x7fa8d5c8a420;  1 drivers
v0x7fa8d5c72040_0 .net "delay_ms", 11 0, L_0x7fa8d5c88ba0;  1 drivers
v0x7fa8d5c720d0_0 .net "en", 0 0, L_0x7fa8d5c885f0;  alias, 1 drivers
v0x7fa8d5c72160_0 .net "fin", 0 0, L_0x7fa8d5c88f00;  alias, 1 drivers
v0x7fa8d5c721f0_0 .net "res", 0 0, L_0x7fa8d5c88db0;  alias, 1 drivers
v0x7fa8d5c72290_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
v0x7fa8d5c72320_0 .net "sclk", 0 0, L_0x7fa8d5c89100;  alias, 1 drivers
v0x7fa8d5c724d0_0 .net "sdo", 0 0, v0x7fa8d5c717c0_0;  alias, 1 drivers
v0x7fa8d5c72560_0 .var "spi_data", 7 0;
v0x7fa8d5c725f0_0 .var "spi_en", 0 0;
v0x7fa8d5c72680_0 .net "spi_fin", 0 0, L_0x7fa8d5c89d50;  1 drivers
v0x7fa8d5c72710_0 .var "t_dc", 0 0;
v0x7fa8d5c727a0_0 .var "t_fin", 0 0;
v0x7fa8d5c72830_0 .var "t_res", 0 0;
v0x7fa8d5c728c0_0 .var "t_vbat", 0 0;
v0x7fa8d5c72950_0 .var "t_vdd", 0 0;
v0x7fa8d5c729f0_0 .net "vbat", 0 0, L_0x7fa8d5c88e20;  alias, 1 drivers
v0x7fa8d5c72a90_0 .net "vdd", 0 0, L_0x7fa8d5c88e90;  alias, 1 drivers
L_0x7fa8d5c88ac0 .cmp/eq 5, v0x7fa8d5c71b60_0, L_0x1011c5710;
L_0x7fa8d5c88ba0 .functor MUXZ 12, L_0x1011c57a0, L_0x1011c5758, L_0x7fa8d5c88ac0, C4<>;
S_0x7fa8d5c6f020 .scope module, "dgen" "delay_gen" 16 66, 14 24 0, S_0x7fa8d5c6ed40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 12 "delay_ms"
    .port_info 3 /INPUT 1 "delay_en"
    .port_info 4 /OUTPUT 1 "delay_fin"
L_0x7fa8d5c8a190 .functor AND 1, L_0x7fa8d5c89e70, L_0x7fa8d5c8a070, C4<1>, C4<1>;
L_0x1011c5a28 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6f280_0 .net/2u *"_s0", 1 0, L_0x1011c5a28;  1 drivers
v0x7fa8d5c6f340_0 .net *"_s10", 0 0, L_0x7fa8d5c8a070;  1 drivers
v0x7fa8d5c6f3e0_0 .net *"_s12", 0 0, L_0x7fa8d5c8a190;  1 drivers
L_0x1011c5b00 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6f490_0 .net/2s *"_s14", 1 0, L_0x1011c5b00;  1 drivers
L_0x1011c5b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6f540_0 .net/2s *"_s16", 1 0, L_0x1011c5b48;  1 drivers
v0x7fa8d5c6f630_0 .net *"_s18", 1 0, L_0x7fa8d5c8a2a0;  1 drivers
v0x7fa8d5c6f6e0_0 .net *"_s2", 0 0, L_0x7fa8d5c89e70;  1 drivers
v0x7fa8d5c6f780_0 .net *"_s4", 31 0, L_0x7fa8d5c89f50;  1 drivers
L_0x1011c5a70 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6f830_0 .net *"_s7", 30 0, L_0x1011c5a70;  1 drivers
L_0x1011c5ab8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c6f940_0 .net/2u *"_s8", 31 0, L_0x1011c5ab8;  1 drivers
v0x7fa8d5c6f9f0_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c6fa80_0 .var "clk_counter", 16 0;
v0x7fa8d5c6fb30_0 .var "current_state", 1 0;
v0x7fa8d5c6fbe0_0 .net "delay_en", 0 0, v0x7fa8d5c71f00_0;  1 drivers
v0x7fa8d5c6fc80_0 .net "delay_fin", 0 0, L_0x7fa8d5c8a420;  alias, 1 drivers
v0x7fa8d5c6fd20_0 .net "delay_ms", 11 0, L_0x7fa8d5c88ba0;  alias, 1 drivers
v0x7fa8d5c6fdd0_0 .var "ms_counter", 11 0;
v0x7fa8d5c6ff60_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
L_0x7fa8d5c89e70 .cmp/eq 2, v0x7fa8d5c6fb30_0, L_0x1011c5a28;
L_0x7fa8d5c89f50 .concat [ 1 31 0 0], v0x7fa8d5c71f00_0, L_0x1011c5a70;
L_0x7fa8d5c8a070 .cmp/eq 32, L_0x7fa8d5c89f50, L_0x1011c5ab8;
L_0x7fa8d5c8a2a0 .functor MUXZ 2, L_0x1011c5b48, L_0x1011c5b00, L_0x7fa8d5c8a190, C4<>;
L_0x7fa8d5c8a420 .part L_0x7fa8d5c8a2a0, 0, 1;
S_0x7fa8d5c70050 .scope module, "sctrl" "spi_ctrl" 16 55, 15 24 0, S_0x7fa8d5c6ed40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "spi_en"
    .port_info 3 /INPUT 8 "spi_data"
    .port_info 4 /OUTPUT 1 "cs"
    .port_info 5 /OUTPUT 1 "sdo"
    .port_info 6 /OUTPUT 1 "sclk"
    .port_info 7 /OUTPUT 1 "spi_fin"
L_0x7fa8d5c89050 .functor NOT 1, L_0x7fa8d5c88fb0, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c89100 .functor BUFZ 1, L_0x7fa8d5c89050, C4<0>, C4<0>, C4<0>;
L_0x7fa8d5c89640 .functor AND 1, L_0x7fa8d5c892e0, L_0x7fa8d5c89500, C4<1>, C4<1>;
v0x7fa8d5c70300_0 .net *"_s1", 0 0, L_0x7fa8d5c88fb0;  1 drivers
v0x7fa8d5c70390_0 .net *"_s10", 0 0, L_0x7fa8d5c892e0;  1 drivers
v0x7fa8d5c70420_0 .net *"_s12", 31 0, L_0x7fa8d5c893c0;  1 drivers
L_0x1011c5830 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c704b0_0 .net *"_s15", 30 0, L_0x1011c5830;  1 drivers
L_0x1011c5878 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70560_0 .net/2u *"_s16", 31 0, L_0x1011c5878;  1 drivers
v0x7fa8d5c70650_0 .net *"_s18", 0 0, L_0x7fa8d5c89500;  1 drivers
v0x7fa8d5c706f0_0 .net *"_s20", 0 0, L_0x7fa8d5c89640;  1 drivers
L_0x1011c58c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70790_0 .net/2s *"_s22", 1 0, L_0x1011c58c0;  1 drivers
L_0x1011c5908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70840_0 .net/2s *"_s24", 1 0, L_0x1011c5908;  1 drivers
v0x7fa8d5c70950_0 .net *"_s26", 1 0, L_0x7fa8d5c87b20;  1 drivers
L_0x1011c5950 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70a00_0 .net/2u *"_s30", 2 0, L_0x1011c5950;  1 drivers
v0x7fa8d5c70ab0_0 .net *"_s32", 0 0, L_0x7fa8d5c89b10;  1 drivers
L_0x1011c5998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70b50_0 .net/2s *"_s34", 1 0, L_0x1011c5998;  1 drivers
L_0x1011c59e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70c00_0 .net/2s *"_s36", 1 0, L_0x1011c59e0;  1 drivers
v0x7fa8d5c70cb0_0 .net *"_s38", 1 0, L_0x7fa8d5c89c30;  1 drivers
L_0x1011c57e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c70d60_0 .net/2u *"_s8", 2 0, L_0x1011c57e8;  1 drivers
v0x7fa8d5c70e10_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c70fa0_0 .net "clk_divided", 0 0, L_0x7fa8d5c89050;  1 drivers
v0x7fa8d5c71030_0 .var "counter", 4 0;
v0x7fa8d5c710c0_0 .net "cs", 0 0, L_0x7fa8d5c899f0;  alias, 1 drivers
v0x7fa8d5c71150_0 .var "current_state", 2 0;
v0x7fa8d5c71200_0 .var "falling", 0 0;
v0x7fa8d5c712a0_0 .net "rst", 0 0, L_0x7fa8d5c8c0d0;  alias, 1 drivers
v0x7fa8d5c71330_0 .net "sclk", 0 0, L_0x7fa8d5c89100;  alias, 1 drivers
v0x7fa8d5c713d0_0 .net "sdo", 0 0, v0x7fa8d5c717c0_0;  alias, 1 drivers
v0x7fa8d5c71470_0 .var "shift_counter", 3 0;
v0x7fa8d5c71520_0 .var "shift_register", 7 0;
v0x7fa8d5c715d0_0 .net "spi_data", 7 0, v0x7fa8d5c72560_0;  1 drivers
v0x7fa8d5c71680_0 .net "spi_en", 0 0, v0x7fa8d5c725f0_0;  1 drivers
v0x7fa8d5c71720_0 .net "spi_fin", 0 0, L_0x7fa8d5c89d50;  alias, 1 drivers
v0x7fa8d5c717c0_0 .var "t_sdo", 0 0;
L_0x7fa8d5c88fb0 .part v0x7fa8d5c71030_0, 4, 1;
L_0x7fa8d5c892e0 .cmp/eq 3, v0x7fa8d5c71150_0, L_0x1011c57e8;
L_0x7fa8d5c893c0 .concat [ 1 31 0 0], v0x7fa8d5c725f0_0, L_0x1011c5830;
L_0x7fa8d5c89500 .cmp/eq 32, L_0x7fa8d5c893c0, L_0x1011c5878;
L_0x7fa8d5c87b20 .functor MUXZ 2, L_0x1011c5908, L_0x1011c58c0, L_0x7fa8d5c89640, C4<>;
L_0x7fa8d5c899f0 .part L_0x7fa8d5c87b20, 0, 1;
L_0x7fa8d5c89b10 .cmp/eq 3, v0x7fa8d5c71150_0, L_0x1011c5950;
L_0x7fa8d5c89c30 .functor MUXZ 2, L_0x1011c59e0, L_0x1011c5998, L_0x7fa8d5c89b10, C4<>;
L_0x7fa8d5c89d50 .part L_0x7fa8d5c89c30, 0, 1;
S_0x7fa8d5c75660 .scope module, "ew_reg0" "ew_reg" 3 216, 17 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 32 "pc_in"
    .port_info 3 /INPUT 6 "op_in"
    .port_info 4 /INPUT 32 "os_in"
    .port_info 5 /INPUT 32 "ot_in"
    .port_info 6 /INPUT 26 "addr_in"
    .port_info 7 /INPUT 32 "imm_dpl_in"
    .port_info 8 /INPUT 5 "wreg_in"
    .port_info 9 /INPUT 32 "result_in"
    .port_info 10 /OUTPUT 32 "pc_out"
    .port_info 11 /OUTPUT 6 "op_out"
    .port_info 12 /OUTPUT 32 "os_out"
    .port_info 13 /OUTPUT 32 "ot_out"
    .port_info 14 /OUTPUT 26 "addr_out"
    .port_info 15 /OUTPUT 32 "imm_dpl_out"
    .port_info 16 /OUTPUT 5 "wreg_out"
    .port_info 17 /OUTPUT 32 "result_out"
L_0x7fa8d5c872e0 .functor BUFZ 6, v0x7fa8d5c75ee0_0, C4<000000>, C4<000000>, C4<000000>;
L_0x7fa8d5c873d0 .functor BUFZ 32, v0x7fa8d5c76140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa8d5c87440 .functor BUFZ 32, v0x7fa8d5c76340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa8d5c874b0 .functor BUFZ 26, v0x7fa8d5c75a50_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
v0x7fa8d5c75a50_0 .var "addr", 25 0;
v0x7fa8d5c75af0_0 .net "addr_in", 25 0, L_0x7fa8d5c87050;  alias, 1 drivers
v0x7fa8d5c75b90_0 .net "addr_out", 25 0, L_0x7fa8d5c874b0;  alias, 1 drivers
v0x7fa8d5c75c20_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c75cb0_0 .var "imm_dpl", 31 0;
v0x7fa8d5c75d80_0 .net "imm_dpl_in", 31 0, v0x7fa8d5c67170_0;  alias, 1 drivers
v0x7fa8d5c75e50_0 .net "imm_dpl_out", 31 0, v0x7fa8d5c75cb0_0;  alias, 1 drivers
v0x7fa8d5c75ee0_0 .var "op", 5 0;
v0x7fa8d5c75f90_0 .net "op_in", 5 0, v0x7fa8d5c673d0_0;  alias, 1 drivers
v0x7fa8d5c760a0_0 .net "op_out", 5 0, L_0x7fa8d5c872e0;  alias, 1 drivers
v0x7fa8d5c76140_0 .var "os", 31 0;
v0x7fa8d5c761f0_0 .net "os_in", 31 0, v0x7fa8d5c675c0_0;  alias, 1 drivers
v0x7fa8d5c76290_0 .net "os_out", 31 0, L_0x7fa8d5c873d0;  alias, 1 drivers
v0x7fa8d5c76340_0 .var "ot", 31 0;
v0x7fa8d5c763f0_0 .net "ot_in", 31 0, v0x7fa8d5c677b0_0;  alias, 1 drivers
v0x7fa8d5c764d0_0 .net "ot_out", 31 0, L_0x7fa8d5c87440;  alias, 1 drivers
v0x7fa8d5c76560_0 .var "pc", 31 0;
v0x7fa8d5c766f0_0 .net "pc_in", 31 0, v0x7fa8d5c67ac0_0;  alias, 1 drivers
v0x7fa8d5c767d0_0 .net "pc_out", 31 0, v0x7fa8d5c76560_0;  alias, 1 drivers
v0x7fa8d5c76860_0 .var "result", 31 0;
v0x7fa8d5c768f0_0 .net "result_in", 31 0, L_0x7fa8d5c87820;  alias, 1 drivers
v0x7fa8d5c76980_0 .net "result_out", 31 0, v0x7fa8d5c76860_0;  alias, 1 drivers
v0x7fa8d5c76a10_0 .net "rstd", 0 0, v0x7fa8d5c80550_0;  alias, 1 drivers
v0x7fa8d5c76ae0_0 .var "wreg", 4 0;
v0x7fa8d5c76b70_0 .net "wreg_in", 4 0, L_0x7fa8d5c81b70;  alias, 1 drivers
v0x7fa8d5c76c50_0 .net "wreg_out", 4 0, v0x7fa8d5c76ae0_0;  alias, 1 drivers
S_0x7fa8d5c76e70 .scope module, "fd_reg0" "fd_reg" 3 178, 18 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 6 "op_d"
    .port_info 3 /INPUT 2 "jon_d"
    .port_info 4 /INPUT 32 "pc_in"
    .port_info 5 /INOUT 32 "ins_in"
    .port_info 6 /OUTPUT 32 "pc_out"
    .port_info 7 /OUTPUT 32 "ins_out"
L_0x7fa8d5c86840 .functor OR 1, L_0x7fa8d5c865e0, L_0x7fa8d5c86720, C4<0>, C4<0>;
L_0x7fa8d5c86a90 .functor BUFZ 32, v0x7fa8d5c77da0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1011c52d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c75810_0 .net/2u *"_s0", 1 0, L_0x1011c52d8;  1 drivers
v0x7fa8d5c77150_0 .net *"_s10", 0 0, L_0x7fa8d5c86720;  1 drivers
v0x7fa8d5c771f0_0 .net *"_s12", 0 0, L_0x7fa8d5c86840;  1 drivers
L_0x1011c53b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c772b0_0 .net/2u *"_s14", 0 0, L_0x1011c53b0;  1 drivers
L_0x1011c53f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c77360_0 .net/2u *"_s16", 0 0, L_0x1011c53f8;  1 drivers
v0x7fa8d5c77450_0 .net *"_s2", 0 0, L_0x7fa8d5c865e0;  1 drivers
v0x7fa8d5c774f0_0 .net *"_s4", 31 0, L_0x7fa8d5c86680;  1 drivers
L_0x1011c5320 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c775a0_0 .net *"_s7", 29 0, L_0x1011c5320;  1 drivers
L_0x1011c5368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c77650_0 .net/2u *"_s8", 31 0, L_0x1011c5368;  1 drivers
v0x7fa8d5c77760_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c777f0_0 .var "finish", 0 0;
v0x7fa8d5c77890_0 .var "ins", 31 0;
v0x7fa8d5c77940_0 .net "ins_in", 31 0, L_0x7fa8d5c80dc0;  alias, 1 drivers
v0x7fa8d5c779f0_0 .net "ins_out", 31 0, v0x7fa8d5c77890_0;  alias, 1 drivers
v0x7fa8d5c77ab0_0 .net "jon_d", 1 0, L_0x7fa8d5c87780;  alias, 1 drivers
v0x7fa8d5c77b40_0 .var "jump_count", 1 0;
v0x7fa8d5c77bd0_0 .net "op_d", 5 0, L_0x7fa8d5c80e70;  alias, 1 drivers
v0x7fa8d5c77da0_0 .var "pc", 31 0;
v0x7fa8d5c77e30_0 .net "pc_in", 31 0, v0x7fa8d5c79cb0_0;  alias, 1 drivers
v0x7fa8d5c77ec0_0 .net "pc_out", 31 0, L_0x7fa8d5c86a90;  alias, 1 drivers
v0x7fa8d5c77f50_0 .net "rstd", 0 0, v0x7fa8d5c80550_0;  alias, 1 drivers
v0x7fa8d5c77fe0_0 .net "stop", 0 0, L_0x7fa8d5c86930;  1 drivers
L_0x7fa8d5c865e0 .cmp/ne 2, L_0x7fa8d5c87780, L_0x1011c52d8;
L_0x7fa8d5c86680 .concat [ 2 30 0 0], v0x7fa8d5c77b40_0, L_0x1011c5320;
L_0x7fa8d5c86720 .cmp/gt 32, L_0x7fa8d5c86680, L_0x1011c5368;
L_0x7fa8d5c86930 .functor MUXZ 1, L_0x1011c53f8, L_0x1011c53b0, L_0x7fa8d5c86840, C4<>;
S_0x7fa8d5c78100 .scope module, "fetch0" "fetch" 3 91, 19 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "ins"
L_0x7fa8d5c80dc0 .functor BUFZ 32, L_0x7fa8d5c80b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa8d5c782f0_0 .net *"_s0", 31 0, L_0x7fa8d5c80b60;  1 drivers
v0x7fa8d5c783b0_0 .net *"_s3", 7 0, L_0x7fa8d5c80c00;  1 drivers
v0x7fa8d5c78450_0 .net *"_s4", 9 0, L_0x7fa8d5c80ca0;  1 drivers
L_0x1011c5098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c784e0_0 .net *"_s7", 1 0, L_0x1011c5098;  1 drivers
v0x7fa8d5c78590_0 .net "ins", 31 0, L_0x7fa8d5c80dc0;  alias, 1 drivers
v0x7fa8d5c78670 .array "ins_mem", 255 0, 31 0;
v0x7fa8d5c78700_0 .net "pc", 31 0, v0x7fa8d5c79cb0_0;  alias, 1 drivers
L_0x7fa8d5c80b60 .array/port v0x7fa8d5c78670, L_0x7fa8d5c80ca0;
L_0x7fa8d5c80c00 .part v0x7fa8d5c79cb0_0, 0, 8;
L_0x7fa8d5c80ca0 .concat [ 8 2 0 0], L_0x7fa8d5c80c00, L_0x1011c5098;
S_0x7fa8d5c787e0 .scope module, "pc0" "pc" 3 78, 20 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 2 "jon_d"
    .port_info 3 /INPUT 26 "addr_d"
    .port_info 4 /INPUT 6 "op"
    .port_info 5 /INPUT 32 "os"
    .port_info 6 /INPUT 32 "ot"
    .port_info 7 /INPUT 32 "imm_dpl"
    .port_info 8 /INPUT 32 "pc_in"
    .port_info 9 /OUTPUT 32 "pc_out"
L_0x1011c5008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c79100_0 .net/2u *"_s0", 31 0, L_0x1011c5008;  1 drivers
v0x7fa8d5c791c0_0 .net *"_s4", 31 0, L_0x7fa8d5c80810;  1 drivers
v0x7fa8d5c79260_0 .net *"_s6", 29 0, L_0x7fa8d5c80770;  1 drivers
L_0x1011c5050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c79310_0 .net *"_s8", 1 0, L_0x1011c5050;  1 drivers
v0x7fa8d5c793c0_0 .net "addr_d", 25 0, L_0x7fa8d5c81550;  alias, 1 drivers
v0x7fa8d5c794e0_0 .net "branch", 31 0, L_0x7fa8d5c80930;  1 drivers
v0x7fa8d5c79570_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c6dc70_0 .var "finish", 0 0;
v0x7fa8d5c79800_0 .net "imm_dpl", 31 0, v0x7fa8d5c75cb0_0;  alias, 1 drivers
v0x7fa8d5c79910_0 .net "jon_d", 1 0, L_0x7fa8d5c87780;  alias, 1 drivers
v0x7fa8d5c799a0_0 .var "jump_count", 1 0;
v0x7fa8d5c79a30_0 .net "nonbranch", 31 0, L_0x7fa8d5c80670;  1 drivers
v0x7fa8d5c79ac0_0 .net "op", 5 0, L_0x7fa8d5c872e0;  alias, 1 drivers
v0x7fa8d5c79b50_0 .net "os", 31 0, L_0x7fa8d5c873d0;  alias, 1 drivers
v0x7fa8d5c79c00_0 .net "ot", 31 0, L_0x7fa8d5c87440;  alias, 1 drivers
v0x7fa8d5c79cb0_0 .var "pc", 31 0;
v0x7fa8d5c79d40_0 .net "pc_in", 31 0, v0x7fa8d5c76560_0;  alias, 1 drivers
v0x7fa8d5c79f00_0 .net "pc_out", 31 0, v0x7fa8d5c79cb0_0;  alias, 1 drivers
v0x7fa8d5c79f90_0 .net "rstd", 0 0, v0x7fa8d5c80550_0;  alias, 1 drivers
L_0x7fa8d5c80670 .arith/sum 32, v0x7fa8d5c76560_0, L_0x1011c5008;
L_0x7fa8d5c80770 .part v0x7fa8d5c75cb0_0, 2, 30;
L_0x7fa8d5c80810 .concat [ 30 2 0 0], L_0x7fa8d5c80770, L_0x1011c5050;
L_0x7fa8d5c80930 .arith/sum 32, L_0x7fa8d5c80670, L_0x7fa8d5c80810;
S_0x7fa8d5c78ad0 .scope function, "npc" "npc" 20 19, 20 19 0, S_0x7fa8d5c787e0;
 .timescale -9 -10;
v0x7fa8d5c78c80_0 .var "branch", 31 0;
v0x7fa8d5c78d40_0 .var "nonbranch", 31 0;
v0x7fa8d5c78df0_0 .var "npc", 31 0;
v0x7fa8d5c78eb0_0 .var "op", 5 0;
v0x7fa8d5c78f60_0 .var "os", 31 0;
v0x7fa8d5c79050_0 .var "ot", 31 0;
TD_testbench.processor0.pc0.npc ;
    %load/vec4 v0x7fa8d5c78eb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %load/vec4 v0x7fa8d5c78d40_0;
    %store/vec4 v0x7fa8d5c78df0_0, 0, 32;
    %jmp T_5.48;
T_5.42 ;
    %load/vec4 v0x7fa8d5c78f60_0;
    %load/vec4 v0x7fa8d5c79050_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.49, 8;
    %load/vec4 v0x7fa8d5c78c80_0;
    %jmp/1 T_5.50, 8;
T_5.49 ; End of true expr.
    %load/vec4 v0x7fa8d5c78d40_0;
    %jmp/0 T_5.50, 8;
 ; End of false expr.
    %blend;
T_5.50;
    %store/vec4 v0x7fa8d5c78df0_0, 0, 32;
    %jmp T_5.48;
T_5.43 ;
    %load/vec4 v0x7fa8d5c78f60_0;
    %load/vec4 v0x7fa8d5c79050_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_5.51, 8;
    %load/vec4 v0x7fa8d5c78c80_0;
    %jmp/1 T_5.52, 8;
T_5.51 ; End of true expr.
    %load/vec4 v0x7fa8d5c78d40_0;
    %jmp/0 T_5.52, 8;
 ; End of false expr.
    %blend;
T_5.52;
    %store/vec4 v0x7fa8d5c78df0_0, 0, 32;
    %jmp T_5.48;
T_5.44 ;
    %load/vec4 v0x7fa8d5c78f60_0;
    %load/vec4 v0x7fa8d5c79050_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.53, 8;
    %load/vec4 v0x7fa8d5c78c80_0;
    %jmp/1 T_5.54, 8;
T_5.53 ; End of true expr.
    %load/vec4 v0x7fa8d5c78d40_0;
    %jmp/0 T_5.54, 8;
 ; End of false expr.
    %blend;
T_5.54;
    %store/vec4 v0x7fa8d5c78df0_0, 0, 32;
    %jmp T_5.48;
T_5.45 ;
    %load/vec4 v0x7fa8d5c78f60_0;
    %load/vec4 v0x7fa8d5c79050_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_5.55, 8;
    %load/vec4 v0x7fa8d5c78c80_0;
    %jmp/1 T_5.56, 8;
T_5.55 ; End of true expr.
    %load/vec4 v0x7fa8d5c78d40_0;
    %jmp/0 T_5.56, 8;
 ; End of false expr.
    %blend;
T_5.56;
    %store/vec4 v0x7fa8d5c78df0_0, 0, 32;
    %jmp T_5.48;
T_5.46 ;
    %load/vec4 v0x7fa8d5c78f60_0;
    %store/vec4 v0x7fa8d5c78df0_0, 0, 32;
    %jmp T_5.48;
T_5.48 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c7a130 .scope module, "reg_file0" "reg_file" 3 121, 21 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "r_addr1"
    .port_info 4 /INPUT 5 "r_addr2"
    .port_info 5 /INPUT 5 "w_addr"
    .port_info 6 /INPUT 32 "w_data"
    .port_info 7 /OUTPUT 32 "r_data1"
    .port_info 8 /OUTPUT 32 "r_data2"
    .port_info 9 /OUTPUT 32 "r9"
L_0x7fa8d5c81fc0 .functor BUFZ 32, L_0x7fa8d5c81da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa8d5c82270 .functor BUFZ 32, L_0x7fa8d5c820b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa8d5c7a3d0_0 .net *"_s11", 31 0, L_0x7fa8d5c820b0;  1 drivers
v0x7fa8d5c7a460_0 .net *"_s13", 6 0, L_0x7fa8d5c82150;  1 drivers
L_0x1011c5170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7a500_0 .net *"_s16", 1 0, L_0x1011c5170;  1 drivers
v0x7fa8d5c7a5c0_0 .net *"_s3", 31 0, L_0x7fa8d5c81da0;  1 drivers
v0x7fa8d5c7a670_0 .net *"_s5", 6 0, L_0x7fa8d5c81e40;  1 drivers
L_0x1011c5128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa8d5c7a760_0 .net *"_s8", 1 0, L_0x1011c5128;  1 drivers
v0x7fa8d5c7a810_0 .net "clk", 0 0, v0x7fa8d5c7fe00_0;  alias, 1 drivers
v0x7fa8d5c7a8a0 .array "mem", 31 0, 31 0;
v0x7fa8d5c7ac40_0 .net "r9", 31 0, v0x7fa8d5c7a8a0_9;  alias, 1 drivers
v0x7fa8d5c7ad50_0 .net "r_addr1", 4 0, L_0x7fa8d5c80f10;  alias, 1 drivers
v0x7fa8d5c7adf0_0 .net "r_addr2", 4 0, L_0x7fa8d5c810b0;  alias, 1 drivers
v0x7fa8d5c7aed0_0 .net "r_data1", 31 0, L_0x7fa8d5c81fc0;  alias, 1 drivers
v0x7fa8d5c7af60_0 .net "r_data2", 31 0, L_0x7fa8d5c82270;  alias, 1 drivers
v0x7fa8d5c7b010_0 .net "rstd", 0 0, v0x7fa8d5c80550_0;  alias, 1 drivers
v0x7fa8d5c7b0a0_0 .net "w_addr", 4 0, v0x7fa8d5c76ae0_0;  alias, 1 drivers
v0x7fa8d5c7b180_0 .net "w_data", 31 0, v0x7fa8d5c76860_0;  alias, 1 drivers
v0x7fa8d5c7b210_0 .net "we", 0 0, L_0x7fa8d5c82360;  1 drivers
L_0x7fa8d5c81da0 .array/port v0x7fa8d5c7a8a0, L_0x7fa8d5c81e40;
L_0x7fa8d5c81e40 .concat [ 5 2 0 0], L_0x7fa8d5c80f10, L_0x1011c5128;
L_0x7fa8d5c820b0 .array/port v0x7fa8d5c7a8a0, L_0x7fa8d5c82150;
L_0x7fa8d5c82150 .concat [ 5 2 0 0], L_0x7fa8d5c810b0, L_0x1011c5170;
S_0x7fa8d5c7b480 .scope module, "stopper0" "stopper" 3 237, 22 1 0, S_0x7fa8d5c4b4b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 2 "jon"
v0x7fa8d5c7b8d0_0 .net "jon", 1 0, L_0x7fa8d5c87780;  alias, 1 drivers
v0x7fa8d5c7b9c0_0 .net "op", 5 0, L_0x7fa8d5c80e70;  alias, 1 drivers
L_0x7fa8d5c87780 .ufunc TD_testbench.processor0.stopper0.jon_gen, 2, L_0x7fa8d5c80e70 (v0x7fa8d5c7b820_0) v0x7fa8d5c7b790_0 S_0x7fa8d5c7b5e0;
S_0x7fa8d5c7b5e0 .scope function, "jon_gen" "jon_gen" 22 6, 22 6 0, S_0x7fa8d5c7b480;
 .timescale -9 -10;
v0x7fa8d5c7b790_0 .var "jon_gen", 1 0;
v0x7fa8d5c7b820_0 .var "op", 5 0;
TD_testbench.processor0.stopper0.jon_gen ;
    %load/vec4 v0x7fa8d5c7b820_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.57, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.58, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.61, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.57 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.58 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.59 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.60 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.61 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.62 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.63 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa8d5c7b790_0, 0, 2;
    %jmp T_6.65;
T_6.65 ;
    %pop/vec4 1;
    %end;
S_0x7fa8d5c7fbb0 .scope task, "wait_posedge_clk" "wait_posedge_clk" 2 60, 2 60 0, S_0x7fa8d5c03340;
 .timescale -9 -12;
v0x7fa8d5c7fd70_0 .var/i "n", 31 0;
TD_testbench.wait_posedge_clk ;
    %load/vec4 v0x7fa8d5c7fd70_0;
    %store/vec4 v0x7fa8d5c7fd70_0, 0, 32;
T_7.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa8d5c7fd70_0;
    %cmp/s;
    %jmp/0xz T_7.67, 5;
    %wait E_0x7fa8d5c5df80;
    %load/vec4 v0x7fa8d5c7fd70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fa8d5c7fd70_0, 0, 32;
    %jmp T_7.66;
T_7.67 ;
    %end;
    .scope S_0x7fa8d5c787e0;
T_8 ;
    %wait E_0x7fa8d5c65dd0;
    %load/vec4 v0x7fa8d5c79f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6dc70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa8d5c79cb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa8d5c799a0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fa8d5c6dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fa8d5c79570_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fa8d5c79910_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fa8d5c793c0_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fa8d5c79cb0_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fa8d5c799a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x7fa8d5c79ac0_0;
    %load/vec4 v0x7fa8d5c79b50_0;
    %load/vec4 v0x7fa8d5c79c00_0;
    %load/vec4 v0x7fa8d5c794e0_0;
    %load/vec4 v0x7fa8d5c79a30_0;
    %store/vec4 v0x7fa8d5c78d40_0, 0, 32;
    %store/vec4 v0x7fa8d5c78c80_0, 0, 32;
    %store/vec4 v0x7fa8d5c79050_0, 0, 32;
    %store/vec4 v0x7fa8d5c78f60_0, 0, 32;
    %store/vec4 v0x7fa8d5c78eb0_0, 0, 6;
    %fork TD_testbench.processor0.pc0.npc, S_0x7fa8d5c78ad0;
    %join;
    %load/vec4  v0x7fa8d5c78df0_0;
    %assign/vec4 v0x7fa8d5c79cb0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x7fa8d5c79ac0_0;
    %cmpi/e 63, 0, 6;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c6dc70_0, 0;
    %load/vec4 v0x7fa8d5c79d40_0;
    %assign/vec4 v0x7fa8d5c79cb0_0, 0;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x7fa8d5c79cb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fa8d5c79cb0_0, 0;
T_8.11 ;
T_8.9 ;
T_8.7 ;
    %load/vec4 v0x7fa8d5c79910_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa8d5c799a0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fa8d5c799a0_0;
    %cmp/u;
    %jmp/0xz  T_8.14, 5;
    %load/vec4 v0x7fa8d5c799a0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7fa8d5c799a0_0, 0;
T_8.14 ;
T_8.13 ;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fa8d5c78100;
T_9 ;
    %vpi_call 19 8 "$readmemb", "sample3.bin", v0x7fa8d5c78670 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fa8d5c7a130;
T_10 ;
    %wait E_0x7fa8d5c65dd0;
    %load/vec4 v0x7fa8d5c7b010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c7a8a0, 0, 4;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fa8d5c7b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7fa8d5c7b180_0;
    %load/vec4 v0x7fa8d5c7b0a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c7a8a0, 0, 4;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa8d5c5dcd0;
T_11 ;
    %wait E_0x7fa8d5c5df80;
    %load/vec4 v0x7fa8d5c5fee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fa8d5c5fe30_0;
    %load/vec4 v0x7fa8d5c5e1f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c5e380, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fa8d5c60040;
T_12 ;
    %wait E_0x7fa8d5c5df80;
    %load/vec4 v0x7fa8d5c62150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fa8d5c620a0_0;
    %load/vec4 v0x7fa8d5c60460_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c605e0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fa8d5c622b0;
T_13 ;
    %wait E_0x7fa8d5c5df80;
    %load/vec4 v0x7fa8d5c643f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fa8d5c64340_0;
    %load/vec4 v0x7fa8d5c626f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c628b0, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fa8d5c64550;
T_14 ;
    %wait E_0x7fa8d5c5df80;
    %load/vec4 v0x7fa8d5c66650_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fa8d5c665a0_0;
    %load/vec4 v0x7fa8d5c64970_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c64af0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fa8d5c76e70;
T_15 ;
    %wait E_0x7fa8d5c65dd0;
    %load/vec4 v0x7fa8d5c77f50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c777f0_0, 0;
    %pushi/vec4 3690987520, 0, 32;
    %assign/vec4 v0x7fa8d5c77890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa8d5c77b40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fa8d5c777f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fa8d5c77760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x7fa8d5c77bd0_0;
    %cmpi/e 63, 0, 6;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c777f0_0, 0;
    %pushi/vec4 3690987520, 0, 32;
    %assign/vec4 v0x7fa8d5c77890_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x7fa8d5c77fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 3690987520, 0, 32;
    %assign/vec4 v0x7fa8d5c77890_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x7fa8d5c77e30_0;
    %assign/vec4 v0x7fa8d5c77da0_0, 0;
    %load/vec4 v0x7fa8d5c77940_0;
    %assign/vec4 v0x7fa8d5c77890_0, 0;
T_15.9 ;
T_15.7 ;
    %load/vec4 v0x7fa8d5c77ab0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa8d5c77b40_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x7fa8d5c77b40_0;
    %cmp/u;
    %jmp/0xz  T_15.12, 5;
    %load/vec4 v0x7fa8d5c77b40_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7fa8d5c77b40_0, 0;
T_15.12 ;
T_15.11 ;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa8d5c667b0;
T_16 ;
    %wait E_0x7fa8d5c65dd0;
    %load/vec4 v0x7fa8d5c68060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 55, 0, 6;
    %assign/vec4 v0x7fa8d5c673d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fa8d5c67060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fa8d5c67b50_0;
    %assign/vec4 v0x7fa8d5c67ac0_0, 0;
    %load/vec4 v0x7fa8d5c67460_0;
    %assign/vec4 v0x7fa8d5c673d0_0, 0;
    %load/vec4 v0x7fa8d5c67f00_0;
    %assign/vec4 v0x7fa8d5c67e60_0, 0;
    %load/vec4 v0x7fa8d5c681b0_0;
    %assign/vec4 v0x7fa8d5c68100_0, 0;
    %load/vec4 v0x7fa8d5c67d00_0;
    %assign/vec4 v0x7fa8d5c67c70_0, 0;
    %load/vec4 v0x7fa8d5c66ed0_0;
    %assign/vec4 v0x7fa8d5c66e20_0, 0;
    %load/vec4 v0x7fa8d5c67210_0;
    %assign/vec4 v0x7fa8d5c67170_0, 0;
    %load/vec4 v0x7fa8d5c66cf0_0;
    %assign/vec4 v0x7fa8d5c66c30_0, 0;
    %load/vec4 v0x7fa8d5c67660_0;
    %assign/vec4 v0x7fa8d5c675c0_0, 0;
    %load/vec4 v0x7fa8d5c67950_0;
    %assign/vec4 v0x7fa8d5c677b0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fa8d5c75660;
T_17 ;
    %wait E_0x7fa8d5c65dd0;
    %load/vec4 v0x7fa8d5c76a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 55, 0, 6;
    %assign/vec4 v0x7fa8d5c75ee0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fa8d5c75c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x7fa8d5c766f0_0;
    %assign/vec4 v0x7fa8d5c76560_0, 0;
    %load/vec4 v0x7fa8d5c75f90_0;
    %assign/vec4 v0x7fa8d5c75ee0_0, 0;
    %load/vec4 v0x7fa8d5c761f0_0;
    %assign/vec4 v0x7fa8d5c76140_0, 0;
    %load/vec4 v0x7fa8d5c763f0_0;
    %assign/vec4 v0x7fa8d5c76340_0, 0;
    %load/vec4 v0x7fa8d5c75af0_0;
    %assign/vec4 v0x7fa8d5c75a50_0, 0;
    %load/vec4 v0x7fa8d5c75d80_0;
    %assign/vec4 v0x7fa8d5c75cb0_0, 0;
    %load/vec4 v0x7fa8d5c75f90_0;
    %pad/u 32;
    %cmpi/ne 55, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x7fa8d5c76b70_0;
    %assign/vec4 v0x7fa8d5c76ae0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa8d5c76ae0_0, 0;
T_17.5 ;
    %load/vec4 v0x7fa8d5c768f0_0;
    %assign/vec4 v0x7fa8d5c76860_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fa8d5c70050;
T_18 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c712a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fa8d5c71150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
    %jmp T_18.10;
T_18.2 ;
    %load/vec4 v0x7fa8d5c71680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
T_18.11 ;
    %jmp T_18.10;
T_18.3 ;
    %load/vec4 v0x7fa8d5c71470_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa8d5c71200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
T_18.13 ;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
    %jmp T_18.10;
T_18.8 ;
    %load/vec4 v0x7fa8d5c71680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.15, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c71150_0, 0;
T_18.15 ;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa8d5c70050;
T_19 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c712a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa8d5c71030_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fa8d5c71150_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x7fa8d5c71030_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71030_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa8d5c71030_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fa8d5c70050;
T_20 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c712a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c71200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c71470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c71520_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fa8d5c71150_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c71470_0, 0;
    %load/vec4 v0x7fa8d5c715d0_0;
    %assign/vec4 v0x7fa8d5c71520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c717c0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fa8d5c71150_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fa8d5c70fa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa8d5c71200_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c71200_0, 0;
    %load/vec4 v0x7fa8d5c71520_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fa8d5c717c0_0, 0;
    %load/vec4 v0x7fa8d5c71520_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c71520_0, 0;
    %load/vec4 v0x7fa8d5c71470_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fa8d5c71470_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x7fa8d5c70fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c71200_0, 0;
T_20.8 ;
T_20.7 ;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fa8d5c6f020;
T_21 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6fb30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fa8d5c6fb30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6fb30_0, 0;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0x7fa8d5c6fbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa8d5c6fb30_0, 0;
T_21.7 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x7fa8d5c6fdd0_0;
    %load/vec4 v0x7fa8d5c6fd20_0;
    %cmp/e;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa8d5c6fb30_0, 0;
T_21.9 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x7fa8d5c6fbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6fb30_0, 0;
T_21.11 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fa8d5c6f020;
T_22 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6ff60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fa8d5c6fa80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fa8d5c6fdd0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fa8d5c6fb30_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x7fa8d5c6fa80_0;
    %cmpi/e 100000, 0, 17;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fa8d5c6fa80_0, 0;
    %load/vec4 v0x7fa8d5c6fdd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fa8d5c6fdd0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x7fa8d5c6fa80_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7fa8d5c6fa80_0, 0;
T_22.5 ;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fa8d5c6fa80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fa8d5c6fdd0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fa8d5c6ed40;
T_23 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c72290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c72710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c72830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c728c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c72950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c727a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c725f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c71f00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fa8d5c71d50_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.30, 6;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.2 ;
    %load/vec4 v0x7fa8d5c720d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c72830_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
T_23.33 ;
    %jmp T_23.32;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c72950_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.4 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.5 ;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c72830_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.7 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c72830_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.9 ;
    %pushi/vec4 141, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.10 ;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.11 ;
    %pushi/vec4 217, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.12 ;
    %pushi/vec4 241, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 17, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c728c0_0, 0;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.14 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.15 ;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.16 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.17 ;
    %pushi/vec4 160, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.18 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.19 ;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.20 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.21 ;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.22 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.24 ;
    %pushi/vec4 175, 0, 8;
    %assign/vec4 v0x7fa8d5c72560_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %pushi/vec4 30, 0, 5;
    %assign/vec4 v0x7fa8d5c71b60_0, 0;
    %jmp T_23.32;
T_23.25 ;
    %load/vec4 v0x7fa8d5c720d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.35, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c727a0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.36;
T_23.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c727a0_0, 0;
T_23.36 ;
    %jmp T_23.32;
T_23.26 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c725f0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.27 ;
    %load/vec4 v0x7fa8d5c72680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.37, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
T_23.37 ;
    %jmp T_23.32;
T_23.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c71f00_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.29 ;
    %load/vec4 v0x7fa8d5c71fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.39, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
T_23.39 ;
    %jmp T_23.32;
T_23.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c725f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c71f00_0, 0;
    %load/vec4 v0x7fa8d5c71b60_0;
    %assign/vec4 v0x7fa8d5c71d50_0, 0;
    %jmp T_23.32;
T_23.32 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fa8d5c6bbd0;
T_24 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fa8d5c6cd10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
    %jmp T_24.10;
T_24.2 ;
    %load/vec4 v0x7fa8d5c6d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
T_24.11 ;
    %jmp T_24.10;
T_24.3 ;
    %load/vec4 v0x7fa8d5c6d050_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa8d5c6cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
T_24.13 ;
    %jmp T_24.10;
T_24.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
    %jmp T_24.10;
T_24.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
    %jmp T_24.10;
T_24.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
    %jmp T_24.10;
T_24.7 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v0x7fa8d5c6d200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.15, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c6cd10_0, 0;
T_24.15 ;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fa8d5c6bbd0;
T_25 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa8d5c6cbf0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fa8d5c6cd10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_25.2, 4;
    %load/vec4 v0x7fa8d5c6cbf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fa8d5c6cbf0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa8d5c6cbf0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fa8d5c6bbd0;
T_26 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6cdc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c6d050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c6d0e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fa8d5c6cd10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c6d050_0, 0;
    %load/vec4 v0x7fa8d5c6d170_0;
    %assign/vec4 v0x7fa8d5c6d0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c6d340_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7fa8d5c6cd10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x7fa8d5c6cb60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa8d5c6cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c6cdc0_0, 0;
    %load/vec4 v0x7fa8d5c6d0e0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fa8d5c6d340_0, 0;
    %load/vec4 v0x7fa8d5c6d0e0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6d0e0_0, 0;
    %load/vec4 v0x7fa8d5c6d050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fa8d5c6d050_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7fa8d5c6cb60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6cdc0_0, 0;
T_26.8 ;
T_26.7 ;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fa8d5c6abd0;
T_27 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6b710_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fa8d5c6b710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6b710_0, 0;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0x7fa8d5c6b7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa8d5c6b710_0, 0;
T_27.7 ;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0x7fa8d5c6b9b0_0;
    %load/vec4 v0x7fa8d5c6b900_0;
    %cmp/e;
    %jmp/0xz  T_27.9, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa8d5c6b710_0, 0;
T_27.9 ;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0x7fa8d5c6b7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6b710_0, 0;
T_27.11 ;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fa8d5c6abd0;
T_28 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fa8d5c6b660_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fa8d5c6b9b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fa8d5c6b710_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x7fa8d5c6b660_0;
    %cmpi/e 100000, 0, 17;
    %jmp/0xz  T_28.4, 4;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fa8d5c6b660_0, 0;
    %load/vec4 v0x7fa8d5c6b9b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x7fa8d5c6b9b0_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x7fa8d5c6b660_0;
    %addi 1, 0, 17;
    %assign/vec4 v0x7fa8d5c6b660_0, 0;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fa8d5c6b660_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fa8d5c6b9b0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fa8d5c6a460;
T_29 ;
    %wait E_0x7fa8d5c6a660;
    %load/vec4 v0x7fa8d5c6ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 128, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 129, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 130, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 131, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 132, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 133, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 134, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 135, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 136, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 137, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 138, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 139, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 140, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 141, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 142, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 143, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 144, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 145, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 146, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 147, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 148, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 149, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 150, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 151, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 152, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 153, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 154, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 155, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 156, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 157, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 158, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 159, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 160, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 161, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 162, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 163, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 164, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 165, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 166, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 167, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 168, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 169, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 170, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 171, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 172, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 173, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 174, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 175, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 176, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 177, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 178, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 179, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 180, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 181, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 182, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 183, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 184, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 185, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 186, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 187, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 188, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 189, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 190, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 191, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 192, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 193, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 194, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 195, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 196, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 197, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 198, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 199, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 200, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 201, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 202, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 203, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 204, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 205, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 206, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 207, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 208, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 209, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 210, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 211, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 212, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 213, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 214, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 215, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 216, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 217, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 218, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 219, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 220, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 221, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 222, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 223, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 224, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 225, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 226, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 227, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 228, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 229, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 230, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 231, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 232, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 233, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 234, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 235, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 236, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 237, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 238, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 239, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 240, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 241, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 242, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 243, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 244, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 245, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 246, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 247, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 248, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 249, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 250, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 251, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 252, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 253, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 256, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 257, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 258, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 259, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 260, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 261, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 262, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 263, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 264, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 265, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 266, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 95, 0, 8;
    %ix/load 3, 267, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 268, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 269, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 270, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 271, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 272, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 273, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 274, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 275, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 276, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 277, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 278, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 279, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 100, 0, 8;
    %ix/load 3, 280, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 281, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 38, 0, 8;
    %ix/load 3, 282, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 100, 0, 8;
    %ix/load 3, 283, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 284, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 38, 0, 8;
    %ix/load 3, 285, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 286, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 287, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 38, 0, 8;
    %ix/load 3, 288, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 289, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 290, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 291, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 292, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 293, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 294, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 295, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 296, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 297, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 298, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 299, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 300, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 82, 0, 8;
    %ix/load 3, 301, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 302, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 303, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 304, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 305, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 78, 0, 8;
    %ix/load 3, 306, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 85, 0, 8;
    %ix/load 3, 307, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 308, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 88, 0, 8;
    %ix/load 3, 309, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 310, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 311, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 312, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 313, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 314, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 315, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 316, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 317, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 318, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 319, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 320, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 321, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 322, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 323, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 324, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 325, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 326, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 327, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 328, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 329, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 330, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 331, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 332, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 333, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 334, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 335, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 336, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 337, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 338, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 339, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 340, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 341, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 342, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 343, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 344, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 345, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 346, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 347, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 348, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 349, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 350, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 351, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 352, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 353, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 354, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 355, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 356, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 357, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 358, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 359, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 360, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 361, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 362, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 363, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 364, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 365, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 366, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 367, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 368, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 369, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 370, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 371, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 372, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 373, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 374, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 375, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 376, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 377, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 378, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 379, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 380, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 381, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 382, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 383, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 384, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 385, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 386, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 387, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 388, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 389, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 390, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 391, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 392, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 393, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 394, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 395, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 396, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 397, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 398, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 399, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 400, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 401, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 402, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 81, 0, 8;
    %ix/load 3, 403, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 404, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 110, 0, 8;
    %ix/load 3, 405, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 406, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 407, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 408, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 409, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 410, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 411, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 412, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 413, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 414, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 415, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 416, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 417, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 418, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 419, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 420, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 421, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 422, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 423, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 424, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 39, 0, 8;
    %ix/load 3, 425, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 426, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 427, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 428, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 113, 0, 8;
    %ix/load 3, 429, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 430, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 431, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 432, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 433, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 434, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 435, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 436, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 112, 0, 8;
    %ix/load 3, 437, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 438, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 439, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 440, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 441, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 442, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 443, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 13, 0, 8;
    %ix/load 3, 444, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 445, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 446, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 447, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 448, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 449, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 450, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 451, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 452, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 453, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 454, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 455, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 456, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 457, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 458, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 459, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 41, 0, 8;
    %ix/load 3, 460, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 461, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 462, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 463, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 464, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 465, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 466, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 467, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 468, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 469, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 470, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 471, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 472, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 473, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 474, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 82, 0, 8;
    %ix/load 3, 475, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 476, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 477, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 478, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 479, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 480, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 481, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 482, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 483, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 484, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 485, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 486, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 487, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 488, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 489, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 490, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 491, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 492, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 493, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 494, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 495, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 496, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 497, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 498, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 499, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 500, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 501, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 502, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 503, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 504, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 505, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 506, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 89, 0, 8;
    %ix/load 3, 507, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 508, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 509, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 510, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 511, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 512, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 513, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 93, 0, 8;
    %ix/load 3, 514, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 85, 0, 8;
    %ix/load 3, 515, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 77, 0, 8;
    %ix/load 3, 516, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 81, 0, 8;
    %ix/load 3, 517, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 46, 0, 8;
    %ix/load 3, 518, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 519, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 520, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 124, 0, 8;
    %ix/load 3, 521, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 522, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 523, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 524, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 124, 0, 8;
    %ix/load 3, 525, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 526, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 527, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 528, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 529, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 530, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 531, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 532, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 533, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 534, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 535, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 536, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 537, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 538, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 539, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 540, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 541, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 542, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 543, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 544, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 545, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 546, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 547, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 548, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 549, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 550, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 551, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 552, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 553, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 554, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 555, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 93, 0, 8;
    %ix/load 3, 556, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 557, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 558, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 559, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 560, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 561, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 562, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 563, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 29, 0, 8;
    %ix/load 3, 564, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 565, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 566, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 567, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 568, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 569, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 570, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 571, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 572, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 58, 0, 8;
    %ix/load 3, 573, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 574, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 575, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 576, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 577, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 578, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 579, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 580, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 581, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 582, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 583, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 584, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 585, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 586, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 587, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 588, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 589, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 590, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 591, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 592, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 593, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 594, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 595, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 596, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 597, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 598, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 599, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 600, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 601, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 602, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 603, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 604, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 605, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 606, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 607, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 608, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 609, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 610, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 611, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 612, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 613, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 614, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 615, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 616, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 617, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 618, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 619, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 620, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 621, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 622, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 623, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 624, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 625, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 626, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 627, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 17, 0, 8;
    %ix/load 3, 628, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 629, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 630, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 631, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 632, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 633, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 634, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 635, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 636, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 637, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 638, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 639, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 640, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 641, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 642, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 643, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 644, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 645, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 646, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 647, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 648, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 649, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 650, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 651, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 652, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 82, 0, 8;
    %ix/load 3, 653, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 76, 0, 8;
    %ix/load 3, 654, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 655, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 656, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 657, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 658, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 659, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 660, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 105, 0, 8;
    %ix/load 3, 661, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 70, 0, 8;
    %ix/load 3, 662, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 663, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 102, 0, 8;
    %ix/load 3, 664, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 665, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 666, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 667, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 668, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 669, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 51, 0, 8;
    %ix/load 3, 670, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 671, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 672, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 673, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 674, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 675, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 676, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 677, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 678, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 679, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 680, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 681, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 682, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 683, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 684, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 685, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 686, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 687, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 688, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 15, 0, 8;
    %ix/load 3, 689, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 49, 0, 8;
    %ix/load 3, 690, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 691, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 49, 0, 8;
    %ix/load 3, 692, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 15, 0, 8;
    %ix/load 3, 693, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 694, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 695, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 696, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 697, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 698, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 699, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 700, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 31, 0, 8;
    %ix/load 3, 701, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 702, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 703, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 704, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 705, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 706, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 707, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 708, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 709, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 710, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 711, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 712, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 713, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 714, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 120, 0, 8;
    %ix/load 3, 715, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 716, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 717, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 718, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 719, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 720, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 721, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 81, 0, 8;
    %ix/load 3, 722, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 723, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 69, 0, 8;
    %ix/load 3, 724, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 725, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 726, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 727, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 728, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 729, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 730, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 731, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 732, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 733, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 734, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 735, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 736, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 737, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 738, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 739, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 740, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 741, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 742, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 743, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 744, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 745, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 746, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 747, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 748, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 749, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 750, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 751, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 752, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 753, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 754, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 755, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 756, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 757, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 758, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 759, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 760, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 761, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 762, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 763, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 764, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 765, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 766, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 767, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 768, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 769, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 770, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 771, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 772, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 773, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 774, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 775, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 776, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 52, 0, 8;
    %ix/load 3, 777, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 778, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 779, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 780, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 781, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 782, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 783, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 784, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 785, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 786, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 787, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 788, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 789, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 790, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 791, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 792, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 793, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 794, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 795, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 796, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 797, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 798, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 799, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 800, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 801, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 802, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 803, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 804, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 805, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 806, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 807, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 808, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 809, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 810, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 811, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 812, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 813, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 814, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 815, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 816, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 817, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 818, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 819, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 820, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 821, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 822, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 823, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 824, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 38, 0, 8;
    %ix/load 3, 825, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 826, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 827, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 828, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 829, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 830, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 831, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 832, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 833, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 834, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 835, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 836, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 120, 0, 8;
    %ix/load 3, 837, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 838, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 839, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 840, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 841, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 842, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 125, 0, 8;
    %ix/load 3, 843, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 844, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 845, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 846, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 847, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 848, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 849, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 850, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 851, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 61, 0, 8;
    %ix/load 3, 852, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 853, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 854, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 855, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 856, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 857, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 858, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 859, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 860, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 861, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 862, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 863, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 864, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 865, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 866, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 867, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 868, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 869, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 870, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 871, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 872, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 873, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 874, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 124, 0, 8;
    %ix/load 3, 875, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 876, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 877, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 878, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 879, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 880, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 881, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 882, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 883, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 884, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 124, 0, 8;
    %ix/load 3, 885, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 886, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 887, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 888, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 889, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 890, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 891, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 892, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 893, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 894, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 895, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 896, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 897, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 898, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 899, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 900, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 901, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 902, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 903, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 904, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 905, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 906, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 907, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 73, 0, 8;
    %ix/load 3, 908, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 909, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 910, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 911, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 912, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 913, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 914, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 915, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 916, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 917, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 918, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 919, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 920, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 100, 0, 8;
    %ix/load 3, 921, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 922, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 923, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 924, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 925, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 926, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 927, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 928, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 929, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 63, 0, 8;
    %ix/load 3, 930, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 931, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 68, 0, 8;
    %ix/load 3, 932, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 933, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 934, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 935, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 936, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 937, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 938, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 939, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 940, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 941, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 942, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 943, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 944, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 945, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 946, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 947, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 948, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 949, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 950, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 951, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 952, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 953, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 954, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 955, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 956, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 957, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 958, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 959, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 960, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 961, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 962, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 963, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 20, 0, 8;
    %ix/load 3, 964, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 965, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 66, 0, 8;
    %ix/load 3, 966, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 967, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 968, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 969, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 69, 0, 8;
    %ix/load 3, 970, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 971, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 972, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 973, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 974, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 975, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 976, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 70, 0, 8;
    %ix/load 3, 977, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 978, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 82, 0, 8;
    %ix/load 3, 979, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 74, 0, 8;
    %ix/load 3, 980, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 70, 0, 8;
    %ix/load 3, 981, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 98, 0, 8;
    %ix/load 3, 982, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 983, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 984, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 985, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 986, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 987, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 988, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 989, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 990, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 991, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 992, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 993, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 994, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 127, 0, 8;
    %ix/load 3, 995, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 996, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 997, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 998, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1002, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 1003, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 54, 0, 8;
    %ix/load 3, 1004, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 1005, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1006, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1007, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1008, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 1009, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 1010, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 1011, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 1012, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 1013, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 24, 0, 8;
    %ix/load 3, 1014, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1015, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 170, 0, 8;
    %ix/load 3, 1016, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 85, 0, 8;
    %ix/load 3, 1017, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 170, 0, 8;
    %ix/load 3, 1018, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 85, 0, 8;
    %ix/load 3, 1019, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 170, 0, 8;
    %ix/load 3, 1020, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 85, 0, 8;
    %ix/load 3, 1021, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 170, 0, 8;
    %ix/load 3, 1022, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 85, 0, 8;
    %ix/load 3, 1023, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1024, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1025, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1026, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1027, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1028, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1029, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1030, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1031, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1032, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1033, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1034, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1035, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1036, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1037, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1038, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1039, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1040, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1041, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1042, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1043, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1044, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1045, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1046, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1047, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1048, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1049, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1050, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1051, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1052, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1053, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1054, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1055, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1056, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1057, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1058, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1059, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1060, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1061, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1062, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1063, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1064, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1065, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1066, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1067, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1068, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1069, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1070, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1071, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1072, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1073, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1074, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1075, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1076, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1077, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1078, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1079, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1080, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1081, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1082, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1083, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1084, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1085, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1086, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1087, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1088, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1089, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1090, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1091, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1092, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1093, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1094, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1095, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1096, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1097, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1098, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1099, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1128, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1129, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1130, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1131, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1132, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1133, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1134, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1135, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1136, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1137, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1138, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1139, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1140, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1141, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1142, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1143, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1144, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1145, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1146, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1147, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1148, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1149, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1150, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1151, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1152, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1153, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1154, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1155, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1156, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1157, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1158, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1159, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1160, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1161, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1162, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1163, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1164, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1165, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1166, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1167, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1168, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1169, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1170, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1171, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1172, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1173, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1174, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1175, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1176, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1177, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1178, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1179, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1180, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1181, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1182, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1183, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1184, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1185, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1186, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1187, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1188, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1189, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1190, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1191, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1192, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1193, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1194, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1195, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1196, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1197, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1198, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1199, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1200, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1201, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1202, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1203, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1204, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1205, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1206, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1207, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1208, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1209, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1210, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1211, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1212, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1213, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1214, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1215, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1216, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1217, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1218, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1219, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1220, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1221, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1222, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1223, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1224, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1225, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1226, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1227, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1228, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1229, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1230, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1231, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1232, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1233, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1234, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1235, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1236, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1237, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1238, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1239, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1240, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1241, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1242, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1243, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1244, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1245, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1246, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1247, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1248, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1249, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1250, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1251, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1252, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1253, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1256, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1257, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1258, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1259, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1260, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1261, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1262, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1263, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1264, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1265, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1266, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1267, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1268, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1269, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1270, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1271, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1272, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1273, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1274, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1275, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1276, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1277, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1278, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1279, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1280, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1281, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1282, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1283, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1284, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1285, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1286, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1287, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1288, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1289, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1290, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1291, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1292, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1293, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1294, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1295, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1296, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1297, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1298, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1299, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1300, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1301, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1302, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1303, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1304, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1305, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1306, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1307, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1308, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1309, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1310, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1311, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1312, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1313, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1314, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1315, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1316, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1317, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1318, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1319, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1320, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1321, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1322, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1323, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1324, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1325, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1326, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1327, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1328, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1329, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1330, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1331, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1332, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1333, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1334, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1335, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1336, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1337, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1338, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1339, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1340, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1341, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1342, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1343, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1344, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1345, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1346, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1347, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1348, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1349, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1350, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1351, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1352, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1353, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1354, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1355, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1356, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1357, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1358, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1359, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1360, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1361, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1362, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1363, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1364, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1365, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1366, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1367, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1368, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1369, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1370, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1371, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1372, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1373, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1374, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1375, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1376, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1377, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1378, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1379, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1380, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1381, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1382, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1383, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1384, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1385, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1386, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1387, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1388, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1389, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1390, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1391, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1392, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1393, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1394, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1395, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1396, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1397, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1398, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1399, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1400, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1401, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1402, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1403, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1404, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1405, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1406, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1407, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1408, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1409, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1410, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1411, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1412, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1413, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1414, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1415, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1416, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1417, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1418, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1419, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1420, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1421, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1422, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1423, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1424, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1425, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1426, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1427, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1428, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1429, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1430, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1431, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1432, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1433, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1434, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1435, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1436, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1437, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1438, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1439, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1440, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1441, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1442, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1443, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1444, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1445, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1446, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1447, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1448, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1449, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1450, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1451, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1452, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1453, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1454, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1455, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1456, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1457, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1458, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1459, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1460, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1461, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1462, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1463, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1464, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1465, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1466, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1467, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1468, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1469, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1470, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1471, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1472, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1473, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1474, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1475, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1476, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1477, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1478, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1479, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1480, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1481, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1482, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1483, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1484, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1485, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1486, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1487, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1488, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1489, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1490, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1491, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1492, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1493, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1494, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1495, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1496, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1497, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1498, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1499, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1500, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1501, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1502, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1503, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1504, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1505, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1506, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1507, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1508, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1509, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1510, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1511, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1512, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1513, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1514, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1515, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1516, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1517, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1518, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1519, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1520, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1521, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1522, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1523, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1524, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1525, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1526, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1527, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1528, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1529, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1530, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1531, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1532, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1533, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1534, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1535, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1536, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1537, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1538, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1539, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1540, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1541, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1542, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1543, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1544, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1545, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1546, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1547, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1548, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1549, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1550, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1551, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1552, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1553, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1554, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1555, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1556, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1557, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1558, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1559, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1560, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1561, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1562, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1563, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1564, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1565, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1566, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1567, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1568, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1569, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1570, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1571, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1572, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1573, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1574, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1575, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1576, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1577, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1578, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1579, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1580, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1581, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1582, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1583, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1584, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1585, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1586, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1587, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1588, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1589, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1590, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1591, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1592, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1593, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1594, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1595, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1596, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1597, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1598, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1599, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1600, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1601, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1602, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1603, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1604, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1605, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1606, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1607, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1608, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1609, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1610, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1611, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1612, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1613, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1614, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1615, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1616, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1617, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1618, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1619, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1620, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1621, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1622, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1623, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1624, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1625, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1626, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1627, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1628, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1629, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1630, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1631, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1632, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1633, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1634, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1635, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1636, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1637, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1638, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1639, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1640, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1641, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1642, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1643, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1644, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1645, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1646, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1647, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1648, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1649, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1650, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1651, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1652, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1653, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1654, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1655, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1656, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1657, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1658, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1659, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1660, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1661, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1662, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1663, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1664, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1665, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1666, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1667, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1668, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1669, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1670, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1671, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1672, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1673, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1674, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1675, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1676, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1677, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1678, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1679, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1680, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1681, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1682, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1683, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1684, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1685, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1686, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1687, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1688, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1689, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1690, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1691, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1692, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1693, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1694, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1695, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1696, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1697, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1698, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1699, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1700, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1701, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1702, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1703, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1704, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1705, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1706, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1707, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1708, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1709, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1710, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1711, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1712, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1713, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1714, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1715, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1716, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1717, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1718, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1719, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1720, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1721, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1722, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1723, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1724, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1725, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1726, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1727, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1728, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1729, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1730, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1731, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1732, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1733, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1734, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1735, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1736, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1737, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1738, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1739, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1740, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1741, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1742, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1743, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1744, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1745, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1746, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1747, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1748, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1749, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1750, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1751, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1752, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1753, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1754, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1755, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1756, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1757, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1758, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1759, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1760, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1761, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1762, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1763, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1764, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1765, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1766, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1767, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1768, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1769, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1770, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1771, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1772, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1773, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1774, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1775, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1776, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1777, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1778, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1779, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1780, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1781, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1782, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1783, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1784, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1785, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1786, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1787, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1788, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1789, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1790, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1791, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1792, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1793, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1794, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1795, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1796, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1797, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1798, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1799, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1800, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1801, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1802, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1803, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1804, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1805, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1806, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1807, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1808, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1809, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1810, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1811, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1812, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1813, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1814, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1815, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1816, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1817, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1818, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1819, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1820, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1821, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1822, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1823, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1824, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1825, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1826, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1827, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1828, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1829, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1830, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1831, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1832, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1833, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1834, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1835, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1836, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1837, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1838, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1839, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1840, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1841, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1842, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1843, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1844, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1845, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1846, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1847, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1848, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1849, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1850, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1851, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1852, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1853, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1854, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1855, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1856, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1857, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1858, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1859, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1860, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1861, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1862, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1863, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1864, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1865, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1866, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1867, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1868, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1869, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1870, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1871, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1872, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1873, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1874, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1875, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1876, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1877, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1878, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1879, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1880, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1881, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1882, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1883, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1884, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1885, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1886, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1887, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1888, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1889, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1890, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1891, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1892, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1893, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1894, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1895, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1896, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1897, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1898, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1899, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1900, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1901, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1902, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1903, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1904, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1905, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1906, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1907, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1908, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1909, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1910, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1911, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1912, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1913, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1914, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1915, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1916, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1917, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1918, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1919, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1920, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1921, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1922, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1923, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1924, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1925, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1926, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1927, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1928, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1929, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1930, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1931, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1932, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1933, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1934, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1935, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1936, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1937, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1938, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1939, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1940, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1941, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1942, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1943, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1944, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1945, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1946, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1947, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1948, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1949, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1950, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1951, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1952, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1953, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1954, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1955, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1956, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1957, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1958, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1959, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1960, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1961, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1962, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1963, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1964, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1965, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1966, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1967, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1968, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1969, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1970, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1971, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1972, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1973, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1974, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1975, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1976, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1977, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1978, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1979, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1980, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1981, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1982, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1983, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1984, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1985, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1986, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1987, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1988, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1989, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1990, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1991, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1992, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1993, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1994, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1995, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1996, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1997, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1998, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2002, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2003, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2004, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2005, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2006, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2007, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2008, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2009, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2010, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2011, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2012, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2013, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2014, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2015, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2016, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2017, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2018, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2019, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2020, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2021, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2022, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2023, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2024, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2025, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2026, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2027, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2028, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2029, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2030, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2031, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2032, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2033, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2034, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2035, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2036, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2037, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2038, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2039, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2040, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2041, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2042, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2043, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2044, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2045, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2046, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2047, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6a970, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fa8d5c6a180;
T_30 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c6e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6d8b0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6d800_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6da10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c6e650_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x7fa8d5c6e1d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c6e8f0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa8d5c6eab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c6ea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6e980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6dfb0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fa8d5c6de90_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_30.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_30.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_30.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_30.11, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_30.12, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_30.13, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_30.14, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_30.15, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_30.16, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_30.17, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_30.18, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_30.19, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_30.20, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_30.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_30.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_30.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_30.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_30.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_30.26, 6;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.2 ;
    %load/vec4 v0x7fa8d5c6e2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.29, 8;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fa8d5c6d8b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa8d5c6eab0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c6ea10_0, 0;
T_30.29 ;
    %jmp T_30.28;
T_30.3 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 14, 0, 5;
    %assign/vec4 v0x7fa8d5c6da10_0, 0;
    %pushi/vec4 63, 0, 32;
    %store/vec4 v0x7fa8d5c6e410_0, 0, 32;
T_30.31 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa8d5c6e410_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_30.32, 5;
    %load/vec4 v0x7fa8d5c6db20_0;
    %load/vec4 v0x7fa8d5c6e410_0;
    %muli 8, 0, 32;
    %part/s 7;
    %pad/u 8;
    %pushi/vec4 63, 0, 33;
    %load/vec4 v0x7fa8d5c6e410_0;
    %pad/s 33;
    %sub;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa8d5c6de00, 0, 4;
    %load/vec4 v0x7fa8d5c6e410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fa8d5c6e410_0, 0, 32;
    %jmp T_30.31;
T_30.32 ;
    %jmp T_30.28;
T_30.4 ;
    %load/vec4 v0x7fa8d5c6e2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.33, 8;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.34;
T_30.33 ;
    %pushi/vec4 100, 0, 12;
    %assign/vec4 v0x7fa8d5c6e1d0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 13, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
T_30.34 ;
    %jmp T_30.28;
T_30.5 ;
    %load/vec4 v0x7fa8d5c6eab0_0;
    %pad/u 35;
    %muli 16, 0, 35;
    %load/vec4 v0x7fa8d5c6ea10_0;
    %pad/u 35;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fa8d5c6de00, 4;
    %assign/vec4 v0x7fa8d5c6e8f0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %load/vec4 v0x7fa8d5c6ea10_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_30.35, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa8d5c6ea10_0, 0;
    %load/vec4 v0x7fa8d5c6eab0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x7fa8d5c6eab0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x7fa8d5c6d800_0, 0;
    %load/vec4 v0x7fa8d5c6eab0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_30.37, 4;
    %load/vec4 v0x7fa8d5c6da10_0;
    %assign/vec4 v0x7fa8d5c6d8b0_0, 0;
    %jmp T_30.38;
T_30.37 ;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fa8d5c6d8b0_0, 0;
T_30.38 ;
    %jmp T_30.36;
T_30.35 ;
    %load/vec4 v0x7fa8d5c6ea10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fa8d5c6ea10_0, 0;
    %pushi/vec4 18, 0, 5;
    %assign/vec4 v0x7fa8d5c6d800_0, 0;
T_30.36 ;
    %jmp T_30.28;
T_30.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6e980_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.7 ;
    %pushi/vec4 34, 0, 8;
    %assign/vec4 v0x7fa8d5c6e650_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.8 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x7fa8d5c6eab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fa8d5c6e650_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fa8d5c6e650_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.10 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fa8d5c6e650_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c6e980_0, 0;
    %load/vec4 v0x7fa8d5c6d8b0_0;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.12 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 0, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 20, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.13 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 1, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 21, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.14 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 2, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 22, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.15 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 3, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.16 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 4, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.17 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 5, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 25, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.18 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 6, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.19 ;
    %load/vec4 v0x7fa8d5c6e8f0_0;
    %concati/vec4 7, 0, 3;
    %assign/vec4 v0x7fa8d5c6e840_0, 0;
    %pushi/vec4 27, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %load/vec4 v0x7fa8d5c6d800_0;
    %assign/vec4 v0x7fa8d5c6d960_0, 0;
    %jmp T_30.28;
T_30.20 ;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.21 ;
    %load/vec4 v0x7fa8d5c6e260_0;
    %assign/vec4 v0x7fa8d5c6e650_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c6e6e0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.23 ;
    %load/vec4 v0x7fa8d5c6e790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.39, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
T_30.39 ;
    %jmp T_30.28;
T_30.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa8d5c6dfb0_0, 0;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.25 ;
    %load/vec4 v0x7fa8d5c6e040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.41, 8;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
T_30.41 ;
    %jmp T_30.28;
T_30.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c6dfb0_0, 0;
    %load/vec4 v0x7fa8d5c6d960_0;
    %assign/vec4 v0x7fa8d5c6de90_0, 0;
    %jmp T_30.28;
T_30.28 ;
    %pop/vec4 1;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fa8d5c69e60;
T_31 ;
    %wait E_0x7fa8d5c6ae40;
    %load/vec4 v0x7fa8d5c746f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa8d5c73b60_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7fa8d5c73b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa8d5c73b60_0, 0;
    %jmp T_31.7;
T_31.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fa8d5c73b60_0, 0;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x7fa8d5c741e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa8d5c73b60_0, 0;
T_31.8 ;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x7fa8d5c73da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fa8d5c73b60_0, 0;
T_31.10 ;
    %jmp T_31.7;
T_31.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fa8d5c73b60_0, 0;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fa8d5c695a0;
T_32 ;
    %wait E_0x7fa8d5c68970;
    %load/vec4 v0x7fa8d5c69bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 2428693706, 0, 33;
    %concati/vec4 2172944793, 0, 33;
    %concati/vec4 3585639552, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 2155905152, 0, 32;
    %concati/vec4 538976288, 0, 30;
    %assign/vec4 v0x7fa8d5c69820_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fa8d5c69c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7fa8d5c69d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_32.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_32.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_32.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_32.14, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_32.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_32.16, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_32.17, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_32.18, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_32.32, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_32.33, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_32.34, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_32.35, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_32.36, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_32.37, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_32.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_32.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_32.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_32.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_32.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_32.43, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_32.44, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_32.49, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_32.51, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_32.52, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 6;
    %cmp/u;
    %jmp/1 T_32.53, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_32.54, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_32.55, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 6;
    %cmp/u;
    %jmp/1 T_32.56, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 6;
    %cmp/u;
    %jmp/1 T_32.57, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 6;
    %cmp/u;
    %jmp/1 T_32.58, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_32.59, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 6;
    %cmp/u;
    %jmp/1 T_32.60, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 6;
    %cmp/u;
    %jmp/1 T_32.61, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 6;
    %cmp/u;
    %jmp/1 T_32.62, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 6;
    %cmp/u;
    %jmp/1 T_32.63, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 6;
    %cmp/u;
    %jmp/1 T_32.64, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 6;
    %cmp/u;
    %jmp/1 T_32.65, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 6;
    %cmp/u;
    %jmp/1 T_32.66, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_32.67, 6;
    %jmp T_32.68;
T_32.4 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 504, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.5 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 496, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.6 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 488, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.7 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 480, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.8 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 472, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.9 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 464, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.10 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 456, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.11 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 448, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.12 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 440, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.13 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 432, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.14 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 424, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.15 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 416, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.16 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 408, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.17 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 400, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.18 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 392, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.19 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 384, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.20 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 376, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.21 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 368, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.22 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 360, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.23 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 352, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.24 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 344, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.25 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 336, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.26 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 328, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.27 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 320, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.28 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 312, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.29 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 304, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.30 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 296, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.31 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 288, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.32 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 280, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.33 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 272, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.34 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 264, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.35 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 256, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.36 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 248, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.37 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 240, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.38 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 232, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.39 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 224, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.40 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 216, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.41 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 208, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.42 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 200, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.43 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 192, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.44 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 184, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.45 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 176, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.46 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 168, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.47 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 160, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.48 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 152, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.49 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 144, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.50 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 136, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.51 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.52 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 120, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.53 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 112, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.54 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 104, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.55 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.56 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 88, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.57 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 80, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.58 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.59 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.60 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.61 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.62 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.63 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.64 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.65 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.66 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.67 ;
    %load/vec4 v0x7fa8d5c69980_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fa8d5c69820_0, 4, 5;
    %jmp T_32.68;
T_32.68 ;
    %pop/vec4 1;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fa8d5c691c0;
T_33 ;
    %wait E_0x7fa8d5c5df80;
    %load/vec4 v0x7fa8d5c75010_0;
    %assign/vec4 v0x7fa8d5c754c0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fa8d5c4b4b0;
T_34 ;
    %wait E_0x7fa8d5c65dd0;
    %load/vec4 v0x7fa8d5c7d7c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %pushi/vec4 44, 0, 8;
    %assign/vec4 v0x7fa8d5c7d850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa8d5c7d730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa8d5c7f810_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fa8d5c7e8c0_0;
    %cmpi/e 63, 0, 6;
    %jmp/0xz  T_34.2, 4;
    %load/vec4 v0x7fa8d5c7dd90_0;
    %assign/vec4 v0x7fa8d5c7d850_0, 0;
    %load/vec4 v0x7fa8d5c7d730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fa8d5c7f810_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x7fa8d5c7d730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fa8d5c7d730_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fa8d5c4b4b0;
T_35 ;
    %vpi_call 3 287 "$monitor", "sysclk = %d, count = %d, pc_d = %d, op_d = %d, r9(55) = %d, dm576(987) = %d, dm900(97) = %d, dm532(315) = %h, data_oled = %h, total = %d", v0x7fa8d5c7f780_0, v0x7fa8d5c7d730_0, v0x7fa8d5c7edd0_0, v0x7fa8d5c7e830_0, v0x7fa8d5c7f0a0_0, v0x7fa8d5c7d9b0_0, v0x7fa8d5c7da40_0, v0x7fa8d5c7d920_0, v0x7fa8d5c7d850_0, v0x7fa8d5c7f810_0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_0x7fa8d5c03340;
T_36 ;
    %vpi_call 2 51 "$dumpfile", "sim3_pipe.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa8d5c7fe00_0, 0;
    %end;
    .thread T_36;
    .scope S_0x7fa8d5c03340;
T_37 ;
    %delay 5000, 0;
    %load/vec4 v0x7fa8d5c7fe00_0;
    %inv;
    %assign/vec4 v0x7fa8d5c7fe00_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fa8d5c03340;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa8d5c80550_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa8d5c80550_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa8d5c80550_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa8d5c7fd70_0, 0, 32;
    %fork TD_testbench.wait_posedge_clk, S_0x7fa8d5c7fbb0;
    %join;
T_38.0 ;
    %load/vec4 v0x7fa8d5c80440_0;
    %nand/r;
    %flag_set/vec4 8;
    %jmp/0xz T_38.1, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa8d5c7fd70_0, 0, 32;
    %fork TD_testbench.wait_posedge_clk, S_0x7fa8d5c7fbb0;
    %join;
    %jmp T_38.0;
T_38.1 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fa8d5c7fd70_0, 0, 32;
    %fork TD_testbench.wait_posedge_clk, S_0x7fa8d5c7fbb0;
    %join;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "processor.v";
    "alu.v";
    "choice.v";
    "data_mem.v";
    "de_reg.v";
    "decoder.v";
    "display_top.v";
    "char_test.v";
    "oled_ctrl.v";
    "oled_exam.v";
    "char_rom.v";
    "delay_gen.v";
    "spi_ctrl.v";
    "oled_init.v";
    "ew_reg.v";
    "fd_reg.v";
    "fetch.v";
    "pc.v";
    "reg_file.v";
    "stopper.v";
