ISim log file
Running: D:\Verilog\MyVerilog\OrUsingMux\OrMux_Testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Verilog/MyVerilog/OrUsingMux/OrMux_Testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Verilog/MyVerilog/OrUsingMux/OrUsingMux.v" Line 21.  For instance uut/Mux1/, width 2 of formal port A is not equal to width 1 of actual signal A.
WARNING: File "D:/Verilog/MyVerilog/OrUsingMux/OrUsingMux.v" Line 21.  For instance uut/Mux1/, width 2 of formal port B is not equal to width 1 of actual signal B.
WARNING: File "D:/Verilog/MyVerilog/OrUsingMux/OrUsingMux.v" Line 21.  For instance uut/Mux1/, width 2 of formal port Y is not equal to width 1 of actual signal Out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
