{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576551690621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576551690621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 11:01:30 2019 " "Processing started: Tue Dec 17 11:01:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576551690621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576551690621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clockTopLever -c clockTopLever " "Command: quartus_map --read_settings_files=on --write_settings_files=off clockTopLever -c clockTopLever" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576551690621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576551691023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktoplever.vhd 16 8 " "Found 16 design units, including 8 entities, in source file clocktoplever.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockTopLever-BHV " "Found design unit 1: clockTopLever-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DECODER-BHV " "Found design unit 2: DECODER-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 192 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 COUNTER_10-BHV " "Found design unit 3: COUNTER_10-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 DIV_FREQUENCE-BHV " "Found design unit 4: DIV_FREQUENCE-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 COUNTER6-BHV " "Found design unit 5: COUNTER6-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 331 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 COUNTER3-BHV " "Found design unit 6: COUNTER3-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 359 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 COUNTER24-BHV " "Found design unit 7: COUNTER24-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 385 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 KEY_DELAY-BHV " "Found design unit 8: KEY_DELAY-BHV" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockTopLever " "Found entity 1: clockTopLever" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "2 DECODER " "Found entity 2: DECODER" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "3 COUNTER_10 " "Found entity 3: COUNTER_10" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "4 DIV_FREQUENCE " "Found entity 4: DIV_FREQUENCE" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "5 COUNTER6 " "Found entity 5: COUNTER6" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "6 COUNTER3 " "Found entity 6: COUNTER3" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "7 COUNTER24 " "Found entity 7: COUNTER24" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""} { "Info" "ISGN_ENTITY_NAME" "8 KEY_DELAY " "Found entity 8: KEY_DELAY" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576551705661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clockTopLever " "Elaborating entity \"clockTopLever\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576551705708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_10ms clockTopLever.vhd(56) " "Verilog HDL or VHDL warning at clockTopLever.vhd(56): object \"clk_10ms\" assigned a value but never read" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEL_2 clockTopLever.vhd(60) " "Verilog HDL or VHDL warning at clockTopLever.vhd(60): object \"SEL_2\" assigned a value but never read" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SET_ADD clockTopLever.vhd(77) " "VHDL warning at clockTopLever.vhd(77): sensitivity list already contains SET_ADD" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter clockTopLever.vhd(77) " "VHDL Process Statement warning at clockTopLever.vhd(77): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter clockTopLever.vhd(97) " "VHDL Process Statement warning at clockTopLever.vhd(97): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NO_JITTER clockTopLever.vhd(94) " "VHDL Process Statement warning at clockTopLever.vhd(94): inferring latch(es) for signal or variable \"NO_JITTER\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_SET1 clockTopLever.vhd(146) " "VHDL Process Statement warning at clockTopLever.vhd(146): signal \"SWITCH_SET1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL_1 clockTopLever.vhd(147) " "VHDL Process Statement warning at clockTopLever.vhd(147): signal \"SEL_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SWITCH_SET1 clockTopLever.vhd(160) " "VHDL Process Statement warning at clockTopLever.vhd(160): signal \"SWITCH_SET1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SEL_1 clockTopLever.vhd(161) " "VHDL Process Statement warning at clockTopLever.vhd(161): signal \"SEL_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin1 clockTopLever.vhd(144) " "VHDL Process Statement warning at clockTopLever.vhd(144): inferring latch(es) for signal or variable \"E_pin1\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin2 clockTopLever.vhd(144) " "VHDL Process Statement warning at clockTopLever.vhd(144): inferring latch(es) for signal or variable \"E_pin2\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin3 clockTopLever.vhd(144) " "VHDL Process Statement warning at clockTopLever.vhd(144): inferring latch(es) for signal or variable \"E_pin3\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_pin4 clockTopLever.vhd(144) " "VHDL Process Statement warning at clockTopLever.vhd(144): inferring latch(es) for signal or variable \"E_pin4\", which holds its previous value in one or more paths through the process" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin4 clockTopLever.vhd(144) " "Inferred latch for \"E_pin4\" at clockTopLever.vhd(144)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin3 clockTopLever.vhd(144) " "Inferred latch for \"E_pin3\" at clockTopLever.vhd(144)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin2 clockTopLever.vhd(144) " "Inferred latch for \"E_pin2\" at clockTopLever.vhd(144)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_pin1 clockTopLever.vhd(144) " "Inferred latch for \"E_pin1\" at clockTopLever.vhd(144)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NO_JITTER clockTopLever.vhd(94) " "Inferred latch for \"NO_JITTER\" at clockTopLever.vhd(94)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[0\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[1\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[2\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[3\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[4\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[5\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[6\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[7\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[8\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[9\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[10\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[11\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[12\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[13\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[14\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[15\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[16\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[17\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[18\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] clockTopLever.vhd(77) " "Inferred latch for \"counter\[19\]\" at clockTopLever.vhd(77)" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576551705708 "|clockTopLever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_FREQUENCE DIV_FREQUENCE:u1 " "Elaborating entity \"DIV_FREQUENCE\" for hierarchy \"DIV_FREQUENCE:u1\"" {  } { { "clockTopLever.vhd" "u1" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576551705708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER_10 COUNTER_10:u2 " "Elaborating entity \"COUNTER_10\" for hierarchy \"COUNTER_10:u2\"" {  } { { "clockTopLever.vhd" "u2" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576551705723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER6 COUNTER6:u3 " "Elaborating entity \"COUNTER6\" for hierarchy \"COUNTER6:u3\"" {  } { { "clockTopLever.vhd" "u3" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576551705723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clockTopLever.vhd(337) " "VHDL Process Statement warning at clockTopLever.vhd(337): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705723 "|clockTopLever|COUNTER6:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER24 COUNTER24:u4 " "Elaborating entity \"COUNTER24\" for hierarchy \"COUNTER24:u4\"" {  } { { "clockTopLever.vhd" "u4" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576551705723 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CO clockTopLever.vhd(383) " "VHDL Signal Declaration warning at clockTopLever.vhd(383): used implicit default value for signal \"CO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 383 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1576551705723 "|clockTopLever|COUNTER24:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clockTopLever.vhd(394) " "VHDL Process Statement warning at clockTopLever.vhd(394): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705723 "|clockTopLever|COUNTER24:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_1 clockTopLever.vhd(395) " "VHDL Process Statement warning at clockTopLever.vhd(395): signal \"reset_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705723 "|clockTopLever|COUNTER24:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clockTopLever.vhd(410) " "VHDL Process Statement warning at clockTopLever.vhd(410): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705723 "|clockTopLever|COUNTER24:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_1 clockTopLever.vhd(411) " "VHDL Process Statement warning at clockTopLever.vhd(411): signal \"reset_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1576551705723 "|clockTopLever|COUNTER24:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_DELAY KEY_DELAY:u5 " "Elaborating entity \"KEY_DELAY\" for hierarchy \"KEY_DELAY:u5\"" {  } { { "clockTopLever.vhd" "u5" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576551705723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:u7 " "Elaborating entity \"DECODER\" for hierarchy \"DECODER:u7\"" {  } { { "clockTopLever.vhd" "u7" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576551705723 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 114 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1576551705924 "|clockTopLever|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 110 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1576551705924 "|clockTopLever|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1576551705924 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin1\$latch " "Latch E_pin1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576551706262 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576551706262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin2\$latch " "Latch E_pin2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576551706262 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576551706262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin3\$latch " "Latch E_pin3\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576551706262 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576551706262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "E_pin4\$latch " "Latch E_pin4\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEMORY\[0\] " "Ports D and ENA on the latch are fed by the same signal MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576551706262 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 144 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576551706262 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data_DSP\[7\] VCC " "Pin \"Data_DSP\[7\]\" is stuck at VCC" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576551706309 "|clockTopLever|Data_DSP[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576551706309 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576551706378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576551707414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576551707414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576551707586 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576551707586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576551707586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576551707586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576551707655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 11:01:47 2019 " "Processing ended: Tue Dec 17 11:01:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576551707655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576551707655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576551707655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576551707655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576551710757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576551710757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 11:01:49 2019 " "Processing started: Tue Dec 17 11:01:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576551710757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576551710757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clockTopLever -c clockTopLever " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clockTopLever -c clockTopLever" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576551710757 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576551710988 ""}
{ "Info" "0" "" "Project  = clockTopLever" {  } {  } 0 0 "Project  = clockTopLever" 0 0 "Fitter" 0 0 1576551710988 ""}
{ "Info" "0" "" "Revision = clockTopLever" {  } {  } 0 0 "Revision = clockTopLever" 0 0 "Fitter" 0 0 1576551710988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1576551711135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clockTopLever EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"clockTopLever\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576551711173 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576551711236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576551711236 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576551711632 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576551711791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576551711791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576551711791 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576551711791 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576551711804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576551711804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576551711804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576551711804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576551711804 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576551711804 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576551711812 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1576551712452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clockTopLever.sdc " "Synopsys Design Constraints File file not found: 'clockTopLever.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576551712452 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576551712452 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576551712468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576551712468 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576551712468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHZ~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50MHZ~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 398 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV_FREQUENCE:u1\|clk_ms  " "Automatically promoted node DIV_FREQUENCE:u1\|clk_ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY\[0\] " "Destination node MEMORY\[0\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 112 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY\[1\] " "Destination node MEMORY\[1\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 113 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER_MID\[3\] " "Destination node COUNTER_MID\[3\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 114 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER_MID\[4\] " "Destination node COUNTER_MID\[4\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 115 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER_MID\[5\] " "Destination node COUNTER_MID\[5\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 116 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER_MID\[6\] " "Destination node COUNTER_MID\[6\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 117 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER_MID\[7\] " "Destination node COUNTER_MID\[7\]" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 123 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV_FREQUENCE:u1\|sig_1us  " "Automatically promoted node DIV_FREQUENCE:u1\|sig_1us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_FREQUENCE:u1\|clk_us " "Destination node DIV_FREQUENCE:u1\|clk_us" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 251 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 261 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 96 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV_FREQUENCE:u1\|sig_10ms  " "Automatically promoted node DIV_FREQUENCE:u1\|sig_10ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 260 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 100 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DIV_FREQUENCE:u1\|sig_1ms  " "Automatically promoted node DIV_FREQUENCE:u1\|sig_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DIV_FREQUENCE:u1\|clk_ms " "Destination node DIV_FREQUENCE:u1\|clk_ms" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 248 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 258 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 98 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 176 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COUNTER_10:u2\|jin_wei  " "Automatically promoted node COUNTER_10:u2\|jin_wei " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "COUNTER24:u4\|jin_wei  " "Automatically promoted node COUNTER24:u4\|jin_wei " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER24:u4\|jin_wei~0 " "Destination node COUNTER24:u4\|jin_wei~0" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C_RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node C_RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER24:u4\|COUNTER_GE\[3\]~0 " "Destination node COUNTER24:u4\|COUNTER_GE\[3\]~0" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 396 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 252 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER_10:u2\|jin_wei " "Destination node COUNTER_10:u2\|jin_wei" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 228 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 61 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER24:u4\|jin_wei~0 " "Destination node COUNTER24:u4\|jin_wei~0" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 271 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER24:u4\|jin_wei~1 " "Destination node COUNTER24:u4\|jin_wei~1" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 272 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COUNTER6:u3\|jin_wei " "Destination node COUNTER6:u3\|jin_wei" {  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 338 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576551712499 ""}  } { { "clockTopLever.vhd" "" { Text "C:/Users/Administrator/Desktop/clockTopLever/clockTopLever.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 0 { 0 ""} 0 396 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576551712499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576551712784 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576551712784 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576551712784 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576551712806 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1576551712806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576551713508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576551713922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576551713952 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576551714773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576551714773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576551715169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Administrator/Desktop/clockTopLever/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576551715755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576551715755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576551716535 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576551716535 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576551716535 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.79 " "Total time spent on timing analysis during the Fitter is 0.79 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576551716557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576551716604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576551716758 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576551716820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576551716989 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576551717321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Desktop/clockTopLever/output_files/clockTopLever.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Desktop/clockTopLever/output_files/clockTopLever.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576551717607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5366 " "Peak virtual memory: 5366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576551718567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 11:01:58 2019 " "Processing ended: Tue Dec 17 11:01:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576551718567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576551718567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576551718567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576551718567 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576551720917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576551720933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 11:02:00 2019 " "Processing started: Tue Dec 17 11:02:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576551720933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576551720933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clockTopLever -c clockTopLever " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clockTopLever -c clockTopLever" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576551720933 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576551721953 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576551722004 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4750 " "Peak virtual memory: 4750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576551722500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 11:02:02 2019 " "Processing ended: Tue Dec 17 11:02:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576551722500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576551722500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576551722500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576551722500 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576551723148 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576551725611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576551725611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 11:02:04 2019 " "Processing started: Tue Dec 17 11:02:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576551725611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576551725611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clockTopLever -c clockTopLever " "Command: quartus_sta clockTopLever -c clockTopLever" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576551725611 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1576551725811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1576551725927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576551725980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576551725980 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1576551726150 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clockTopLever.sdc " "Synopsys Design Constraints File file not found: 'clockTopLever.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576551726243 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576551726243 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|clk_ms DIV_FREQUENCE:u1\|clk_ms " "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|clk_ms DIV_FREQUENCE:u1\|clk_ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHZ clk_50MHZ " "create_clock -period 1.000 -name clk_50MHZ clk_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|sig_1us DIV_FREQUENCE:u1\|sig_1us " "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|sig_1us DIV_FREQUENCE:u1\|sig_1us" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|sig_10ms DIV_FREQUENCE:u1\|sig_10ms " "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|sig_10ms DIV_FREQUENCE:u1\|sig_10ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|sig_1ms DIV_FREQUENCE:u1\|sig_1ms " "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|sig_1ms DIV_FREQUENCE:u1\|sig_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|clk_second DIV_FREQUENCE:u1\|clk_second " "create_clock -period 1.000 -name DIV_FREQUENCE:u1\|clk_second DIV_FREQUENCE:u1\|clk_second" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY_DELAY:u5\|KEY_OUT KEY_DELAY:u5\|KEY_OUT " "create_clock -period 1.000 -name KEY_DELAY:u5\|KEY_OUT KEY_DELAY:u5\|KEY_OUT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter\[10\] counter\[10\] " "create_clock -period 1.000 -name counter\[10\] counter\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COUNTER_MID\[2\] COUNTER_MID\[2\] " "create_clock -period 1.000 -name COUNTER_MID\[2\] COUNTER_MID\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COUNTER24:u4\|jin_wei COUNTER24:u4\|jin_wei " "create_clock -period 1.000 -name COUNTER24:u4\|jin_wei COUNTER24:u4\|jin_wei" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COUNTER6:u3\|jin_wei COUNTER6:u3\|jin_wei " "create_clock -period 1.000 -name COUNTER6:u3\|jin_wei COUNTER6:u3\|jin_wei" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COUNTER_10:u2\|jin_wei COUNTER_10:u2\|jin_wei " "create_clock -period 1.000 -name COUNTER_10:u2\|jin_wei COUNTER_10:u2\|jin_wei" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726250 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1576551726297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726297 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576551726297 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1576551726312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576551726350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576551726350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.378 " "Worst-case setup slack is -4.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.378             -48.266 KEY_DELAY:u5\|KEY_OUT  " "   -4.378             -48.266 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.106             -15.222 COUNTER_MID\[2\]  " "   -4.106             -15.222 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.912             -51.654 DIV_FREQUENCE:u1\|clk_ms  " "   -3.912             -51.654 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.962             -14.415 DIV_FREQUENCE:u1\|sig_10ms  " "   -1.962             -14.415 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721             -18.528 DIV_FREQUENCE:u1\|sig_1us  " "   -1.721             -18.528 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.551             -11.289 clk_50MHZ  " "   -1.551             -11.289 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -3.189 COUNTER6:u3\|jin_wei  " "   -1.415              -3.189 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -1.223 COUNTER24:u4\|jin_wei  " "   -0.612              -1.223 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531              -2.038 DIV_FREQUENCE:u1\|sig_1ms  " "   -0.531              -2.038 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -0.512 counter\[10\]  " "   -0.512              -0.512 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471              -2.050 DIV_FREQUENCE:u1\|clk_second  " "   -0.471              -2.050 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.380              -1.437 COUNTER_10:u2\|jin_wei  " "   -0.380              -1.437 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551726350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.237 " "Worst-case hold slack is -0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -0.326 COUNTER_MID\[2\]  " "   -0.237              -0.326 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.069 COUNTER6:u3\|jin_wei  " "   -0.069              -0.069 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 counter\[10\]  " "   -0.056              -0.056 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 DIV_FREQUENCE:u1\|clk_ms  " "    0.228               0.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk_50MHZ  " "    0.445               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 DIV_FREQUENCE:u1\|sig_1ms  " "    0.453               0.000 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 COUNTER_10:u2\|jin_wei  " "    0.454               0.000 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 DIV_FREQUENCE:u1\|clk_second  " "    0.454               0.000 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 KEY_DELAY:u5\|KEY_OUT  " "    0.497               0.000 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 DIV_FREQUENCE:u1\|sig_10ms  " "    0.510               0.000 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 DIV_FREQUENCE:u1\|sig_1us  " "    0.744               0.000 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 COUNTER24:u4\|jin_wei  " "    0.923               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551726366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.907 " "Worst-case recovery slack is -3.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.907              -7.814 COUNTER24:u4\|jin_wei  " "   -3.907              -7.814 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657              -6.628 COUNTER6:u3\|jin_wei  " "   -1.657              -6.628 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -6.438 DIV_FREQUENCE:u1\|clk_ms  " "   -0.467              -6.438 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551726381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.204 " "Worst-case removal slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 COUNTER6:u3\|jin_wei  " "    0.204               0.000 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 DIV_FREQUENCE:u1\|clk_ms  " "    0.382               0.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.474               0.000 COUNTER24:u4\|jin_wei  " "    2.474               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551726397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.870 clk_50MHZ  " "   -3.000             -17.870 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 DIV_FREQUENCE:u1\|clk_ms  " "   -1.487             -41.636 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 DIV_FREQUENCE:u1\|sig_1us  " "   -1.487             -16.357 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 DIV_FREQUENCE:u1\|sig_10ms  " "   -1.487             -11.896 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 COUNTER6:u3\|jin_wei  " "   -1.487              -7.435 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIV_FREQUENCE:u1\|clk_second  " "   -1.487              -7.435 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIV_FREQUENCE:u1\|sig_1ms  " "   -1.487              -7.435 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 COUNTER_10:u2\|jin_wei  " "   -1.487              -5.948 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 COUNTER24:u4\|jin_wei  " "   -1.487              -2.974 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 KEY_DELAY:u5\|KEY_OUT  " "   -1.487              -2.974 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 COUNTER_MID\[2\]  " "    0.377               0.000 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 counter\[10\]  " "    0.434               0.000 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551726413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1576551727531 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1576551727553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1576551727785 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576551727932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576551727932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.991 " "Worst-case setup slack is -3.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991             -43.727 KEY_DELAY:u5\|KEY_OUT  " "   -3.991             -43.727 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771             -14.021 COUNTER_MID\[2\]  " "   -3.771             -14.021 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.470             -45.149 DIV_FREQUENCE:u1\|clk_ms  " "   -3.470             -45.149 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.793             -12.965 DIV_FREQUENCE:u1\|sig_10ms  " "   -1.793             -12.965 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519             -16.329 DIV_FREQUENCE:u1\|sig_1us  " "   -1.519             -16.329 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348              -9.494 clk_50MHZ  " "   -1.348              -9.494 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.278              -2.452 COUNTER6:u3\|jin_wei  " "   -1.278              -2.452 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.482              -0.962 COUNTER24:u4\|jin_wei  " "   -0.482              -0.962 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389              -0.389 counter\[10\]  " "   -0.389              -0.389 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -1.332 DIV_FREQUENCE:u1\|sig_1ms  " "   -0.378              -1.332 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -1.338 DIV_FREQUENCE:u1\|clk_second  " "   -0.319              -1.338 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.896 COUNTER_10:u2\|jin_wei  " "   -0.244              -0.896 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551727954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.243 " "Worst-case hold slack is -0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -0.309 COUNTER_MID\[2\]  " "   -0.243              -0.309 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.215 COUNTER6:u3\|jin_wei  " "   -0.215              -0.215 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009               0.000 counter\[10\]  " "    0.009               0.000 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 DIV_FREQUENCE:u1\|clk_ms  " "    0.150               0.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 COUNTER_10:u2\|jin_wei  " "    0.402               0.000 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 DIV_FREQUENCE:u1\|clk_second  " "    0.402               0.000 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 DIV_FREQUENCE:u1\|sig_1ms  " "    0.403               0.000 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 KEY_DELAY:u5\|KEY_OUT  " "    0.447               0.000 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk_50MHZ  " "    0.457               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 DIV_FREQUENCE:u1\|sig_10ms  " "    0.471               0.000 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 DIV_FREQUENCE:u1\|sig_1us  " "    0.691               0.000 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 COUNTER24:u4\|jin_wei  " "    0.841               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551727970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.567 " "Worst-case recovery slack is -3.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.567              -7.134 COUNTER24:u4\|jin_wei  " "   -3.567              -7.134 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.402              -5.608 COUNTER6:u3\|jin_wei  " "   -1.402              -5.608 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318              -4.380 DIV_FREQUENCE:u1\|clk_ms  " "   -0.318              -4.380 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.049 " "Worst-case removal slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 COUNTER6:u3\|jin_wei  " "    0.049               0.000 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 DIV_FREQUENCE:u1\|clk_ms  " "    0.401               0.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.234               0.000 COUNTER24:u4\|jin_wei  " "    2.234               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551727986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.870 clk_50MHZ  " "   -3.000             -17.870 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 DIV_FREQUENCE:u1\|clk_ms  " "   -1.487             -41.636 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 DIV_FREQUENCE:u1\|sig_1us  " "   -1.487             -16.357 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 DIV_FREQUENCE:u1\|sig_10ms  " "   -1.487             -11.896 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.700 COUNTER6:u3\|jin_wei  " "   -1.487              -7.700 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIV_FREQUENCE:u1\|clk_second  " "   -1.487              -7.435 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 DIV_FREQUENCE:u1\|sig_1ms  " "   -1.487              -7.435 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 COUNTER_10:u2\|jin_wei  " "   -1.487              -5.948 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 COUNTER24:u4\|jin_wei  " "   -1.487              -2.974 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 KEY_DELAY:u5\|KEY_OUT  " "   -1.487              -2.974 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 COUNTER_MID\[2\]  " "    0.244               0.000 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 counter\[10\]  " "    0.396               0.000 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551728001 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1576551728703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576551728935 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576551728935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.660 " "Worst-case setup slack is -1.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660             -12.246 DIV_FREQUENCE:u1\|clk_ms  " "   -1.660             -12.246 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554              -5.556 COUNTER_MID\[2\]  " "   -1.554              -5.556 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322             -13.551 KEY_DELAY:u5\|KEY_OUT  " "   -1.322             -13.551 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271              -1.293 DIV_FREQUENCE:u1\|sig_10ms  " "   -0.271              -1.293 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136              -1.360 DIV_FREQUENCE:u1\|sig_1us  " "   -0.136              -1.360 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.105 COUNTER6:u3\|jin_wei  " "   -0.105              -0.105 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.450 clk_50MHZ  " "   -0.072              -0.450 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 counter\[10\]  " "   -0.059              -0.059 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 DIV_FREQUENCE:u1\|sig_1ms  " "    0.324               0.000 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 COUNTER24:u4\|jin_wei  " "    0.327               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 DIV_FREQUENCE:u1\|clk_second  " "    0.347               0.000 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 COUNTER_10:u2\|jin_wei  " "    0.391               0.000 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551728950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.160 " "Worst-case hold slack is -0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.234 COUNTER_MID\[2\]  " "   -0.160              -0.234 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.049 counter\[10\]  " "   -0.049              -0.049 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 COUNTER6:u3\|jin_wei  " "   -0.030              -0.030 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 DIV_FREQUENCE:u1\|clk_ms  " "    0.050               0.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 clk_50MHZ  " "    0.057               0.000 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 DIV_FREQUENCE:u1\|clk_second  " "    0.186               0.000 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 COUNTER_10:u2\|jin_wei  " "    0.187               0.000 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 DIV_FREQUENCE:u1\|sig_1ms  " "    0.187               0.000 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 DIV_FREQUENCE:u1\|sig_10ms  " "    0.205               0.000 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 KEY_DELAY:u5\|KEY_OUT  " "    0.206               0.000 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 DIV_FREQUENCE:u1\|sig_1us  " "    0.296               0.000 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 COUNTER24:u4\|jin_wei  " "    0.374               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551728972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.061 " "Worst-case recovery slack is -1.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061              -2.122 COUNTER24:u4\|jin_wei  " "   -1.061              -2.122 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -4.208 DIV_FREQUENCE:u1\|clk_ms  " "   -0.306              -4.208 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.704 COUNTER6:u3\|jin_wei  " "   -0.176              -0.704 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551729004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.113 " "Worst-case removal slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 COUNTER6:u3\|jin_wei  " "    0.113               0.000 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 DIV_FREQUENCE:u1\|clk_ms  " "    0.247               0.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 COUNTER24:u4\|jin_wei  " "    1.018               0.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551729019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.650 clk_50MHZ  " "   -3.000             -13.650 clk_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 DIV_FREQUENCE:u1\|clk_ms  " "   -1.000             -28.000 DIV_FREQUENCE:u1\|clk_ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 DIV_FREQUENCE:u1\|sig_1us  " "   -1.000             -11.000 DIV_FREQUENCE:u1\|sig_1us " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 DIV_FREQUENCE:u1\|sig_10ms  " "   -1.000              -8.000 DIV_FREQUENCE:u1\|sig_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 COUNTER6:u3\|jin_wei  " "   -1.000              -5.000 COUNTER6:u3\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIV_FREQUENCE:u1\|clk_second  " "   -1.000              -5.000 DIV_FREQUENCE:u1\|clk_second " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 DIV_FREQUENCE:u1\|sig_1ms  " "   -1.000              -5.000 DIV_FREQUENCE:u1\|sig_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 COUNTER_10:u2\|jin_wei  " "   -1.000              -4.000 COUNTER_10:u2\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 COUNTER24:u4\|jin_wei  " "   -1.000              -2.000 COUNTER24:u4\|jin_wei " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 KEY_DELAY:u5\|KEY_OUT  " "   -1.000              -2.000 KEY_DELAY:u5\|KEY_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 COUNTER_MID\[2\]  " "    0.340               0.000 COUNTER_MID\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 counter\[10\]  " "    0.474               0.000 counter\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576551729035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576551730946 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576551730946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576551731643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 11:02:11 2019 " "Processing ended: Tue Dec 17 11:02:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576551731643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576551731643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576551731643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576551731643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576551734707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576551734714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 11:02:14 2019 " "Processing started: Tue Dec 17 11:02:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576551734714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576551734714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clockTopLever -c clockTopLever " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clockTopLever -c clockTopLever" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576551734714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_8_1200mv_85c_slow.vho C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_8_1200mv_85c_slow.vho in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735378 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_8_1200mv_0c_slow.vho C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_8_1200mv_0c_slow.vho in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_min_1200mv_0c_fast.vho C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_min_1200mv_0c_fast.vho in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735494 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever.vho C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever.vho in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_8_1200mv_85c_vhd_slow.sdo C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_8_1200mv_0c_vhd_slow.sdo C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_min_1200mv_0c_vhd_fast.sdo C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clockTopLever_vhd.sdo C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/ simulation " "Generated file clockTopLever_vhd.sdo in folder \"C:/Users/Administrator/Desktop/clockTopLever/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576551735864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576551736282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 11:02:16 2019 " "Processing ended: Tue Dec 17 11:02:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576551736282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576551736282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576551736282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576551736282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus II Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576551737069 ""}
