Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 28 12:42:34 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           16 |
| Yes          | No                    | No                     |             500 |          255 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             193 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                            | reset_cond/M_reset_cond_in                 |                2 |              4 |
|  clk_IBUF_BUFG | edge_det_gen_0[15].edge_det/M_last_q_reg_0 |                                            |                5 |              5 |
|  clk_IBUF_BUFG | M_writer_counter_d                         |                                            |                3 |              7 |
|  clk_IBUF_BUFG | edge_det_gen_0[15].edge_det/M_last_q_reg_0 | edge_det_gen_0[15].edge_det/M_last_q_reg_3 |                6 |             11 |
|  clk_IBUF_BUFG | slow_clock_edge_detector/E[0]              | reset_cond/Q[0]                            |                8 |             15 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_14                       |                                            |                8 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_6                        |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_7                        |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_8                        |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_17                       |                                            |               11 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_19                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_20                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_25                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_3                        |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_5                        |                                            |                8 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_24                       |                                            |               10 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_18                       |                                            |                6 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_1                        |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_13                       |                                            |               10 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_15                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_2                        |                                            |               10 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_21                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_10                       |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_12                       |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_22                       |                                            |                9 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_26                       |                                            |                6 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_6_0                        |                                            |               12 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_8_0                        |                                            |               10 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_9                        |                                            |                6 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_8_1                        |                                            |                6 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_6_1                        |                                            |                8 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_16                       |                                            |                5 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_11                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_23                       |                                            |                7 |             16 |
|  clk_IBUF_BUFG | io_cnd/sel                                 | io_cnd/sync/clear                          |                5 |             20 |
|  clk_IBUF_BUFG | dip_cnd/M_ctr_q_reg[11]_0                  | dip_cnd/sync/M_pipe_q_reg[1]_0             |                5 |             20 |
|  clk_IBUF_BUFG | pc/M_r_q[495]_i_5_4                        |                                            |               12 |             24 |
|  clk_IBUF_BUFG |                                            |                                            |               12 |             25 |
|  clk_IBUF_BUFG | slow_clock_edge_detector/M_last_q_reg_0    | reset_cond/Q[0]                            |                9 |             31 |
|  clk_IBUF_BUFG |                                            | reset_cond/Q[0]                            |               14 |             46 |
|  clk_IBUF_BUFG | cnt/E[0]                                   | reset_cond/Q[0]                            |               22 |             96 |
+----------------+--------------------------------------------+--------------------------------------------+------------------+----------------+


