{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:UeHWp8X0CEIC", "title": "RevLib: An online resource for reversible functions and reversible circuits", "published_by": "38th International Symposium on Multiple Valued Logic (ismvl 2008), 220-225, 2008", "authors": ["R Wille", "D Gro\u00dfe", "L Teuber", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3814271792016777913", "cited_by": 521.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:2osOgNQ5qMEC", "title": "BDD-based synthesis of reversible logic for large functions", "published_by": "Proceedings of the 46th Annual Design Automation Conference, 270-275, 2009", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3087663387037899066", "cited_by": 396.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:u-x6o8ySG0sC", "title": "Binary decision diagrams: theory and implementation", "published_by": "Springer Science & Business Media, 2013", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13282109018973318831", "cited_by": 342.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:u5HHmVD_uO8C", "title": "Efficient representation and manipulation of switching functions based on ordered Kronecker functional decision diagrams", "published_by": "Proceedings of the 31st annual Design Automation Conference, 415-419, 1994", "authors": ["R Drechsler", "A Sarabi", "M Theobald", "B Becker", "MA Perkowski"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5678859636239133462", "cited_by": 294.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:LkGwnXOMwfcC", "title": "Exact multiple-control Toffoli network synthesis with SAT techniques", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2009", "authors": ["D Gro\u00dfe", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7590209977882941706", "cited_by": 217.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:YsMSGLbcyi4C", "title": "Advanced formal verification", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6938443888320305490", "cited_by": 217.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:HoB7MX3m0LUC", "title": "Synthesis of quantum circuits for linear nearest neighbor architectures", "published_by": "Quantum Information Processing 10, 355-377, 2011", "authors": ["M Saeedi", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17606377720921240121", "cited_by": 212.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:IWHjjKOFINEC", "title": "Verifying UML/OCL models using Boolean satisfiability", "published_by": "2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010\u00a0\u2026, 2010", "authors": ["M Soeken", "R Wille", "M Kuhlmann", "M Gogolla", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18172928876152487771", "cited_by": 185.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:qjMakFHDy7sC", "title": "Binary decision diagrams in theory and practice", "published_by": "International Journal on Software Tools for Technology Transfer 3, 112-136, 2001", "authors": ["R Drechsler", "D Sieling"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=308485120428453050", "cited_by": 180.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:d1gkVwhDpl0C", "title": "Genetic algorithm for variable ordering of OBDDs", "published_by": "IEE Proceedings-Computers and Digital Techniques 143 (6), 364-368, 1996", "authors": ["R Drechsler", "B Becker", "N G\u00f6ckel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15888185701184878511", "cited_by": 176.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:9yKSN-GCB0IC", "title": "RTL-datapath verification using integer linear programming", "published_by": "Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design\u00a0\u2026, 2002", "authors": ["R Brinkmann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11483198595749949625", "cited_by": 172.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:WgvcDLhf7hwC", "title": "An energy-aware model for the logic synthesis of quantum-dot cellular automata", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["FS Torres", "R Wille", "P Niemann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6864040082107278866", "cited_by": 171.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:as0KMg8qHbkC", "title": "Lecture notes in computer science (including subseries lecture notes in artificial intelligence and lecture notes in bioinformatics): Preface", "published_by": "Lecture Notes in Computer Science (including subseries Lecture Notes in\u00a0\u2026, 2006", "authors": ["M Abe", "K Aoki", "G Ateniese", "R Avanzi", "Z Beerliov\u00e1", "O Billet", "A Biryukov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=891504898664092026,4174285028694145901,6575679943564429551", "cited_by": 156.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:0EnyYjriUFMC", "title": "Multi-objective Optimisation Based on Relation Favour", "published_by": "International conference on evolutionary multi-criterion optimization, 154-166, 2001", "authors": ["N Drechsler", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12218614923813063712", "cited_by": 150.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:ULOm3_A8WrAC", "title": "Robust multi-objective optimization in high dimensional spaces", "published_by": "Evolutionary Multi-Criterion Optimization: 4th International Conference, EMO\u00a0\u2026, 2007", "authors": ["A S\u00fclflow", "N Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6629692643234959396", "cited_by": 143.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:_FxGoFyzp5QC", "title": "Implementing a multiple-valued decision diagram package", "published_by": "Proceedings. 1998 28th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 1998", "authors": ["DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5504491724725333124", "cited_by": 142.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:isC4tDSrTZIC", "title": "Towards a design flow for reversible logic", "published_by": "Springer Science & Business Media, 2010", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12339311557748571429", "cited_by": 137.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:nb7KW1ujOQ8C", "title": "Synthesis of reversible circuits with minimal lines for large functions", "published_by": "17th Asia and South Pacific Design Automation Conference, 85-92, 2012", "authors": ["M Soeken", "R Wille", "C Hilken", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17805570434292701617", "cited_by": 132.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:JQOojiI6XY0C", "title": "Assisted behavior driven development using natural language processing", "published_by": "Objects, Models, Components, Patterns: 50th International Conference, TOOLS\u00a0\u2026, 2012", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=264618083542352442", "cited_by": 131.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&citation_for_view=9v_MAAIAAAAJ:Y0pCki6q_DkC", "title": "Fast exact minimization of BDDs", "published_by": "Proceedings of the 35th Annual Design Automation Conference, 200-205, 1998", "authors": ["R Drechsler", "N Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5027819321866721207", "cited_by": 130.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:maZDTaKrznsC", "title": "Revkit: a Toolkit for reversible circuit design.", "published_by": "J. Multiple Valued Log. Soft Comput. 18 (1), 55-65, 2012", "authors": ["M Soeken", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=909266869461315516", "cited_by": 129.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:roLk4NBRz8UC", "title": "On acceleration of SAT-based ATPG for industrial designs", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["R Drechsler", "S Eggergluss", "G Fey", "A Glowatz", "F Hapke", "J Schloeffel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13721727634431387305", "cited_by": 125.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:BFa5h04uPMwC", "title": "Look-ahead schemes for nearest neighbor optimization of 1D and 2D quantum circuits", "published_by": "2016 21st Asia and South Pacific design automation conference (ASP-DAC), 292-297, 2016", "authors": ["R Wille", "O Keszocze", "M Walter", "P Rohrs", "A Chattopadhyay", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1191613138062756402", "cited_by": 123.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:Tyk-4Ss8FVUC", "title": "Evolutionary algorithms for VLSI CAD", "published_by": "Springer Science & Business Media, 2013", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12767798919576081632", "cited_by": 121.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:r0BpntZqJG4C", "title": "Advanced BDD optimization", "published_by": "Springer Science & Business Media, 2005", "authors": ["R Ebendt", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12211546265190199362", "cited_by": 121.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:zYLM7Y9cAGgC", "title": "Fast OFDD-based minimization of fixed polarity Reed-Muller expressions", "published_by": "IEEE Transactions on Computers 45 (11), 1294-1299, 1996", "authors": ["R Drechsler", "M Theobald", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17080168291936140952", "cited_by": 121.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:1xBWf43XMUgC", "title": "QMDDs: Efficient quantum function representation and manipulation", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2015", "authors": ["P Niemann", "R Wille", "DM Miller", "MA Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8534389153627721205", "cited_by": 120.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:W7OEmFMy1HYC", "title": "Spectral techniques in VLSI CAD", "published_by": "Springer Science & Business Media, 2012", "authors": ["MA Thornton", "R Drechsler", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4932744888389744435", "cited_by": 112.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:IjCSPb-OGe4C", "title": "K* BMDs: A new data structure for verification", "published_by": "Proceedings ED&TC European Design and Test Conference, 2-8, 1996", "authors": ["R Drechsler", "B Becker", "S Ruppertz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14152918581308689876", "cited_by": 111.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:KlAtU1dfN6UC", "title": "Automatic fault localization for property checking", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["G Fey", "S Staber", "R Bloem", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1970311267659936668", "cited_by": 109.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:k_IJM867U9cC", "title": "Proving transaction and system-level properties of untimed SystemC TLM designs", "published_by": "Eighth ACM/IEEE International Conference on Formal Methods and Models for\u00a0\u2026, 2010", "authors": ["D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15423146414223365297", "cited_by": 105.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:WF5omc3nYNoC", "title": "Post-verification debugging of hierarchical designs", "published_by": "ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005\u00a0\u2026, 2005", "authors": ["MF Ali", "S Safarpour", "A Veneris", "MS Abadir", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14254809529622523994", "cited_by": 105.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:4QKQTXcH0q8C", "title": "Determining the minimal number of swap gates for multi-dimensional nearest neighbor quantum circuits", "published_by": "The 20th Asia and South Pacific Design Automation Conference, 178-183, 2015", "authors": ["A Lye", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4270405908500340335", "cited_by": 103.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:aqlVkmm33-oC", "title": "Equivalence checking of reversible circuits", "published_by": "2009 39th International Symposium on Multiple-Valued Logic, 324-330, 2009", "authors": ["R Wille", "D Gro\u00dfe", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2557252420036497373", "cited_by": 97.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:YOwf2qJgpHMC", "title": "Synthesis of fully testable circuits from BDDs", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2004", "authors": ["R Drechsler", "J Shi", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11737764079125163053", "cited_by": 96.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:Wp0gIr-vW9MC", "title": "Using unsatisfiable cores to debug multiple design errors", "published_by": "Proceedings of the 18th ACM Great Lakes symposium on VLSI, 77-82, 2008", "authors": ["A S\u00fclflow", "G Fey", "R Bloem", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3643838434078516397", "cited_by": 95.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:i2xiXl-TujoC", "title": "Method for validating simulation results of a system as well as equivalence comparison of digital circuits based on said method", "published_by": "US Patent 7,127,686, 2006", "authors": ["R Drechsler", "W G\u00fcnther", "B Stubert"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12017025589722346001", "cited_by": 95.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:fQNAKQ3IYiAC", "title": "RevKit: An open source toolkit for the design of reversible circuits", "published_by": "Reversible Computation: Third International Workshop, RC 2011, Gent, Belgium\u00a0\u2026, 2012", "authors": ["M Soeken", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6768485020219034006", "cited_by": 94.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:UebtZRa9Y70C", "title": "BDD minimization using symmetries", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1999", "authors": ["C Scholl", "D Moller", "P Molitor", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17808884734790556155", "cited_by": 93.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:E8ajGqO0XoUC", "title": "Formal verification of integer multipliers by combining Gr\u00f6bner basis with logic reduction", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2016", "authors": ["A Sayed-Ahmed", "D Gro\u00dfe", "U K\u00fchne", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9509870053067343305", "cited_by": 92.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:pRWBApOjXDcC", "title": "Exact reordering of circuit lines for nearest neighbor quantum architectures", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2014", "authors": ["R Wille", "A Lye", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11405937423314600997", "cited_by": 91.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:v_tt_AnqfNMC", "title": "Optimal SWAP gate insertion for nearest neighbor quantum circuits", "published_by": "2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 489-494, 2014", "authors": ["R Wille", "A Lye", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3600663264947524984", "cited_by": 91.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:ufrVoPGSRksC", "title": "Using lower bounds during dynamic BDD minimization", "published_by": "Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 29-32, 1999", "authors": ["R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10336765596642607288", "cited_by": 91.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:_B80troHkn4C", "title": "Weighted A\u2217 search\u2013unifying view and application", "published_by": "Artificial Intelligence 173 (14), 1310-1342, 2009", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5211252681726504570", "cited_by": 90.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:eQOLeE2rZwMC", "title": "On the relation between BDDs and FDDs", "published_by": "Information and Computation 123 (2), 185-197, 1995", "authors": ["B Becker", "R Drechsler", "R Werchner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8385109506721565402", "cited_by": 90.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:35N4QoGY0k4C", "title": "Reducing reversible circuit cost by adding lines", "published_by": "2010 40th IEEE International Symposium on Multiple-Valued Logic, 217-222, 2010", "authors": ["DM Miller", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8945225912576075114", "cited_by": 88.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:QIV2ME_5wuYC", "title": "On the construction of multiple-valued decision diagrams", "published_by": "Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic, 245-253, 2002", "authors": ["DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10752460479712912027", "cited_by": 84.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:dhFuZR0502QC", "title": "HW/SW co-verification of embedded systems using bounded model checking", "published_by": "Proceedings of the 16th ACM Great Lakes symposium on VLSI, 43-48, 2006", "authors": ["D Gro\u03b2e", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1270551914343293532", "cited_by": 83.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:5VjbC5aozO0C", "title": "Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 948-953, 2016", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2754925316399709548", "cited_by": 82.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:5Ul4iDaHHb8C", "title": "Verifying dynamic aspects of UML models", "published_by": "2011 Design, Automation & Test in Europe, 1-6, 2011", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3830039014080610225", "cited_by": 81.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:kNdYIx-mwKoC", "title": "Debugging sequential circuits using Boolean satisfiability", "published_by": "Fifth International Workshop on Microprocessor Test and Verification (MTV'04\u00a0\u2026, 2004", "authors": ["MF Ali", "A Veneris", "S Safarpour", "M Abadir", "R Drechsler", "A Smith"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11946926497770449859", "cited_by": 81.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:hqOjcs7Dif8C", "title": "The K* BMD: A verification data structure", "published_by": "IEEE Design & Test of Computers 14 (2), 51-59, 1997", "authors": ["R Drechsler", "B Becker", "S Ruppertz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7506720607223322852", "cited_by": 79.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:YFjsv_pBGBYC", "title": "Reducing the number of lines in reversible circuits", "published_by": "Proceedings of the 47th Design Automation Conference, 647-652, 2010", "authors": ["R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16026373596079359304", "cited_by": 78.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:rqnDXT1GswoC", "title": "Exact one-pass synthesis of digital microfluidic biochips", "published_by": "Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014", "authors": ["O Keszocze", "R Wille", "TY Ho", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3554752281826014292", "cited_by": 74.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:mVmsd5A6BfQC", "title": "PASSAT: Efficient SAT-based test pattern generation for industrial circuits", "published_by": "IEEE computer society annual symposium on VLSI: new frontiers in VLSI Design\u00a0\u2026, 2005", "authors": ["J Shi", "G Fey", "R Drechsler", "A Glowatz", "F Hapke", "J Schloffel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7064474697314596469", "cited_by": 74.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:Se3iqnhoufwC", "title": "How many decomposition types do we need?[decision diagrams]", "published_by": "Proceedings the European Design and Test Conference. ED&TC 1995, 438-443, 1995", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6238989132411223890,14631526065898639843", "cited_by": 74.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:hefNtdE4IMkC", "title": "Safety evaluation of automotive electronics using virtual prototypes: State of the art and research challenges", "published_by": "Proceedings of the 51st annual design automation conference, 1-6, 2014", "authors": ["JH Oetjens", "N Bannow", "M Becker", "O Bringmann", "A Burger", "M Chaari", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5932840038714570941", "cited_by": 73.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:9tXw7Op4-u0C", "title": "Approximation-aware rewriting of AIGs for error tolerant applications", "published_by": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016", "authors": ["A Chandrasekharan", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10314742394361170724", "cited_by": 72.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:TFP_iSt0sucC", "title": "Ordered Kronecker functional decision diagrams-a data structure for representation and manipulation of Boolean functions", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3109485985857368652", "cited_by": 72.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:bEWYMUwI8FkC", "title": "SyReC: A programming language for synthesis of reversible circuits", "published_by": "2010 Forum on Specification & Design Languages (FDL 2010), 1-6, 2010", "authors": ["R Wille", "S Offermann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8430404801729022610", "cited_by": 71.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:35r97b3x0nAC", "title": "Automatic design of low-power encoders using reversible circuit synthesis", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2012", "authors": ["R Wille", "R Drechsler", "C Osewold", "A Garcia-Ortiz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9097061409667743082", "cited_by": 70.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:NMxIlDl6LWMC", "title": "Test pattern generation using Boolean proof engines", "published_by": "Springer Science & Business Media, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u00df", "G Fey", "D Tille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14688132782291706673", "cited_by": 68.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:qUcmZB5y_30C", "title": "SWORD: A SAT like prover using word level information", "published_by": "VLSI-SoC: Advanced Topics on Systems on a Chip: A Selection of Extended\u00a0\u2026, 2009", "authors": ["R Wille", "G Fey", "D Gro\u00dfe", "D Gro\u00dfe", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5994188894972473304", "cited_by": 68.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:5nxA0vEk-isC", "title": "Formal verification of circuits", "published_by": "Springer Science & Business Media, 2013", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13230552021622022383", "cited_by": 67.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:Zph67rFs4hoC", "title": "Formal verification of LTL formulas for SystemC designs", "published_by": "Proceedings of the 2003 International Symposium on Circuits and Systems\u00a0\u2026, 2003", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6353289273831873440", "cited_by": 67.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:-c_eYhz9dBkC", "title": "Extensible and configurable RISC-V based virtual prototype", "published_by": "2018 Forum on Specification & Design Languages (FDL), 5-16, 2018", "authors": ["V Herdt", "D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3849686055808307881", "cited_by": 66.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:2Q0AJrNhS-QC", "title": "BDD minimization for approximate computing", "published_by": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 474-479, 2016", "authors": ["M Soeken", "D Gro\u00dfe", "A Chandrasekharan", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2269277630562596263", "cited_by": 66.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:WwIwg2wKZ0QC", "title": "Improved SAT-based ATPG: More constraints, better compaction", "published_by": "2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 85-90, 2013", "authors": ["S Eggersgl\u00fc\u00df", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9230469854152361914", "cited_by": 66.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:-DxkuPiZhfEC", "title": "Improving the mapping of reversible circuits to quantum circuits using multiple target lines", "published_by": "2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 145-150, 2013", "authors": ["R Wille", "M Soeken", "C Otterstedt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4792676427414393989", "cited_by": 66.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:cF7EPgIk0B4C", "title": "Analyzing inconsistencies in UML/OCL models", "published_by": "Journal of Circuits, Systems and Computers 25 (03), 1640021, 2016", "authors": ["N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1767062950918071166", "cited_by": 65.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:wvYxNZNCP7wC", "title": "Verifying SystemC using an intermediate verification language and symbolic simulation", "published_by": "Proceedings of the 50th Annual Design Automation Conference, 1-6, 2013", "authors": ["HM Le", "D Gro\u00dfe", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2844953373659173253", "cited_by": 65.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:K3LRdlH-MEoC", "title": "Effect of BDD optimization on synthesis of reversible and quantum logic", "published_by": "Electronic Notes in Theoretical Computer Science 253 (6), 57-70, 2010", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13722755536732202261", "cited_by": 65.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:dhpJJ7xvgBgC", "title": "Exact routing for micro-electrode-dot-array digital microfluidic biochips", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 708-713, 2017", "authors": ["O Keszocze", "Z Li", "A Grimmer", "R Wille", "K Chakrabarty", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11862685180710232878", "cited_by": 63.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:9vf0nzSNQJEC", "title": "Encoding OCL data types for SAT-based verification of UML/OCL models", "published_by": "International Conference on Tests and Proofs, 152-170, 2011", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18304155076285495215", "cited_by": 63.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:L8Ckcad2t8MC", "title": "Exact SAT-based Toffoli network synthesis", "published_by": "Proceedings of the 17th ACM Great Lakes symposium on VLSI, 96-101, 2007", "authors": ["D Gro\u00dfe", "X Chen", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7987686610676528301", "cited_by": 63.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:p2g8aNsByqUC", "title": "Quality-driven SystemC design", "published_by": "Springer, 2010", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14460595257681673378", "cited_by": 61.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:sSrBHYA8nusC", "title": "Determining the minimal number of lines for large reversible circuits", "published_by": "2011 Design, Automation & Test in Europe, 1-4, 2011", "authors": ["R Wille", "O Kesz\u00f6cze", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17492110171883629431", "cited_by": 60.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:4JMBOYKVnBMC", "title": "Low power optimization technique for BDD mapped circuits", "published_by": "Proceedings of the 2001 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2001", "authors": ["P Lindgren", "M Kerttu", "M Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9321778695696150052", "cited_by": 60.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:3fE2CSJIrl8C", "title": "Formal verification of word-level specifications", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 11-es, 1999", "authors": ["S H\u00f6reth", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1502677149465712537", "cited_by": 60.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:8k81kl-MbHgC", "title": "MORE: an alternative implementation of BDD packages by multi-operand synthesis", "published_by": "Proceedings EURO-DAC'96. European Design Automation Conference with EURO\u00a0\u2026, 1996", "authors": ["A Hett", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=470091797336078632", "cited_by": 60.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:XAp-VaTZjjwC", "title": "Trading off circuit lines and gate costs in the synthesis of reversible logic", "published_by": "Integration 47 (2), 284-294, 2014", "authors": ["R Wille", "M Soeken", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16857154254792053556", "cited_by": 59.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:MXK_kJrjxJIC", "title": "Sympathy: fast exact minimization of fixed polarity Reed-Muller expressions for symmetric functions", "published_by": "Proceedings the European Design and Test Conference. ED&TC 1995, 91-97, 1995", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1327060081664707011", "cited_by": 59.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:7PzlFSSx8tAC", "title": "A genetic algorithm for minimization of fixed polarity Reed-Muller expressions", "published_by": "Artificial Neural Nets and Genetic Algorithms: Proceedings of the\u00a0\u2026, 1995", "authors": ["DW Pearson", "NC Steele", "RF Albrecht", "R Drechsler", "B Becker", "N G\u00f6ckel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9614648152934949335,16719939918831544442", "cited_by": 59.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:_kc_bZDykSQC", "title": "Reachability analysis for formal verification of SystemC", "published_by": "Proceedings Euromicro Symposium on Digital System Design. Architectures\u00a0\u2026, 2002", "authors": ["R Drechsler", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4487594291221157931", "cited_by": 58.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:eFf2swCANGcC", "title": "Embedding of large Boolean functions for reversible logic", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (4), 1-26, 2015", "authors": ["M Soeken", "R Wille", "O Keszocze", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7144989322674802879", "cited_by": 57.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:4DMP91E08xMC", "title": "Learning heuristics for OBDD minimization by evolutionary algorithms", "published_by": "Parallel Problem Solving from Nature\u2014PPSN IV: International Conference on\u00a0\u2026, 1996", "authors": ["R Drechsler", "N G\u00f6ckel", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4314327260185086667", "cited_by": 57.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:b0M2c_1WBrUC", "title": "Automatic generation of complex properties for hardware designs", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 545-548, 2008", "authors": ["F Rogin", "T Klotz", "G Fey", "R Drechsler", "S R\u00fclke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10869699862815769568", "cited_by": 56.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:rwEhk56xNqMC", "title": "RISC-V based virtual prototype: An extensible and configurable platform for the system-level", "published_by": "Journal of Systems Architecture 109, 101756, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "P Pieper", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2800430105253689240", "cited_by": 55.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:_xSYboBqXhAC", "title": "Reversible logic synthesis with output permutation", "published_by": "2009 22nd International Conference on VLSI Design, 189-194, 2009", "authors": ["R Wille", "D Gro\u00dfe", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9381677708164119976", "cited_by": 55.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:2P1L_qKh6hAC", "title": "Exact synthesis of elementary quantum gate circuits for reversible functions with don't cares", "published_by": "38th International Symposium on Multiple Valued Logic (ismvl 2008), 214-219, 2008", "authors": ["D Gro\u00dfe", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12632899287041861913", "cited_by": 55.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:HeT0ZceujKMC", "title": "Formal specification level: Towards verification-driven design based on natural language processing", "published_by": "Proceeding of the 2012 Forum on Specification and Design Languages, 53-58, 2012", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3153838358881369456", "cited_by": 54.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:hFOr9nPyWt4C", "title": "ParSyC: an efficient SystemC parser", "published_by": "Workshop on Synthesis And System Integration of Mixed Information\u00a0\u2026, 2004", "authors": ["G Fey", "D Gro\u00dfe", "T Cassens", "C Genz", "T Warode", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4854409406273916804", "cited_by": 54.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:P-MJmu9ZMwQC", "title": "RevSCA: Using reverse engineering to bring light into backward rewriting for big and dirty multipliers", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8816209952741905181", "cited_by": 53.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:sJK75vZXtG0C", "title": "Exact routing for digital microfluidic biochips with temporary blockages", "published_by": "2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 405-410, 2014", "authors": ["O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5756537922268721487", "cited_by": 53.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:P7Ujq4OLJYoC", "title": "CRAVE: An advanced constrained random verification environment for SystemC", "published_by": "2012 International Symposium on System on Chip (SoC), 1-7, 2012", "authors": ["F Haedicke", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8764003384320313148", "cited_by": 53.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:9ZlFYXVOiuMC", "title": "CheckSyC: An efficient property checker for RTL SystemC designs", "published_by": "2005 IEEE International Symposium on Circuits and Systems, 4167-4170, 2005", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7664822428436559634", "cited_by": 53.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:Nufq_to8ts0C", "title": "Ancilla-free synthesis of large reversible functions using binary decision diagrams", "published_by": "Journal of Symbolic Computation 73, 1-26, 2016", "authors": ["M Soeken", "L Tague", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13690232069278963160", "cited_by": 52.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:Z5m8FVwuT1cC", "title": "From truth tables to programming languages: Progress in the design of reversible circuits", "published_by": "2011 41st IEEE International Symposium on Multiple-Valued Logic, 78-85, 2011", "authors": ["R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12548259754950043022", "cited_by": 52.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:uWQEDVKXjbEC", "title": "Synthesis of reversible functions beyond gate count and quantum cost", "published_by": "arXiv preprint arXiv:1004.4609, 2010", "authors": ["R Wille", "M Saeedi", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2733025921224148594", "cited_by": 52.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=20&pagesize=80&citation_for_view=9v_MAAIAAAAJ:M3ejUd6NZC8C", "title": "On the representational power of bit-level and word-level decision diagrams", "published_by": "Proceedings of ASP-DAC'97: Asia and South Pacific Design Automation\u00a0\u2026, 1997", "authors": ["B Becker", "R Drechsler", "R Enders"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6168648903802211638", "cited_by": 52.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:plAW456RD7MC", "title": "PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers", "published_by": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6355415298016195220", "cited_by": 51.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dFKc6_kCK1wC", "title": "Precise error determination of approximated components in sequential circuits with model checking", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016", "authors": ["A Chandrasekharan", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10319680992736283368", "cited_by": 51.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cB__R-XWw9UC", "title": "Mapping NCV Circuits to Optimized Clifford+T Circuits", "published_by": "Reversible Computation: 6th International Conference, RC 2014, Kyoto, Japan\u00a0\u2026, 2014", "authors": ["DM Miller", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18009738038097925075", "cited_by": 51.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:V3AGJWp-ZtQC", "title": "SMT-based stimuli generation in the SystemC verification library", "published_by": "2009 Forum on Specification & Design Languages (FDL), 1-6, 2009", "authors": ["R Wille", "D Gro\u00dfe", "F Haedicke", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=856770089514608034", "cited_by": 51.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4OULZ7Gr8RgC", "title": "Minimizing the number of paths in BDDs: Theory and algorithm", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated circuits and\u00a0\u2026, 2005", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8460686373781595946", "cited_by": 51.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hrkNWuzUpWwC", "title": "An exact method for design exploration of quantum-dot cellular automata", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 503-508, 2018", "authors": ["M Walter", "R Wille", "D Gro\u00dfe", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10635040217439454690", "cited_by": 50.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qhW0HyKmSusC", "title": "Logic synthesis for RRAM-based in-memory computing", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9330004872049752434", "cited_by": 50.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WA5NYHcadZ8C", "title": "Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition", "published_by": "2010 5th International Design and Test Workshop, 143-148, 2010", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14549700973567776320", "cited_by": 50.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZeXyd9-uunAC", "title": "Circuit design from Kronecker Galois field decision diagrams for multiple-valued functions", "published_by": "Proceedings 1997 27th International Symposium on Multiple-Valued Logic, 275-280, 1997", "authors": ["RS Stankovic", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13313674812080989000", "cited_by": 50.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qxL8FJ1GzNcC", "title": "Dynamic minimization of OKFDDs", "published_by": "Proceedings of ICCD'95 International Conference on Computer Design. VLSI in\u00a0\u2026, 1995", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14869176816294151832", "cited_by": 50.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GtqhT-R7ZnwC", "title": "A general and exact routing methodology for digital microfluidic biochips", "published_by": "2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 874-881, 2015", "authors": ["O Keszocze", "R Wille", "K Chakrabarty", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18097654041299987155", "cited_by": 49.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4TOpqqG69KYC", "title": "Functional simulation using binary decision diagrams", "published_by": "1997 Proceedings of IEEE International Conference on Computer Aided Design\u00a0\u2026, 1997", "authors": ["Scholl", "Drechsler", "Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12217992485598318175", "cited_by": 49.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ldfaerwXgEUC", "title": "Efficient Automatic Visualization of SystemC Designs.", "published_by": "FDL, 646-658, 2003", "authors": ["D Gro\u00dfe", "R Drechsler", "L Linhard", "G Angst"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5431970073944415565", "cited_by": 48.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MNNNGtAgD4EC", "title": "An MIG-based compiler for programmable logic-in-memory architectures", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016", "authors": ["M Soeken", "S Shirinzadeh", "PE Gaillardon", "LG Amar\u00fa", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14829225295776002888", "cited_by": 47.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M_lZXyI38BkC", "title": "Efficient synthesis of quantum circuits implementing Clifford group operations", "published_by": "2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 483-488, 2014", "authors": ["P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1518513770286791244", "cited_by": 47.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:e5wmG9Sq2KIC", "title": "Minimization of free BDDs", "published_by": "Integration 32 (1-2), 41-59, 2002", "authors": ["W G\u00fcnther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2257457921786225798", "cited_by": 47.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VaXvl8Fpj5cC", "title": "ATPG for reversible circuits using simulation, Boolean satisfiability, and pseudo Boolean optimization", "published_by": "2011 IEEE Computer Society Annual Symposium on VLSI, 120-125, 2011", "authors": ["R Wille", "H Zhang", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3569315192951070671", "cited_by": 46.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tYavs44e6CUC", "title": "Improving ESOP-based synthesis of reversible logic using evolutionary algorithms", "published_by": "Applications of Evolutionary Computation: EvoApplications 2011: EvoCOMNET\u00a0\u2026, 2011", "authors": ["R Drechsler", "A Finder", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18255219658940442511", "cited_by": 46.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:j3f4tGmQtD8C", "title": "A basis for formal robustness checking", "published_by": "9th International Symposium on Quality Electronic Design (isqed 2008), 784-789, 2008", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9774856185078590137", "cited_by": 46.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WZBGuue-350C", "title": "Automatic TLM fault localization for SystemC", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2012", "authors": ["HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8134056467149847195", "cited_by": 45.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bFI3QPDXJZMC", "title": "WoLFram-a word level framework for formal verification", "published_by": "2009 IEEE/IFIP International Symposium on Rapid System Prototyping, 11-17, 2009", "authors": ["A S\u00fclflow", "U K\u00fchne", "G Fey", "D Grosse", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16413028254069421570", "cited_by": 45.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-f6ydRqryjwC", "title": "Combining ordered best-first search with branch and bound for exact BDD minimization", "published_by": "IEEE Transactions on Computer-aided Design of Integrated Circuits and\u00a0\u2026, 2005", "authors": ["R Ebendt", "W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9326200546353929283", "cited_by": 45.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2VqYfGB8ITEC", "title": "Exact synthesis of Toffoli gate circuits with negative control lines", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 69-74, 2012", "authors": ["R Wille", "M Soeken", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7925382780361544155", "cited_by": 44.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:iH-uZ7U-co4C", "title": "Checkers for SystemC designs", "published_by": "Proceedings. Second ACM and IEEE International Conference on Formal Methods\u00a0\u2026, 2004", "authors": ["D Grobe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16216333050766185027", "cited_by": 44.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_Qo2XoVZTnwC", "title": "Functional decomposition of MVL functions using multi-valued decision diagrams", "published_by": "Proceedings 1997 27th International Symposium on Multiple-Valued Logic, 27-32, 1997", "authors": ["C Files", "R Drechsler", "MA Perkowski"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7417635828703766507", "cited_by": 44.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ul_CLA4dPeMC", "title": "Technology mapping of reversible circuits to Clifford+ T quantum circuits", "published_by": "2016 IEEE 46th international symposium on multiple-valued logic (ISMVL), 150-155, 2016", "authors": ["N Abdessaied", "M Amy", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10160326230835962883", "cited_by": 43.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rO6llkc54NcC", "title": "An improved branch and bound algorithm for exact BDD minimization", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2003", "authors": ["R Ebendt", "W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13700931230454034857", "cited_by": 43.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:o9ULDYDKYbIC", "title": "Time-resolved detection of diffusion limited temperature gradients inside single isolated burning droplets using rainbow refractometry", "published_by": "Combustion and Flame 168, 255-269, 2016", "authors": ["CD Rosebrock", "S Shirinzadeh", "M Soeken", "N Riefler", "T Wriedt", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10999657163117232684", "cited_by": 42.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZHo1McVdvXMC", "title": "Debugging of Toffoli networks", "published_by": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1284-1289, 2009", "authors": ["R Wille", "D Gro\u00dfe", "S Frehse", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2830293666200110481", "cited_by": 42.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TQgYirikUcIC", "title": "On the relation between SAT and BDDs for equivalence checking", "published_by": "Proceedings International Symposium on Quality Electronic Design, 394-399, 2002", "authors": ["S Reda", "R Drechsler", "A Orailoglu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7875095026260217819", "cited_by": 42.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:W5xh706n7nkC", "title": "Effective robustness analysis using bounded model checking techniques", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2011", "authors": ["G Fey", "A Sulflow", "S Frehse", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3205320244332414697", "cited_by": 41.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:g5m5HwL7SMYC", "title": "Pseudo-Kronecker expressions for symmetric functions", "published_by": "IEEE Transactions on Computers 48 (9), 987-990, 1999", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12488904438118763816", "cited_by": 41.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hC7cP41nSMkC", "title": "Testability of 2-level AND/EXOR circuits", "published_by": "Journal of Electronic Testing 14, 219-225, 1999", "authors": ["R Drechsler", "H Hengster", "H Sch\u00e4fer", "J Hartmann", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12543513316269620598", "cited_by": 41.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mB3voiENLucC", "title": "Symmetry based variable ordering for ROBDDs", "published_by": "Logic and Architecture Synthesis: State-of-the-art and novel approaches, 70-81, 1995", "authors": ["D M\u00f6ller", "P Molitor", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5697918932844456740", "cited_by": 41.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GdZ7R06HQM4C", "title": "Verifying Instruction Set Simulators using Coverage-guided Fuzzing*", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 360-365, 2019", "authors": ["V Herdt", "D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4713592516176777349", "cited_by": 40.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tOudhMTPpwUC", "title": "Analyzing functional coverage in bounded model checking", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["D Gro\u00dfe", "U Kuhne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16600496872459142662", "cited_by": 40.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TY5xIG7f_2sC", "title": "Verifying SystemC using intermediate verification language and stateful symbolic simulation", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3436271906728293377", "cited_by": 39.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M0j1y4EgrScC", "title": "Reverse BDD-based synthesis for splitter-free optical circuits", "published_by": "The 20th Asia and South Pacific Design Automation Conference, 172-177, 2015", "authors": ["R Wille", "O Keszocze", "C Hopfmuller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13943308736742504765", "cited_by": 39.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rFyVMFCKTwsC", "title": "Quantum circuit optimization by Hadamard gate reduction", "published_by": "Reversible Computation: 6th International Conference, RC 2014, Kyoto, Japan\u00a0\u2026, 2014", "authors": ["N Abdessaied", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3696293064091324445", "cited_by": 39.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RMgMIBzvq-4C", "title": "Quantum circuits employing roots of the Pauli matrices", "published_by": "Physical Review A 88 (4), 042322, 2013", "authors": ["M Soeken", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15768953930431829219", "cited_by": 39.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:S16KYo8Pm5AC", "title": "Debugging of inconsistent UML/OCL models", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2012", "authors": ["R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10841968704402793300", "cited_by": 39.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JoZmwDi-zQgC", "title": "metaSMT: Focus on Your Application not on Solver Integration.", "published_by": "DIFTS@ FMCAD, 2011", "authors": ["F Haedicke", "S Frehse", "G Fey", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9633296875488099773", "cited_by": 39.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:D_sINldO8mEC", "title": "Window optimization of reversible and quantum circuits", "published_by": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2010", "authors": ["M Soeken", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9331438387085602526", "cited_by": 39.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:f2IySw72cVMC", "title": "Estimating functional coverage in bounded model checking", "published_by": "2007 Design, Automation & Test in Europe Conference & Exhibition, 1-6, 2007", "authors": ["D Gro\u00dfe", "U Kuhne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5362026063334431617", "cited_by": 39.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cNe27ouKFcQC", "title": "Technische Informatik", "published_by": "Pearson Studium, 2005", "authors": ["B Becker", "R Drechsler", "P Molitor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4512595538568433742", "cited_by": 39.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HDshCWvjkbEC", "title": "Managing don't cares in Boolean satisfiability", "published_by": "Proceedings Design, Automation and Test in Europe Conference and Exhibition\u00a0\u2026, 2004", "authors": ["S Safarpour", "A Veneris", "R Drechsler", "J Lee"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7670496411533192128", "cited_by": 38.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vrnMIr82eJkC", "title": "Towards formal verification of optimized and industrial multipliers", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 544-549, 2020", "authors": ["A Mahzoon", "D Gro\u00dfe", "C Scholl", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3527789303140852910", "cited_by": 37.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rAN7mHg6NlYC", "title": "Scratch and Google Blockly: How girls' programming skills and attitudes are influenced", "published_by": "Proceedings of the 19th Koli Calling International Conference on Computing\u00a0\u2026, 2019", "authors": ["M Seraj", "ES Katterfeldt", "K Bub", "S Autexier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=568947624219645325", "cited_by": 37.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2SFquFhkCoYC", "title": "Scalable design for field-coupled nanocomputing circuits", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["M Walter", "R Wille", "FS Torres", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18232862671233023659", "cited_by": 37.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CMvovTBb2okC", "title": "Equivalence checking in multi-level quantum systems", "published_by": "Reversible Computation: 6th International Conference, RC 2014, Kyoto, Japan\u00a0\u2026, 2014", "authors": ["P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5411819194762677540", "cited_by": 37.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nZcligLrVowC", "title": "The system verification methodology for advanced TLM verification", "published_by": "Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware\u00a0\u2026, 2012", "authors": ["MFS Oliveira", "C Kuznik", "HM Le", "D Gro\u00dfe", "F Haedicke", "W Mueller", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9037334757710026461", "cited_by": 37.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:J_g5lzvAfSwC", "title": "SyCE: An integrated environment for system design in SystemC", "published_by": "16th IEEE International Workshop on Rapid System Prototyping (RSP'05), 258-260, 2005", "authors": ["R Drechsler", "G Fey", "C Genz", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14327688331919495491", "cited_by": 37.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uWiczbcajpAC", "title": "Project-based learning in student teams in computer science education", "published_by": "Facta universitatis-series: Electronics and Energetics 18 (2), 165-180, 2005", "authors": ["A Breiter", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10575715362876341452", "cited_by": 37.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BqipwSGYUEgC", "title": "Gatecomp: Equivalence checking of digital circuits in an industrial environment", "published_by": "Int\u2019l Workshop on Boolean Problems, 195-200, 2002", "authors": ["R Drechsler", "S H\u00f6reth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16069535349665888654", "cited_by": 37.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:blknAaTinKkC", "title": "Synthesizing checkers for on-line verification of system-on-chip designs", "published_by": "Proceedings of the 2003 International Symposium on Circuits and Systems\u00a0\u2026, 2003", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9451836774173986909", "cited_by": 36.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zA6iFVUQeVQC", "title": "On variable ordering and decomposition type choice in OKFDDs", "published_by": "IEEE transactions on computers 47 (12), 1398-1403, 1998", "authors": ["R Drechsler", "B Becker", "A Jahnke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14403122542732681168", "cited_by": 36.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GnPB-g6toBAC", "title": "OFDD based minimization of fixed polarity Reed-Muller expressions using hybrid genetic algorithms", "published_by": "Proceedings 1994 IEEE International Conference on Computer Design: VLSI in\u00a0\u2026, 1994", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17648222491889873148", "cited_by": 36.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dQ2og3OwTAUC", "title": "Polynomial formal verification of multipliers", "published_by": "Formal Methods in System Design 22, 39-58, 2003", "authors": ["M Keim", "R Drechsler", "B Becker", "M Martin", "P Molitor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13014417607231294706", "cited_by": 35.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EUQCXRtRnyEC", "title": "Efficient calculation of fixed-polarity polynomial expressions for multiple-valued logic functions", "published_by": "Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic, 76-82, 2002", "authors": ["D Jankovic", "RS Stankovic", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9452870893765959086", "cited_by": 35.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:70eg2SAEIzsC", "title": "Minimization of BDDs by evolutionary algorithms", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10947842294979881437", "cited_by": 35.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:R3hNpaxXUhUC", "title": "Synthesis for testability: Circuits derived from ordered kronecker functional decision diagrams", "published_by": "Proceedings the European Design and Test Conference. ED&TC 1995, 592, 1995", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14181248019364887178", "cited_by": 35.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Cvh0bltMcLgC", "title": "Scalable one-pass synthesis for digital microfluidic biochips", "published_by": "IEEE Design & Test 32 (6), 41-50, 2015", "authors": ["R Wille", "O Keszocze", "R Drechsler", "T Boehnisch", "A Kroker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14141812481099575117", "cited_by": 34.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SeFeTyx0c_EC", "title": "Evolutionary algorithms for embedded system design", "published_by": "Springer Science & Business Media, 2002", "authors": ["R Drechsler", "N Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12795297190350563717", "cited_by": 34.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eflP2zaiRacC", "title": "Multi-objective optimization in evolutionary algorithms using satisfiability classes", "published_by": "International conference on computational intelligence, 108-117, 1999", "authors": ["N Drechsler", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10450324375561375202", "cited_by": 34.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NaGl4SEjCO4C", "title": "OKFDDs versus OBDDs and OFDDs", "published_by": "Automata, Languages and Programming: 22nd International Colloquium, ICALP 95\u00a0\u2026, 1995", "authors": ["B Becker", "R Drechsler", "M Theobald"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8179664047850807512", "cited_by": 34.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RGFaLdJalmkC", "title": "Efficient graph based representation of multi-valued functions with an application to genetic algorithms", "published_by": "Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL\u00a0\u2026, 1994", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3023591444328132901", "cited_by": 34.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3_f9JqYsqVQC", "title": "Compiled symbolic simulation for SystemC", "published_by": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2016", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12637903440132786487", "cited_by": 33.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:J4E9jCG1tHUC", "title": "SyReC: A hardware description language for the specification and synthesis of reversible circuits", "published_by": "Integration 53, 39-53, 2016", "authors": ["R Wille", "E Sch\u00f6nborn", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6070826304240425555", "cited_by": 33.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M3NEmzRMIkIC", "title": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche Funktionen", "published_by": "Springer-Verlag, 2013", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5851499805004999589", "cited_by": 33.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IaI1MmNe2tcC", "title": "Exploiting negative control lines in the optimization of reversible circuits", "published_by": "Reversible Computation: 5th International Conference, RC 2013, Victoria, BC\u00a0\u2026, 2013", "authors": ["K Datta", "G Rathi", "R Wille", "I Sengupta", "H Rahaman", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=427824804580079723", "cited_by": 33.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3htObqc8RwsC", "title": "A new SAT-based ATPG for generating highly compacted test sets", "published_by": "2012 IEEE 15th International Symposium on Design and Diagnostics of\u00a0\u2026, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Krenz-B\u00e5\u00e5th", "A Glowatz", "F Hapke", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=132479218002269103", "cited_by": 33.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mKu_rENv82IC", "title": "High Quality Test Pattern Generation and Boolean Satisfiability", "published_by": "Springer Science & Business Media, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18375077392010433039", "cited_by": 33.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RYcK_YlVTxYC", "title": "Computing bounds for fault tolerance using formal techniques", "published_by": "Proceedings of the 46th Annual Design Automation Conference, 190-195, 2009", "authors": ["G Fey", "A S\u00fclflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2405825444015123433", "cited_by": 33.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:evX43VCCuoAC", "title": "Increasing the accuracy of SAT-based debugging", "published_by": "2009 Design, Automation & Test in Europe Conference & Exhibition, 1326-1331, 2009", "authors": ["A Sulflow", "G Fey", "C Braunstein", "U Kuhne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1419009824118884246", "cited_by": 33.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:z_wVstp3MssC", "title": "Logic minimization and testability of 2-SPP networks", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2008", "authors": ["A Bernasconi", "V Ciriani", "R Drechsler", "T Villa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13703901648894911455", "cited_by": 33.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q3oQSFYPqjQC", "title": "Transformations amongst the Walsh, Haar, arithmetic and Reed-Muller spectral domains", "published_by": "International Workshop on Applications of the Reed-Muller Expansion in\u00a0\u2026, 2001", "authors": ["MA Thornton", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12244104287234122981", "cited_by": 33.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RHpTSmoSYBkC", "title": "Polynomial formal verification of of multipliers", "published_by": "Proceedings. 15th IEEE VLSI Test Symposium (Cat. No. 97TB100125), 150-155, 1997", "authors": ["M Keim", "M Martin", "B Becker", "R Drechsler", "P Molitor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7880121897831145651", "cited_by": 32.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jFemdcug13IC", "title": "Lips: An ide for model driven engineering based on natural language processing", "published_by": "2013 1st International Workshop on Natural Language Analysis in Software\u00a0\u2026, 2013", "authors": ["O Keszocze", "M Soeken", "E Kuksa", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4477504743300745263", "cited_by": 31.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PuOEWVtPfzwC", "title": "Reducing the depth of quantum circuits using additional circuit lines", "published_by": "Reversible Computation: 5th International Conference, RC 2013, Victoria, BC\u00a0\u2026, 2013", "authors": ["N Abdessaied", "R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12958876262640167977", "cited_by": 31.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4tNoA7Af41QC", "title": "Finding good counter-examples to aid design verification", "published_by": "First ACM and IEEE International Conference on Formal Methods and Models for\u00a0\u2026, 2003", "authors": ["G Fey", "R Dreschler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7775640254408660119", "cited_by": 31.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hMod-77fHWUC", "title": "Design of experiments in CAD: Context and new data sets for ISCAS'99", "published_by": "1999 IEEE International Symposium on Circuits and Systems (ISCAS) 6, 424-427, 1999", "authors": ["F Brglez", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12614275088564137169", "cited_by": 31.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:O3NaXMp0MMsC", "title": "BiTeS: a BDD based test pattern generator for strong robust path delay faults.", "published_by": "EURO-DAC, 322-327, 1994", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=640152407440944611", "cited_by": 31.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:W1ZWpF0a3GIC", "title": "PolyAdd: Polynomial formal verification of adder circuits", "published_by": "2021 24th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2021", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17744910207949577514", "cited_by": 30.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pYRxIbzCxX0C", "title": "Accuracy and compactness in decision diagrams for quantum computation", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 280-283, 2019", "authors": ["A Zulehner", "P Niemann", "R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6673431337059278425", "cited_by": 30.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Dmoar05iI2YC", "title": "Approximation-aware testing for approximate circuits", "published_by": "2018 23rd Asia and South Pacific design automation conference (ASP-DAC), 239-244, 2018", "authors": ["A Chandrasekharan", "S Eggersgl\u00fc\u00df", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=983480921984165876", "cited_by": 30.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zzCxg_vo7cAC", "title": "Requirements engineering for cyber-physical systems: Challenges in the context of \u201cindustrie 4.0\u201d", "published_by": "Advances in Production Management Systems. Innovative and Knowledge-Based\u00a0\u2026, 2014", "authors": ["S Wiesner", "C Gorldt", "M Soeken", "KD Thoben", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6407977706384215568", "cited_by": 30.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DUooU5lO8OsC", "title": "Optimizing the mapping of reversible circuits to four-valued quantum gate circuits", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 173-178, 2012", "authors": ["M Soeken", "Z Sasanian", "R Wille", "DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6177985383039515910", "cited_by": 30.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LjlpjdlvIbIC", "title": "Verification of PLC programs using formal proof techniques", "published_by": "FORMS/FORMAT 2008, 43-50, 2008", "authors": ["A S\u00fclflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5756653830571960558", "cited_by": 30.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vRqMK49ujn8C", "title": "Improving test pattern compactness in SAT-based ATPG", "published_by": "16th Asian Test Symposium (ATS 2007), 445-452, 2007", "authors": ["S Eggersgluss", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4925800266513577315", "cited_by": 30.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lSLTfruPkqcC", "title": "Dynamic minimization of word-level decision diagrams", "published_by": "Proceedings Design, Automation and Test in Europe, 612-617, 1998", "authors": ["S Horeth", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3522905420201331296", "cited_by": 30.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KxtntwgDAa4C", "title": "Linear transformations and exact minimization of BDDs", "published_by": "Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No. 98TB100222\u00a0\u2026, 1998", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5141032559438419842", "cited_by": 30.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FtNbRaqWXr4C", "title": "Fiction: An open source framework for the design of field-coupled nanocomputing circuits", "published_by": "arXiv preprint arXiv:1905.02477, 2019", "authors": ["M Walter", "R Wille", "FS Torres", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6148414860275726732", "cited_by": 29.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jRIwE-1ttnoC", "title": "Reversible and quantum circuits", "published_by": "Google Scholar Google Scholar Digital Library Digital Library, 2016", "authors": ["N Abdessaied", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11119944898023702271", "cited_by": 29.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HtEfBTGE9r8C", "title": "Behavior driven development for circuit design and verification", "published_by": "2012 IEEE International High Level Design Validation and Test Workshop\u00a0\u2026, 2012", "authors": ["M Diepenbeck", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4445121937977224088", "cited_by": 29.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:foquWX3nUaYC", "title": "As-Robust-As-Possible test generation in the presence of small delay defects using pseudo-Boolean optimization", "published_by": "2011 Design, Automation & Test in Europe, 1-6, 2011", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2733728200756742510", "cited_by": 29.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pyW8ca7W8N0C", "title": "Automated verification for train control systems", "published_by": "FORMS/FORMAT, 296-303, 2004", "authors": ["J Peleska", "D Gro\u00dfe", "AE Haxthausen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16336427103369619198", "cited_by": 29.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:B3FOqHPlNUQC", "title": "Decision diagram method for calculation of pruned Walsh transform", "published_by": "IEEE Transactions on Computers 50 (2), 147-157, 2001", "authors": ["D Jankovic", "RS Stankovic", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16791023484398497063", "cited_by": 29.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8O4vDxvErlEC", "title": "Early SoC security validation by VP-based static information flow analysis", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 400-407, 2017", "authors": ["M Hassan", "V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12017024936952943940", "cited_by": 28.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3x-KLxxGyuUC", "title": "Equivalence checking using Gr\u00f6bner bases", "published_by": "2016 Formal Methods in Computer-Aided Design (FMCAD), 169-176, 2016", "authors": ["A Sayed-Ahmed", "D Gro\u00dfe", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11061325894281303337", "cited_by": 28.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0N-VGjzr574C", "title": "Completeness-driven development", "published_by": "International Conference on Graph Transformation, 38-50, 2012", "authors": ["R Drechsler", "M Diepenbeck", "D Gro\u00dfe", "U K\u00fchne", "HM Le", "J Seiter", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7753826746664992701", "cited_by": 28.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fPk4N6BV_jEC", "title": "System exploration of SystemC designs", "published_by": "IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and\u00a0\u2026, 2006", "authors": ["C Genz", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1144289739857769266", "cited_by": 28.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xtRiw3GOFMkC", "title": "Improving simulation-based verification by means of formal methods", "published_by": "ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE\u00a0\u2026, 2004", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8673723623300203412", "cited_by": 28.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:D03iK_w7-QYC", "title": "Utilizing BDDs for disjoint SOP minimization", "published_by": "The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002\u00a0\u2026, 2002", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15436760604902370711", "cited_by": 28.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:l7t_Zn2s7bgC", "title": "Exact circuit synthesis", "published_by": "ACS'98: advanced computer systems (Szczecin, 19-20 November 1998), 517-524, 1998", "authors": ["R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15166689354194872769", "cited_by": 28.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DOLguN9Lh8sC", "title": "Early concolic testing of embedded binaries with virtual prototypes: A RISC-V case study", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["V Herdt", "D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5962999607833177354", "cited_by": 27.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bxPAEoiBajcC", "title": "A novel approach for nearest neighbor realization of 2D quantum circuits", "published_by": "2018 IEEE computer society annual symposium on VLSI (ISVLSI), 305-310, 2018", "authors": ["A Bhattacharjee", "C Bandyopadhyay", "R Wille", "R Drechsler", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10528871244519176771", "cited_by": 27.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w-fwKiQwpQAC", "title": "Improved synthesis of Clifford+ T quantum functionality", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 597-600, 2018", "authors": ["P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14551938873788335458", "cited_by": 27.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yCjxvIMm6_oC", "title": "On optimization-based ATPG and its application for highly compacted test sets", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2016", "authors": ["S Eggersgl\u00fc\u00df", "K Schmitz", "R Krenz-B\u00e5\u00e5th", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16336979338530251740", "cited_by": 27.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-mN3Mh-tlDkC", "title": "FoREnSiC\u2013 An Automatic Debugging Environment for C Programs", "published_by": "Hardware and Software: Verification and Testing: 8th International Haifa\u00a0\u2026, 2013", "authors": ["R Bloem", "R Drechsler", "G Fey", "A Finder", "G Hofferek", "R K\u00f6nighofer", "J Raik", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8000990002775974250", "cited_by": 27.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dshw04ExmUIC", "title": "A hybrid genetic algorithm for the channel routing problem", "published_by": "1996 IEEE International Symposium on Circuits and Systems (ISCAS) 4, 675-678, 1996", "authors": ["N Gockel", "G Pudelko", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6077717326251616228,4171031386469751731,2860326894459579983", "cited_by": 27.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WAzi4Gm8nLoC", "title": "Data extraction from SystemC designs using debug symbols and the SystemC API", "published_by": "2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 26-31, 2013", "authors": ["J Stoppe", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5201873860452496362", "cited_by": 26.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uJ-U7cs_P_0C", "title": "Overcoming limitations of the SystemC data introspection", "published_by": "2009 Design, Automation & Test in Europe Conference & Exhibition, 590-593, 2009", "authors": ["C Genz", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11241658795034918971", "cited_by": 26.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JV2RwH3_ST0C", "title": "Minimization of the expected path length in BDDs based on local changes", "published_by": "ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE\u00a0\u2026, 2004", "authors": ["R Ebendt", "W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6996512376355383869", "cited_by": 26.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_Re3VWB3Y0AC", "title": "Priorities in multi-objective optimization for genetic programming", "published_by": "Proceedings of the 3rd Annual Conference on Genetic and Evolutionary\u00a0\u2026, 2001", "authors": ["F Schmiedle", "N Drechsler", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18137697532151058286,2377252619974351961", "cited_by": 26.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ns9cj8rnVeAC", "title": "Combining GAs and symbolic methods for high quality tests of sequential circuits", "published_by": "Journal of Electronic Testing 17, 37-51, 2001", "authors": ["M Keim", "N Drechsler", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1114394305377149244", "cited_by": 26.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:abG-DnoFyZgC", "title": "Verification of multi-valued logic networks", "published_by": "Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 1996", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12313799050959131207", "cited_by": 26.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:S_fw-_riRmcC", "title": "Placement and Routing for Tile-based Field-coupled Nanocomputing Circuits Is NP-complete (Research Note)", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 15 (3), 1-10, 2019", "authors": ["M Walter", "R Wille", "D Gro\u00dfe", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6067527323833777604", "cited_by": 25.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WMtz-WDmgKQC", "title": "A generic representation of CCSL time constraints for UML/MARTE models", "published_by": "Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015", "authors": ["J Peters", "R Wille", "N Przigoda", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4988636422897199200", "cited_by": 25.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yFnVuubrUp4C", "title": "Reversible circuits: Recent accomplishments and future challenges for an emerging technology", "published_by": "Progress in VLSI Design and Test: 16th International Symposium, VDAT 2012\u00a0\u2026, 2012", "authors": ["R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1247376971834777955", "cited_by": 25.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vV6vV6tmYwMC", "title": "Heuristic learning based on genetic programming", "published_by": "Genetic Programming and Evolvable Machines 3, 363-388, 2002", "authors": ["F Schmiedle", "N Drechsler", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7373191201115471621", "cited_by": 25.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yD5IFk8b50cC", "title": "ACTion: Combining logic synthesis and technology mapping for MUX-based FPGAs", "published_by": "Journal of Systems Architecture 46 (14), 1321-1334, 2000", "authors": ["W G\u00fcnther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8482724463826283121", "cited_by": 25.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:u9iWguZQMMsC", "title": "On the expressive power of OKFDDs", "published_by": "Formal Methods in System Design 11, 5-21, 1997", "authors": ["B Becker", "R Drechsler", "M Theobald"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9729428655802966508", "cited_by": 25.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pqnbT2bcN3wC", "title": "Learning heuristics by genetic algorithms", "published_by": "Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair, 349-352, 1995", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14747777632046420263", "cited_by": 25.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9fRKRCJz75UC", "title": "Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes*", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 618-621, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8451597543852041241", "cited_by": 24.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5N-NJrZHaHcC", "title": "Towards Specification and Testing of RISC-V ISA Compliance\u22c6", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 995-998, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2170910388943891938", "cited_by": 24.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ibZ2AwG9z6wC", "title": "Approximate hardware generation using symbolic computer algebra employing grobner basis", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 889-892, 2018", "authors": ["S Froehlich", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2701192966714889953", "cited_by": 24.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RJujIP1NYNUC", "title": "Formal system verification", "published_by": "Springer, 2018", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13250840267650006962", "cited_by": 24.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DUFsPKDdMi0C", "title": "Ground setting properties for an efficient translation of OCL in SMT-based model finding", "published_by": "Proceedings of the ACM/IEEE 19th International Conference on Model Driven\u00a0\u2026, 2016", "authors": ["N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4935754468391634898", "cited_by": 24.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TIZ-Mc8IlK0C", "title": "Efficient data structures and methodologies for SAT-based ATPG providing high fault coverage in industrial application", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2011", "authors": ["S Eggersgluss", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=389059901378843879", "cited_by": 24.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6ZxmRoH8BuwC", "title": "Incremental solving techniques for SAT-based ATPG", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2010", "authors": ["D Tille", "S Eggersgluss", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6305539549063627906", "cited_by": 24.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nrtMV_XWKgEC", "title": "MONSOON: SAT-based ATPG for path delay faults using multiple-valued logics", "published_by": "Journal of Electronic Testing 26, 307-322, 2010", "authors": ["S Eggersgl\u00fc\u00df", "G Fey", "A Glowatz", "F Hapke", "J Schloeffel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16890995929875954424", "cited_by": 24.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NhqRSupF_l8C", "title": "Efficiency of multi-valued encoding in SAT-based ATPG", "published_by": "36th International Symposium on Multiple-Valued Logic (ISMVL'06), 25-25, 2006", "authors": ["G Fey", "J Shi", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1546043876830111380", "cited_by": 24.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3s1wT3WcHBgC", "title": "Formal verification on the RT level computing one-to-one design abstractions by signal width reduction", "published_by": "Proc. IFIP International Conference on Very Large Scale Integration (IFIP\u00a0\u2026, 2001", "authors": ["P Johannsen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12964262498022457288", "cited_by": 24.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cFHS6HbyZ2cC", "title": "Look-up table FPGA synthesis from minimized multi-valued pseudo kronecker expressions", "published_by": "Proceedings. 1998 28th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 1998", "authors": ["P Lindgren", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7340513719443487240", "cited_by": 24.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nbnL2fqDbzcC", "title": "One method-all error-metrics: a three-stage approach for error-metric evaluation in approximate computing", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 284-287, 2019", "authors": ["S Froehlich", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1084974785112541677", "cited_by": 23.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w2UhwfzvF0QC", "title": "Optimization-based multiple target test generation for highly compacted test sets", "published_by": "2014 19th IEEE European Test Symposium (ETS), 1-6, 2014", "authors": ["S Eggersgl\u00fcb", "K Schmitz", "R Krenz-B\u00e5\u00e5th", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11965747687787534979", "cited_by": 23.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EPG8bYD4jVwC", "title": "A formal model for embedded brain reading", "published_by": "Industrial Robot: An International Journal 40 (6), 530-540, 2013", "authors": ["EA Kirchner", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1872237488244513291", "cited_by": 23.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XUvXOeBm_78C", "title": "Exact template matching using Boolean satisfiability", "published_by": "2013 IEEE 43rd International Symposium on Multiple-Valued Logic, 328-333, 2013", "authors": ["N Abdessaied", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8203458835363607639", "cited_by": 23.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:b1wdh0AR-JQC", "title": "Using QBF to increase accuracy of SAT-based debugging", "published_by": "Proceedings of 2010 IEEE International Symposium on Circuits and Systems\u00a0\u2026, 2010", "authors": ["A S\u00fclflow", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4318590296438953263", "cited_by": 23.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LPZeul_q3PIC", "title": "Improvements for constraint solving in the SystemC verification library", "published_by": "Proceedings of the 17th ACM Great Lakes symposium on VLSI, 493-496, 2007", "authors": ["D Gro\u00dfe", "R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4400821352902820750", "cited_by": 23.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CHSYGLWDkRkC", "title": "Minimizing the number of paths in BDDs", "published_by": "Proceedings. 15th Symposium on Integrated Circuits and Systems Design, 359-364, 2002", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10008495660026534678", "cited_by": 23.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:edDO8Oi4QzsC", "title": "Power consumption in XOR-based circuits", "published_by": "Proceedings of the ASP-DAC'99 Asia and South Pacific Design Automation\u00a0\u2026, 1999", "authors": ["Y Ye", "K Roy", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6524112673296753756", "cited_by": 23.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:a0OBvERweLwC", "title": "BDD minimization by linear transformations", "published_by": "ACS'98: advanced computer systems (Szczecin, 19-20 November 1998), 525-532, 1998", "authors": ["W G\u00fcnther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8635502516504219774", "cited_by": 23.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6e4D8M0GhXMC", "title": "Late breaking results: Polynomial formal verification of fast adders", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 1376-1377, 2021", "authors": ["A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2890809144507013888", "cited_by": 22.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7LLGAk_PBK4C", "title": "Polynomial formal verification of prefix adders", "published_by": "2021 IEEE 30th Asian Test Symposium (ATS), 85-90, 2021", "authors": ["A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2769670621340952490", "cited_by": 22.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ef4XXjhdXvQC", "title": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies", "published_by": "Springer, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16289613144179451022", "cited_by": 22.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yKzB5RS27GgC", "title": "Verifying the structure and behavior in UML/OCL models using satisfiability solvers", "published_by": "IET Cyber\u2010Physical Systems: Theory & Applications 1 (1), 49-59, 2016", "authors": ["N Przigoda", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2943380910624867782", "cited_by": 22.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QeguYG95ZbAC", "title": "AIBA: an Automated Intra-cycle Behavioral Analysis for SystemC-based design exploration", "published_by": "2016 IEEE 34th International Conference on Computer Design (ICCD), 360-363, 2016", "authors": ["M Goli", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7510036568631296738", "cited_by": 22.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tgTmbKTkO1IC", "title": "Checking concurrent behavior in UML/OCL models", "published_by": "2015 ACM/IEEE 18th International Conference on Model Driven Engineering\u00a0\u2026, 2015", "authors": ["N Przigoda", "C Hilken", "R Wille", "J Peleska", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7592904112007440933", "cited_by": 22.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ybfzIt2tCtgC", "title": "Verifying SystemC using stateful symbolic simulation", "published_by": "Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015", "authors": ["V Herdt", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16939853778574344410", "cited_by": 22.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oldoQiaHq2UC", "title": "Automating the translation of assertions using natural language processing techniques", "published_by": "Proceedings of the 2014 Forum on Specification and Design Languages (FDL\u00a0\u2026, 2014", "authors": ["M Soeken", "CB Harris", "N Abdessaied", "IG Harris", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6072152731828439180", "cited_by": 22.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4MWp96NkSFoC", "title": "Synthesizing multiplier in reversible logic", "published_by": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2010", "authors": ["S Offermann", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13777195335225656978", "cited_by": 22.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MLfJN-KU85MC", "title": "Contradiction analysis for constraint-based random simulation", "published_by": "2008 Forum on Specification, Verification and Design Languages, 130-135, 2008", "authors": ["D Gro\u00dfe", "R Wille", "R Siegmund", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3515055160672724230", "cited_by": 22.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tkaPQYYpVKoC", "title": "An integrated SystemC debugging environment", "published_by": "Embedded Systems Specification and Design Languages: Selected contributions\u00a0\u2026, 2008", "authors": ["F Rogin", "C Genz", "R Drechsler", "S R\u00fclke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4336617450922140174", "cited_by": 22.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1sJd4Hv_s6UC", "title": "BDD circuit optimization for path delay fault testability", "published_by": "Euromicro Symposium on Digital System Design, 2004. DSD 2004., 168-172, 2004", "authors": ["G Fey", "J Shi", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10493724573292562487", "cited_by": 22.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zLWjf1WUPmwC", "title": "Evaluation of static variable ordering heuristics for MDD construction [multi-valued decision diagrams]", "published_by": "Proceedings 32nd IEEE International Symposium on Multiple-valued Logic, 254-260, 2002", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7140276247798660984", "cited_by": 22.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WbkHhVStYXYC", "title": "Efficient algorithms for creation of linearly-independent decision diagrams and their mapping to regular layouts", "published_by": "VLSI design 14 (1), 35-52, 2002", "authors": ["M Perkowski", "B Falkowski", "M Chrzanowska-Jeske", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12319040722509496930", "cited_by": 22.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:t6usbXjVLHcC", "title": "On the generation of area-time optimal testable adders", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1995", "authors": ["B Becker", "R Drechsler", "P Molitor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13304785385331437790", "cited_by": 22.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ThYxFsVAhEkC", "title": "RevSCA-2.0: SCA-based formal verification of nontrivial multipliers using reverse engineering and local vanishing removal", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2021", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=678343676022152248", "cited_by": 21.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5UUbrqTvKfUC", "title": "Near zero-energy computation using quantum-dot cellular automata", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 16 (1), 1-16, 2019", "authors": ["FS Torres", "P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14038551920680269834", "cited_by": 21.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yL7DKRohVA8C", "title": "Automated nonintrusive analysis of electronic system level designs", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2018", "authors": ["M Goli", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5303982220637488463", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MSzX15-gZgkC", "title": "Exploration of the synchronization constraint in quantum-dot cellular automata", "published_by": "2018 21st Euromicro Conference on Digital System Design (DSD), 642-648, 2018", "authors": ["FS Torres", "PA Silva", "G Fontes", "JA Nacif", "RS Ferreira", "OPV Neto", "J Chaves", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1207388732781945462", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:T_0gP6tLVL0C", "title": "Towards early validation of firmware-based power management using virtual prototypes: A constrained random approach", "published_by": "2017 Forum on Specification and Design Languages (FDL), 1-8, 2017", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4002502611797148795", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mgoTDWlsYNUC", "title": "Endurance management for resistive logic-in-memory computing architectures", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "G De Micheli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13778729634265151251", "cited_by": 21.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cOfwuRB03ygC", "title": "Multi-objective BDD optimization for RRAM based circuit design", "published_by": "2016 IEEE 19th International Symposium on Design and Diagnostics of\u00a0\u2026, 2016", "authors": ["S Shirinzadeh", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12427887316663739753", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:L7vk9XBBNxgC", "title": "Towards formal verification of real-world SystemC TLM peripheral models-a case study", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2016", "authors": ["HM Le", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10614256695639029431", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8VtEwCQfWZkC", "title": "Considering nearest neighbor constraints of quantum circuits at the reversible circuit level", "published_by": "Quantum information processing 13, 185-199, 2014", "authors": ["R Wille", "A Lye", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17975122180892114758", "cited_by": 21.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OR75R8vi5nAC", "title": "Robust algorithms for high quality test pattern generation using Boolean satisfiability", "published_by": "2010 IEEE International Test Conference, 1-10, 2010", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9392173213899877636", "cited_by": 21.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dfsIfKJdRG4C", "title": "Automatic fault localization for property checking", "published_by": "Hardware and Software, Verification and Testing: Second International Haifa\u00a0\u2026, 2007", "authors": ["S Staber", "G Fey", "R Bloem", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7277127904476559379", "cited_by": 21.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:geHnlv5EZngC", "title": "System level validation using formal techniques", "published_by": "IEE Proceedings-computers and digital techniques 152 (3), 393-406, 2005", "authors": ["R Drechsler", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18216035066540105968", "cited_by": 21.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eJXPG6dFmWUC", "title": "Efficient hierarchical system debugging for property checking", "published_by": "IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems\u00a0\u2026, 2005", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8246805481292565788", "cited_by": 21.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M05iB0D1s5AC", "title": "Crossing reduction by windows optimization", "published_by": "International Symposium on Graph Drawing, 285-294, 2002", "authors": ["T Eschbach", "W G\u00fcnther", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11415347006100177450", "cited_by": 21.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1yQoGdGgb4wC", "title": "MDD-based synthesis of multi-valued logic networks", "published_by": "Proceedings 30th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 2000", "authors": ["R Drechsler", "M Thornton", "D Wessels"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8757593573849391536", "cited_by": 21.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:u_35RYKgDlwC", "title": "Overview of decision diagrams", "published_by": "IEE Proceedings-Computers and Digital Techniques 144 (3), 187-193, 1997", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17361327645185056215", "cited_by": 21.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EBV337fEn3EC", "title": "Rapid Prototyping of Fully Testable Multi-level AND, EXOR Networks", "published_by": "Fachbereich Informatik, Univ., 1993", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4685151636629978006", "cited_by": 21.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:x7obfLuV8acC", "title": "Efficient cross-level testing for processor verification: A RISC-V case-study", "published_by": "2020 Forum for Specification and Design Languages (FDL), 1-7, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "E Jentzsch", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17929147662881026456", "cited_by": 20.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WHBERAHVdrEC", "title": "Automatic protocol compliance checking of SystemC TLM-2.0 simulation behavior using timed automata", "published_by": "2017 IEEE International Conference on Computer Design (ICCD), 377-384, 2017", "authors": ["M Goli", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=926110859967053888", "cited_by": 20.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:g30IDTdgJMgC", "title": "metaSMT: focus on your application and not on solver integration", "published_by": "International Journal on Software Tools for Technology Transfer 19 (5), 605-621, 2017", "authors": ["H Riener", "F Haedicke", "S Frehse", "M Soeken", "D Gro\u00dfe", "R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18131617701498100203", "cited_by": 20.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BJtnxTr0fRcC", "title": "Upper bounds for reversible circuits based on Young subgroups", "published_by": "Information Processing Letters 114 (6), 282-286, 2014", "authors": ["N Abdessaied", "M Soeken", "MK Thomsen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5886085280511841295", "cited_by": 20.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4fKUyHm3Qg0C", "title": "Experimental studies on SAT-based test pattern generation for industrial circuits", "published_by": "2005 6th International Conference on ASIC 2, 970-972, 2005", "authors": ["J Shi", "G Fey", "R Drechsler", "A Glowatz", "J Schloffel", "F Hapke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14091427155585846817", "cited_by": 20.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HE397vMXCloC", "title": "Synthesis of pseudo kronecker lattice diagrams", "published_by": "Proceedings 1999 IEEE International Conference on Computer Design: VLSI in\u00a0\u2026, 1999", "authors": ["P Lindgren", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13419489554175225815", "cited_by": 20.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VOx2b1Wkg3QC", "title": "Ordered and shared, linearly-independent, variable-pair decision diagrams", "published_by": "Proceedings of ICICS, 1997 International Conference on Information\u00a0\u2026, 1997", "authors": ["M Perkowski", "L Jozwiak", "R Drechsler", "B Falkowski"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7085912850520810794", "cited_by": 20.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8AbLer7MMksC", "title": "A multi-layer detailed routing approach based on evolutionary algorithms", "published_by": "Proceedings of 1997 IEEE International Conference on Evolutionary\u00a0\u2026, 1997", "authors": ["N Gockel", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3507626754826156609", "cited_by": 20.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SP6oXDckpogC", "title": "Testability properties of local circuit transformations with respect to the robust path-delay-fault model", "published_by": "Proceedings of 7th International Conference on VLSI Design, 123-126, 1994", "authors": ["H Hengster", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18148246999774505863", "cited_by": 20.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:b2kfBsK7yCQC", "title": "Advanced exact synthesis of Clifford+ T circuits", "published_by": "Quantum Information Processing 19, 1-23, 2020", "authors": ["P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17969331966630380765", "cited_by": 19.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sYWwZaPVD1oC", "title": "A PLiM computer for the internet of things", "published_by": "Computer 50 (6), 35-40, 2017", "authors": ["M Soeken", "PE Gaillardon", "S Shirinzadeh", "R Drechsler", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13487297088659917836", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ufKn5pxu7C0C", "title": "Formal modeling and verification of cyber-physical systems", "published_by": "1st International Summer School on Methods and Tools for the Design of\u00a0\u2026, 2015", "authors": ["R Drechsler", "U K\u00fchne"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3181350591441316372", "cited_by": 19.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M7yex6snE4oC", "title": "Towards analyzing functional coverage in SystemC TLM property checking", "published_by": "2010 IEEE International High Level Design Validation and Test Workshop\u00a0\u2026, 2010", "authors": ["HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6064730120572620881", "cited_by": 19.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0KyAp5RtaNEC", "title": "Speeding up SAT-based ATPG using dynamic clause activation", "published_by": "2009 Asian Test Symposium, 177-182, 2009", "authors": ["S Eggersgluss", "D Tille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2137138649438710777", "cited_by": 19.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4fGpz3EwCPoC", "title": "Exact Synthesis of Elementary Quantum Gate Circuits.", "published_by": "Journal of Multiple-Valued Logic & Soft Computing 15 (4), 2009", "authors": ["D Gro\u00dfe", "R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8247975781832899842", "cited_by": 19.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4vMrXwiscB8C", "title": "A fast untestability proof for SAT-based ATPG", "published_by": "2009 12th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2009", "authors": ["D Tille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16458044104637036214", "cited_by": 19.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UxriW0iASnsC", "title": "Exact routing with search space reduction", "published_by": "IEEE Transactions on Computers 52 (6), 815-825, 2003", "authors": ["F Schmiedle", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17962300336829317018", "cited_by": 19.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PELIpwtuRlgC", "title": "SBDD variable reordering based on probabilistic and evolutionary algorithms", "published_by": "1999 IEEE Pacific Rim Conference on Communications, Computers and Signal\u00a0\u2026, 1999", "authors": ["MA Thornton", "JP Williams", "R Drechsler", "N Drechsler", "DM Wessels"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5783284081044420697", "cited_by": 19.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:738O_yMBCRsC", "title": "Exploiting don't cares during data sequencing using genetic algorithms", "published_by": "Proceedings of the ASP-DAC'99 Asia and South Pacific Design Automation\u00a0\u2026, 1999", "authors": ["N Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12469080367463547693", "cited_by": 19.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bFuYayV9R1gC", "title": "Smart homes programming: development and evaluation of an educational programming application for young learners", "published_by": "Proceedings of the 18th ACM International Conference on Interaction Design\u00a0\u2026, 2019", "authors": ["M Seraj", "CS Gro\u00dfe", "S Autexier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4328378615245063737", "cited_by": 18.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pwA0zy_liR0C", "title": "Security validation of VP-based SoCs using dynamic information flow tracking", "published_by": "it-Information Technology 61 (1), 45-58, 2019", "authors": ["M Goli", "M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14987713571787430866", "cited_by": 18.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_n8fIOMweQoC", "title": "Towards reverse engineering reversible logic", "published_by": "arXiv preprint arXiv:1704.08397, 2017", "authors": ["SM Saeed", "X Cui", "R Wille", "A Zulehner", "K Wu", "R Drechsler", "R Karri"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5556228846624130912", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZqLB7dQ1iF4C", "title": "Data flow testing for virtual prototypes", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["M Hassan", "V Herdt", "HM Le", "M Chen", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7747882724877922261", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rpSJNIKeXWsC", "title": "Simulation graphs for reverse engineering", "published_by": "2015 Formal Methods in Computer-Aided Design (FMCAD), 152-159, 2015", "authors": ["M Soeken", "B Sterin", "R Drechsler", "R Brayton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16277068118541182671", "cited_by": 18.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DkZNVXde3BIC", "title": "Circuit line minimization in the HDL-based synthesis of reversible logic", "published_by": "2012 IEEE Computer Society Annual Symposium on VLSI, 213-218, 2012", "authors": ["R Wille", "M Soeken", "E Sch\u00f6nborn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2076416218947174897", "cited_by": 18.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:U0iAMwwPxtsC", "title": "A highly fault-efficient SAT-based ATPG flow", "published_by": "IEEE Design & Test of Computers 29 (4), 63-70, 2012", "authors": ["S Eggersglub", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5758642821104325024", "cited_by": 18.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ak0FvsSvgGUC", "title": "Simulation-based equivalence checking between SystemC models at different levels of abstraction", "published_by": "Proceedings of the 21st edition of the great lakes symposium on Great lakes\u00a0\u2026, 2011", "authors": ["D Gro\u00dfe", "M Gro\u00df", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3382132567155858754", "cited_by": 18.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SjuI4pbJlxcC", "title": "Induction-based formal verification of SystemC TLM designs", "published_by": "2009 10th International Workshop on Microprocessor Test and Verification\u00a0\u2026, 2009", "authors": ["D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14087944739058885889", "cited_by": 18.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LO7wyVUgiFcC", "title": "Advanced verification by automatic property generation", "published_by": "IET computers & digital techniques 3 (4), 338-353, 2009", "authors": ["F Rogin", "T Klotz", "G Fey", "R Drechsler", "S R\u00fclke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4017648403294817672", "cited_by": 18.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tKAzc9rXhukC", "title": "Improved SAT-based reachability analysis with observability don\u2019t cares", "published_by": "Journal on Satisfiability, Boolean Modeling and Computation 5 (1-4), 1-25, 2009", "authors": ["S Safarpour", "A Veneris", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3644593707233827726", "cited_by": 18.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wkm4DBaukwsC", "title": "Applications of Evolutionary Computing: EvoWorkshops 2008: EvoCOMNET, EvoFIN, EvoHOT, EvoIASP, EvoMUSART, EvoNUM, EvoSTOC, and EvoTransLog", "published_by": "Springer, 2008", "authors": ["M Giacobini", "A Brabazon", "S Cagnoni", "GA Di Caro", "R Drechsler", "A Ekart", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5386961766558613656", "cited_by": 18.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kzcrU_BdoSEC", "title": "Visualization of SystemC designs", "published_by": "2007 IEEE International Symposium on Circuits and Systems, 413-416, 2007", "authors": ["C Genz", "R Drechsler", "G Angst", "L Linhard"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7261928730309843912", "cited_by": 18.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OU6Ihb5iCvQC", "title": "Efficient minimization and manipulation of linearly transformed binary decision diagrams", "published_by": "IEEE Transactions on Computers 52 (9), 1196-1209, 2003", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3236663806229081402", "cited_by": 18.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Y5dfb0dijaUC", "title": "Augmented sifting of multiple-valued decision diagrams", "published_by": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings\u00a0\u2026, 2003", "authors": ["DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3285862515928137568", "cited_by": 18.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Tiz5es2fbqcC", "title": "Verification of designs containing black boxes", "published_by": "Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics\u00a0\u2026, 2000", "authors": ["W Gunther", "N Drechsler", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11656586393179477087", "cited_by": 18.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:08ZZubdj9fEC", "title": "ETDD-based synthesis of term-based FPGAs for incompletely specified Boolean functions", "published_by": "Proceedings of 1998 Asia and South Pacific Design Automation Conference, 75-80, 1998", "authors": ["G Lee", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17622226986623504200", "cited_by": 18.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:g3aElNc5_aQC", "title": "Non-clausal SAT and ATPG", "published_by": "Handbook of satisfiability, 1047-1086, 2021", "authors": ["R Drechsler", "T Junttila", "I Niemel\u00e4"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17197929891863605086", "cited_by": 17.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hXZnTIgIr50C", "title": "Closing the RISC-V Compliance Gap: Looking from the Negative Testing Side*", "published_by": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17062397597287059165", "cited_by": 17.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0iM-huCvmk0C", "title": "Scalable simulation-based verification of SystemC-based virtual prototypes", "published_by": "2019 22nd Euromicro Conference on Digital System Design (DSD), 522-529, 2019", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10620444382409572865", "cited_by": 17.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LNjCCq68lIgC", "title": "Detection of hardware trojans in SystemC HLS designs via coverage-guided fuzzing", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 602-605, 2019", "authors": ["HM Le", "D Gro\u00dfe", "N Bruns", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7224536396342378436", "cited_by": 17.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-qpA3cGbmHsC", "title": "Resilience evaluation via symbolic fault injection on intermediate code", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 845-850, 2018", "authors": ["HM Le", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8155722732869202862", "cited_by": 17.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZYsTHYU9jrMC", "title": "Automatic equivalence checking for SystemC-TLM 2.0 models against their formal specifications", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["M Goli", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10276137389806365953", "cited_by": 17.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UarirCmVI0EC", "title": "Exploring superior structural materials using multi-objective optimization and formal techniques", "published_by": "2016 Sixth International Symposium on Embedded Computing and System Design\u00a0\u2026, 2016", "authors": ["R Drechsler", "S Eggersglu\u00df", "N Ellendt", "S Huhn", "L Madler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12677693493091190853", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:I2jIoRS3jIgC", "title": "On the application of formal fault localization to automated RTL-to-TLM fault correspondence analysis for fast and accurate VP-based error effect simulation-a case study", "published_by": "2016 Forum on Specification and Design Languages (FDL), 1-8, 2016", "authors": ["V Herdt", "HM Le", "D Grobe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2143028126956991160", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:feST4K8J0scC", "title": "Complexity of reversible circuits and their quantum implementations", "published_by": "Theoretical Computer Science 618, 85-106, 2016", "authors": ["N Abdessaied", "M Amy", "R Drechsler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3660829096598780356", "cited_by": 17.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MDX3w3dAD3YC", "title": "Incorporating user preferences in many-objective optimization using relation \u03b5-preferred", "published_by": "Natural Computing 14, 469-483, 2015", "authors": ["N Drechsler", "A S\u00fclflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8274503903919783405", "cited_by": 17.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GJVTs2krol4C", "title": "Contradiction analysis for inconsistent formal models", "published_by": "2015 IEEE 18th International Symposium on Design and Diagnostics of\u00a0\u2026, 2015", "authors": ["N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9346478881163414919", "cited_by": 17.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1EqfMoDn7-AC", "title": "BDD-based synthesis for all-optical Mach-Zehnder interferometer circuits", "published_by": "2015 28th International Conference on VLSI Design, 435-440, 2015", "authors": ["E Sch\u00f6nborn", "K Datta", "R Wille", "I Sengupta", "H Rahaman", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3941497740523961515", "cited_by": 17.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wGzT3bKASkAC", "title": "Generating SystemC implementations for clock constraints specified in UML/MARTE CCSL", "published_by": "2014 19th International Conference on Engineering of Complex Computer\u00a0\u2026, 2014", "authors": ["J Peters", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8155306176653456057", "cited_by": 17.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AFmTUeZ1pmEC", "title": "Panel: Future SoC verification methodology: UVM evolution or revolution?", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-5, 2014", "authors": ["R Drechsler", "C Chevallaz", "F Fummi", "AJ Hu", "R Morad", "F Schirrmeister", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10650305421911280599", "cited_by": 17.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3MwzVuqRcA0C", "title": "Behaviour driven development for tests and verification", "published_by": "Tests and Proofs: 8th International Conference, TAP 2014, Held as Part of\u00a0\u2026, 2014", "authors": ["M Diepenbeck", "U K\u00fchne", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4958477331856361097,7130102876556678409", "cited_by": 17.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jE2MZjpN3IcC", "title": "A guiding coverage metric for formal verification", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), 617-622, 2012", "authors": ["F Haedicke", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16205587805063451461", "cited_by": 17.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AXPGKjj_ei8C", "title": "Integrating observability don't cares in all-solution SAT solvers", "published_by": "2006 IEEE International Symposium on Circuits and Systems, 4 pp.-1590, 2006", "authors": ["S Safarpour", "A Veneris", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1982116223555470660", "cited_by": 17.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eMMeJKvmdy0C", "title": "Disjoint sum of product minimization by evolutionary algorithms", "published_by": "Applications of Evolutionary Computing: EvoWorkshops 2004: EvoBIO, EvoCOMNET\u00a0\u2026, 2004", "authors": ["N Drechsler", "M Hilgemeier", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2660494682498924429", "cited_by": 17.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BrmTIyaxlBUC", "title": "On the computational power of linearly transformed BDDs", "published_by": "Information Processing Letters 75 (3), 119-125, 2000", "authors": ["W G\u00fcnther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10899940526115979474", "cited_by": 17.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kRWSkSYxWN8C", "title": "Layout-driven synthesis for submicron technology: Mapping expansions to regular lattices", "published_by": "Proc. ISIC 97, 9-12, 1997", "authors": ["M Perkowski", "E Pierzchala", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2118259690052409715", "cited_by": 17.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tS2w5q8j5-wC", "title": "OKFDDs\u2014Algorithms, Applications and Extensions", "published_by": "Representations of discrete functions, 163-190, 1996", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13006427211707201277", "cited_by": 17.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Iq19BMNozs4C", "title": "Polynomial circuit verification using BDDs", "published_by": "2021 5th International Conference on Electrical, Electronics, Communication\u00a0\u2026, 2021", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17865897072358910862", "cited_by": 16.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jPVjDSAV6m0C", "title": "Synchronization of clocked field-coupled circuits", "published_by": "2018 IEEE 18th International Conference on Nanotechnology (IEEE-NANO), 1-5, 2018", "authors": ["FS Torres", "M Walter", "R Wille", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3810140376060203421", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-w1eE4La9_EC", "title": "Combining symbolic computer algebra and boolean satisfiability for automatic debugging and fixing of complex multipliers", "published_by": "2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 351-356, 2018", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12459860691857937322", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Oo_WeVVXg5wC", "title": "On the difficulty of inserting trojans in reversible computing architectures", "published_by": "IEEE Transactions on Emerging Topics in Computing 8 (4), 960-972, 2018", "authors": ["X Cui", "SM Saeed", "A Zulehner", "R Wille", "K Wu", "R Drechsler", "R Karri"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1684633862248084859", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_IsBomjs8bsC", "title": "Quantitative timing analysis of UML activity diagrams using statistical model checking", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 780-785, 2016", "authors": ["F Gu", "X Zhang", "M Chen", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10305342144594644378", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9LpHyFPp1DQC", "title": "A cube pairing approach for synthesis of ESOP-based reversible circuit", "published_by": "2014 IEEE 44th International Symposium on Multiple-Valued Logic, 109-114, 2014", "authors": ["C Bandyopadhyay", "H Rahaman", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14448636281555032906", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NtGNdKbuCngC", "title": "CRAVE 2.0: The next generation constrained random stimuli generator for SystemC", "published_by": "DVCon Europe, 2014", "authors": ["HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8665326370871286164", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:R-LXmdHK_14C", "title": "Towards a generic verification methodology for system models", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2013", "authors": ["R Wille", "M Gogolla", "M Soeken", "M Kuhlmann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12843078330796613457", "cited_by": 16.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HGTzPopzzJcC", "title": "Designing a RISC CPU in reversible logic", "published_by": "2011 41st IEEE International Symposium on Multiple-Valued Logic, 170-175, 2011", "authors": ["R Wille", "M Soeken", "D Gro\u00dfe", "E Sch\u00f6nborn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16635846796318483740", "cited_by": 16.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eq2jaN3J8jMC", "title": "Spectral decision diagrams using graph transformations", "published_by": "Proceedings Design, Automation and Test in Europe. Conference and Exhibition\u00a0\u2026, 2001", "authors": ["M Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4146123535733090867", "cited_by": 16.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XiSMed-E-HIC", "title": "Efficient manipulation algorithms for linearly transformed BDDs", "published_by": "1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of\u00a0\u2026, 1999", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12035424250542033395", "cited_by": 16.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PR6Y55bgFSsC", "title": "A Canonical AND/EXOR Form that includes both the Generalized Reed-Muller Forms and Kronecker Reed-Muller Forms,\"", "published_by": "Proc. RM 97, 219-233, 1997", "authors": ["M Perkowski", "L Jozwiak", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10466612706757530806", "cited_by": 16.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mvPsJ3kp5DgC", "title": "Fast and efficient construction of BDDs by reordering based synthesis", "published_by": "Proceedings European Design and Test Conference. ED & TC 97, 168-175, 1997", "authors": ["A Hett", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1234911395577530888", "cited_by": 16.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1qzjygNMrQYC", "title": "On local transformations and path delay fault testability", "published_by": "Journal of Electronic Testing 7 (3), 173-191, 1995", "authors": ["H Hengster", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4480354931625550590", "cited_by": 16.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XiVPGOgt02cC", "title": "Genetic Alogrithms in Computer Aided Design of Integrated Circuits", "published_by": "Fachbereich Informatik, Univ., 1994", "authors": ["R Drechsler", "H Esbensen", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11005990345538012416", "cited_by": 16.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:D_YRMw8gybsC", "title": "Polynomial word-level verification of arithmetic circuits", "published_by": "Proceedings of the 19th ACM-IEEE International Conference on Formal Methods\u00a0\u2026, 2021", "authors": ["M Barhoush", "A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1158053701145947192", "cited_by": 15.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZpfHopiqs50C", "title": "Edge verification: Ensuring correctness under resource constraints", "published_by": "2021 34th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems\u00a0\u2026, 2021", "authors": ["R Drechsler", "C Dominik"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2423930511988657771", "cited_by": 15.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EmjvLWWcsQIC", "title": "Dynamic information flow tracking for embedded binaries using SystemC-based virtual prototypes", "published_by": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020", "authors": ["P Pieper", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11101610592308782260", "cited_by": 15.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:n8FNryW2AHIC", "title": "Machine learning-based prediction of test power", "published_by": "2019 IEEE European Test Symposium (ETS), 1-6, 2019", "authors": ["H Dhotre", "S Eggersgl\u00fc\u00df", "K Chakrabarty", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7900904431880840757", "cited_by": 15.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Wqn_fehR_TUC", "title": "Towards self-explaining digital systems: A design methodology for the next generation", "published_by": "2018 IEEE 3rd International Verification and Security Workshop (IVSW), 1-6, 2018", "authors": ["R Drechsler", "C L\u00fcth", "G Fey", "T G\u00fcneysu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14259375610071386058", "cited_by": 15.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XeErXHja3Z8C", "title": "Nearest-neighbor and fault-tolerant quantum circuit implementation", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 156-161, 2016", "authors": ["L Biswal", "C Bandyopadhyay", "A Chattopadhyay", "R Wille", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9734027067434211756", "cited_by": 15.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VnuxuLaQPLMC", "title": "Formal specification level", "published_by": "Springer International Pu, 2016", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11722557804354927926", "cited_by": 15.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4oJvMfeQlr8C", "title": "Multi-objective BDD optimization with evolutionary algorithms", "published_by": "Proceedings of the 2015 Annual Conference on Genetic and Evolutionary\u00a0\u2026, 2015", "authors": ["S Shirinzadeh", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16953630055233985073", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CCeGMaHljPEC", "title": "Analyzing SystemC designs: SystemC analysis approaches for varying applications", "published_by": "Sensors 15 (5), 10399-10421, 2015", "authors": ["J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16876234191810657132", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4Yq6kJLCcecC", "title": "Determining relevant model elements for the verification of UML/OCL specifications", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2013", "authors": ["J Seiter", "R Wille", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12808514838996956232", "cited_by": 15.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_FM0Bhl9EiAC", "title": "Debugging at the electronic system level", "published_by": "Springer Science & Business Media, 2010", "authors": ["F Rogin", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1996911363790187584", "cited_by": 15.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SdhP9T11ey4C", "title": "Efficient evolutionary approaches for the data ordering problem with inversion", "published_by": "Applications of Evolutionary Computing: EvoWorkshops 2006: EvoBIO, EvoCOMNET\u00a0\u2026, 2006", "authors": ["D Logofatu", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=340071029807411574", "cited_by": 15.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bnK-pcrLprsC", "title": "Utilizing don't care states in SAT-based bounded sequential problems", "published_by": "Proceedings of the 15th ACM Great Lakes symposium on VLSI, 264-269, 2005", "authors": ["S Safarpour", "G Fey", "A Veneris", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10948465853972696306", "cited_by": 15.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:j8SEvjWlNXcC", "title": "Minimizing the number of one-paths in BDDs by an evolutionary algorithm", "published_by": "The 2003 Congress on Evolutionary Computation, 2003. CEC'03. 3, 1724-1731, 2003", "authors": ["M Hilgemeier", "N Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10885862169182194107", "cited_by": 15.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uc_IGeMz5qoC", "title": "Recursive bi-partitioning of netlists for large number of partitions", "published_by": "Proceedings Euromicro Symposium on Digital System Design. Architectures\u00a0\u2026, 2002", "authors": ["R Drechsler", "W Gunther", "T Eschbach", "L Linhard", "G Angst"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12235784477495863192", "cited_by": 15.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZuybSZzF8UAC", "title": "Computing Walsh, arithmetic, and Reed-Muller spectral decision diagrams using graph transformations", "published_by": "Proceedings of the 12th ACM Great Lakes symposium on VLSI, 178-183, 2002", "authors": ["WJ Townsend", "MA Thornton", "R Drechsler", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7355744637701323400", "cited_by": 15.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hkOj_22Ku90C", "title": "Improving EAs for sequencing problems", "published_by": "Proceedings of the 2nd Annual Conference on Genetic and Evolutionary\u00a0\u2026, 2000", "authors": ["W G\u00fcnther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11140744860882748691", "cited_by": 15.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wbdj-CoPYUoC", "title": "AND/EXOR-based synthesis of testable KFDD-circuits with small depth", "published_by": "Proceedings of the Fifth Asian Test Symposium (ATS'96), 148-154, 1996", "authors": ["H Hengster", "R Drechsler", "S Eckrich", "T Pfeiffer", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8261921541905340750", "cited_by": 15.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HmWvvuJwtxYC", "title": "Automated analysis of virtual prototypes at electronic system level", "published_by": "Proceedings of the 2019 on Great Lakes Symposium on VLSI, 307-310, 2019", "authors": ["M Goli", "M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2583600000375772785", "cited_by": 14.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:URGbnSt0D2cC", "title": "Resilience evaluation for approximating SystemC designs using machine learning techniques", "published_by": "2018 International Symposium on Rapid System Prototyping (RSP), 97-103, 2018", "authors": ["M Goli", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4251032152064653892", "cited_by": 14.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Weau3kkTRIMC", "title": "Evaluating the impact of interconnections in Quantum-dot Cellular Automata", "published_by": "2018 21st Euromicro Conference on Digital System Design (DSD), 649-656, 2018", "authors": ["FS Torres", "R Wille", "M Walter", "P Niemann", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14414705145967988341", "cited_by": 14.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Sf6vrWCRp3YC", "title": "Design automation techniques for approximation circuits", "published_by": "Springer, 2018", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9541404747860630117", "cited_by": 14.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wgKq3sYidysC", "title": "Machine learning based test pattern analysis for localizing critical power activity areas", "published_by": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2017", "authors": ["H Dhotre", "S Eggersgl\u00fc\u00df", "M Dehbashi", "U Pfannkuchen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12568363098596297841", "cited_by": 14.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IExZWSxeYXUC", "title": "From biochips to quantum circuits: Computer-aided design for emerging technologies", "published_by": "2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2016", "authors": ["R Wille", "B Li", "U Schlichtmann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13325854948787791537", "cited_by": 14.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oFn-K-OQSCAC", "title": "From reversible logic to quantum circuits: Logic design for an emerging technology", "published_by": "2016 International conference on embedded computer systems: architectures\u00a0\u2026, 2016", "authors": ["R Wille", "A Chattopadhyay", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10384272570208267128", "cited_by": 14.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:K4-iKlO5MD4C", "title": "Verifying consistency between activity diagrams and their corresponding OCL contracts", "published_by": "Proceedings of the 2014 Forum on Specification and Design Languages (FDL\u00a0\u2026, 2014", "authors": ["C Hilken", "J Seiter", "R Wille", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7582350960971307050", "cited_by": 14.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wBLCggQE-ToC", "title": "Determining cases of scenarios to improve coverage in simulation-based verification", "published_by": "Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, 1-7, 2014", "authors": ["S Yang", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17323063629027063866", "cited_by": 14.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:X5YyAB84Iw4C", "title": "Recent advances in SAT-based ATPG: Non-standard fault models, multi constraints and optimization", "published_by": "2014 9th IEEE International Conference on Design & Technology of Integrated\u00a0\u2026, 2014", "authors": ["B Becker", "R Drechsler", "S Eggersgl\u00fc\u00df", "M Sauer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7831199710774150287", "cited_by": 14.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NxmKEeNBbOMC", "title": "Complete and effective robustness checking by means of interpolation", "published_by": "2012 Formal Methods in Computer-Aided Design (FMCAD), 82-90, 2012", "authors": ["S Frehse", "G Fey", "E Arbel", "K Yorav", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7554771907756521056", "cited_by": 14.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OP4eGU-M3BUC", "title": "A synthesis flow for sequential reversible circuits", "published_by": "2012 IEEE 42nd International Symposium on Multiple-Valued Logic, 299-304, 2012", "authors": ["M Soeken", "R Wille", "C Otterstedt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7613006642641072634", "cited_by": 14.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vDijr-p_gm4C", "title": "Evaluation of SAT like proof techniques for formal verification of word level circuits", "published_by": "IEEE Workshop on RTL and High Level Testing, 31-36, 2007", "authors": ["A S\u00fclflow", "U K\u00fchne", "R Wille", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7346259391177812277", "cited_by": 14.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9Nmd_mFXekcC", "title": "Reusing learned information in SAT-based ATPG", "published_by": "20th International Conference on VLSI Design held jointly with 6th\u00a0\u2026, 2007", "authors": ["G Fey", "T Warode", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15555012628297526379", "cited_by": 14.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cTy_cm4PQvYC", "title": "Combination of lower bounds in exact BDD minimization", "published_by": "2003 Design, Automation and Test in Europe Conference and Exhibition, 758-763, 2003", "authors": ["R Ebendt", "W Gunther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7580826298988910154", "cited_by": 14.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uLbwQdceFCQC", "title": "Fast and efficient equivalence checking based on NAND-BDDs", "published_by": "Proc. VLSI\u201901, 2001", "authors": ["R Drechsler", "M Thornton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=419051398278559245", "cited_by": 14.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:N5tVd3kTz84C", "title": "Decision diagrams in synthesis-algorithms, applications and extensions", "published_by": "Proceedings Tenth International Conference on VLSI Design, 46-50, 1997", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6741329299484268229", "cited_by": 14.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:olpn-zPbct0C", "title": "Satisfiability problems for OFDDs", "published_by": "Representations of discrete functions, 233-248, 1996", "authors": ["R Werchner", "T Harich", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12141757920246624482", "cited_by": 14.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JVJ6OkSwpHsC", "title": "Polynomial formal verification: Ensuring correctness under resource constraints", "published_by": "Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided\u00a0\u2026, 2022", "authors": ["R Drechsler", "A Mahzoon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2732344547395898137", "cited_by": 13.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8xglSJ46CyEC", "title": "Polynomial formal verification of arithmetic circuits", "published_by": "Proceedings of International Conference on Computational Intelligence and\u00a0\u2026, 2022", "authors": ["R Drechsler", "A Mahzoon", "L Weingarten"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14171550243058641043", "cited_by": 13.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tBp-nognM3UC", "title": "Functional coverage-driven characterization of RF amplifiers", "published_by": "2019 Forum for Specification and Design Languages (FDL), 1-8, 2019", "authors": ["M Hassan", "D Gro\u00dfe", "T V\u00f6rtler", "K Einwich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10662607308720833178", "cited_by": 13.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aNch6Af-aFkC", "title": "Exact synthesis of ternary reversible functions using ternary Toffoli gates", "published_by": "2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL), 179-184, 2017", "authors": ["A Kole", "PMN Rani", "K Datta", "I Sengupta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8680125541500230552", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aU4yMueWZ3QC", "title": "ProACt: A processor for high performance on-demand approximate computing", "published_by": "Proceedings of the on Great Lakes Symposium on VLSI 2017, 463-466, 2017", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12101036049114809451", "cited_by": 13.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mJbmKSuM8toC", "title": "Frame conditions in symbolic representations of UML/OCL models", "published_by": "2016 ACM/IEEE International Conference on Formal Methods and Models for\u00a0\u2026, 2016", "authors": ["N Przigoda", "J Gomes Filho", "P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3816943557659704537", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QtA78RmWg5MC", "title": "ParCoSS: efficient parallelized compiled symbolic simulation", "published_by": "International Conference on Computer Aided Verification, 177-183, 2016", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10329214419009857826", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uPCvBZYD9qUC", "title": "Gates vs. splitters: Contradictory optimization objectives in the synthesis of optical circuits", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (1), 1-13, 2016", "authors": ["A Deb", "R Wille", "O Kesz\u00f6cze", "S Hillmich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1987807033834880336", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qSd0DAb9jMoC", "title": "Benefits of illustrations and videos for technical documentations", "published_by": "Computers in Human Behavior 45, 109-120, 2015", "authors": ["CS Gro\u00dfe", "L Jungmann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13683755082250251841", "cited_by": 13.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5LPo_wSKItgC", "title": "Automated feature localization for dynamically generated SystemC designs", "published_by": "2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), 277-280, 2015", "authors": ["J Stoppe", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8752769016947114604", "cited_by": 13.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oYLFIHfuHKwC", "title": "Validating SystemC implementations against their formal specifications", "published_by": "Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, 1-8, 2014", "authors": ["J Stoppe", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17940004780750705404", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VRfTbSk87rEC", "title": "A compact and efficient SAT encoding for quantum circuits", "published_by": "2013 Africon, 1-6, 2013", "authors": ["R Wille", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8063946572249837359", "cited_by": 13.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PVjk1bu6vJQC", "title": "Robustness check for multiple faults using formal techniques", "published_by": "2009 12th Euromicro Conference on Digital System Design, Architectures\u00a0\u2026, 2009", "authors": ["S Frehse", "G Fey", "A Suflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10458428066456951143", "cited_by": 13.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:URolC5Kub84C", "title": "Property analysis and design understanding in a quality-driven bounded model checking flow", "published_by": "2008 Ninth International Workshop on Microprocessor Test and Verification, 88-93, 2008", "authors": ["U K\u00fchne", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7570693480314363404,3688195098050774008", "cited_by": 13.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5ugPr518TE4C", "title": "On the relation between simulation-based and SAT-based diagnosis", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 6 pp., 2006", "authors": ["G Fey", "S Safarpour", "A Veneris", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9946860461506294039", "cited_by": 13.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gV6rEsy15s0C", "title": "Applications of Evolutionary Computing", "published_by": "Springer Berlin/Heidelberg., 2005", "authors": ["F Rothlauf", "J Branke", "S Cagnoni", "E Costa", "C Cotta", "R Drechsler", "E Lutton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2424979793258077766", "cited_by": 13.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZfRJV9d4-WMC", "title": "Probabilistic equivalence checking using partial Haar spectral diagrams", "published_by": "Proceedings of 4th International Workshop on Applications of Reed-Muller\u00a0\u2026, 1999", "authors": ["MA Thornton", "R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17485925848893100891", "cited_by": 13.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kh2fBNsKQNwC", "title": "Improved minimization methods of pseudo kronecker expressions for multiple output functions", "published_by": "1998 IEEE International Symposium on Circuits and Systems (ISCAS) 6, 187-190, 1998", "authors": ["P Lindgren", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13826182188259368524", "cited_by": 13.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fEOibwPWpKIC", "title": "New hierarchies of AND/EXOR trees, decision diagrams, lattice diagrams, canonical forms, and regular layouts", "published_by": "Proc. Workshop on Application of Reed-Muller Expansion in Circuit Design\u00a0\u2026, 1997", "authors": ["M Perkowski", "L Jozwiak", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10623981722519143331", "cited_by": 13.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_Ybze24A_UAC", "title": "Influencing parameters of evolutionary algorithms for sequencing problems", "published_by": "Proceedings of 1997 IEEE International Conference on Evolutionary\u00a0\u2026, 1997", "authors": ["N Gockel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1763159276574903805", "cited_by": 13.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uAPFzskPt0AC", "title": "On the computation power of functional decision diagrams", "published_by": "Fachbereich Informatik, Univ., 1993", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16982949855948176266", "cited_by": 13.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6gSKFiM3XosC", "title": "PREASC: Automatic portion resilience evaluation for approximating SystemC-Based designs using regression analysis techniques", "published_by": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 25 (5\u00a0\u2026, 2020", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=612388228883548516", "cited_by": 12.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:puFLaqDw8dcC", "title": "Testbench qualification for SystemC-AMS timed data flow models", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 857-860, 2018", "authors": ["M Hassan", "D Gro\u00dfe", "HM Le", "T V\u00f6rtler", "K Einwich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16269677877115270926", "cited_by": 12.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Kv9jytqXTosC", "title": "Advanced logic synthesis", "published_by": "Springer, 2018", "authors": ["AI Reis", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1732960881344997670", "cited_by": 12.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:svGagg1hbZMC", "title": "Error bounded exact BDD minimization in approximate computing", "published_by": "2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL), 254-259, 2017", "authors": ["S Froehlich", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6810070390105895589", "cited_by": 12.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wlzmIqt2EaEC", "title": "Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["S Huhn", "S Eggersgl\u00fc\u00df", "K Chakrabarty", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1645574148161897447", "cited_by": 12.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TeJ9juy8vcMC", "title": "Fault detection in parity preserving reversible circuits", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 44-49, 2016", "authors": ["N Przigoda", "G Dueck", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11531984225882739314", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DGzKIA18-3YC", "title": "Reversible circuit rewriting with simulated annealing", "published_by": "2015 IFIP/IEEE International Conference on Very Large Scale Integration\u00a0\u2026, 2015", "authors": ["N Abdessaied", "M Soeken", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9269000048161148074", "cited_by": 12.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nU66GSXDKhoC", "title": "Verification-driven design across abstraction levels: A case study", "published_by": "2015 Euromicro Conference on Digital System Design, 375-382, 2015", "authors": ["N Przigoda", "J Stoppe", "J Seiter", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8475276065287664375", "cited_by": 12.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cSdaV2aYdYsC", "title": "Improving coverage of simulation-based verification by dedicated stimuli generation", "published_by": "2014 17th Euromicro Conference on Digital System Design, 599-606, 2014", "authors": ["S Yang", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9485400949644291538", "cited_by": 12.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PQEM9vzQD9gC", "title": "On the \u201cQ\u201d in QMDDs: Efficient representation of quantum functionality in the QMDD data-structure", "published_by": "Reversible Computation: 5th International Conference, RC 2013, Victoria, BC\u00a0\u2026, 2013", "authors": ["P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13685451925698664499", "cited_by": 12.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wKETBy42zhYC", "title": "Automatic Fault Localization for Programmable Logic Controllers \u2605", "published_by": "FORMS/FORMAT 2010: Formal Methods for Automation and Safety in Railway and\u00a0\u2026, 2011", "authors": ["A S\u00fclflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6359634360425522185", "cited_by": 12.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:k8Z6L05lTy4C", "title": "Enhancing debugging of multiple missing control errors in reversible logic", "published_by": "Proceedings of the 20th symposium on Great lakes symposium on VLSI, 465-470, 2010", "authors": ["JC Jung", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5396311626142350348", "cited_by": 12.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EkHepimYqZsC", "title": "Increasing robustness of SAT-based delay test generation using efficient dynamic learning techniques", "published_by": "2009 14th IEEE European Test Symposium, 81-86, 2009", "authors": ["S Eggersgluss", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6872120683545829526", "cited_by": 12.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2KloaMYe4IUC", "title": "Experimental studies on SAT-based ATPG for gate delay faults", "published_by": "37th International Symposium on Multiple-Valued Logic (ISMVL'07), 6-6, 2007", "authors": ["S Eggersgluss", "D Tille", "G Fey", "R Drechsler", "A Glowatz", "F Hapke", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=953733154032245333", "cited_by": 12.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bz8QjSJIRt4C", "title": "Exact Toffoli network synthesis of reversible logic using boolean satisfiability", "published_by": "2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and\u00a0\u2026, 2006", "authors": ["D GroBe", "X Chen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15379576902933593826", "cited_by": 12.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q3CdL3IzO_QC", "title": "MuTaTe: An efficient design for testability technique for multiplexor based circuits", "published_by": "Proceedings of the 13th ACM Great Lakes symposium on VLSI, 80-83, 2003", "authors": ["R Drechsler", "J Shi", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3530096047920930973", "cited_by": 12.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:86PQX7AUzd4C", "title": "Low-power optimization techniques for BDD mapped circuits using temporal correlation Techniques d\u2019optimisation pour les faibles puissances pour des diagrammes de d ecision\u00a0\u2026", "published_by": "Can. J. Elect. Comput. Eng 27 (4), 2002", "authors": ["R Drechsler", "M Kerttu", "P Lindgren", "M Thornton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11721135734025675648,7388659405994720879", "cited_by": 12.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7T2F9Uy0os0C", "title": "Dynamic re-encoding during MDD minimization", "published_by": "Proceedings 30th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 2000", "authors": ["F Schmiedle", "W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13785574831075624496", "cited_by": 12.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ye4kPcJQO24C", "title": "Minimization of BDDs using linear transformations based on evolutionary techniques", "published_by": "1999 IEEE International Symposium on Circuits and Systems (ISCAS) 1, 387-390, 1999", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5960835582736955157", "cited_by": 12.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XD-gHx7UXLsC", "title": "Manipulation of* BMDs", "published_by": "Proceedings of 1998 Asia and South Pacific Design Automation Conference, 433-438, 1998", "authors": ["R Drechsler", "S Horeth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15280870915001912830", "cited_by": 12.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Mojj43d5GZwC", "title": "Ternary and quaternary lattice diagrams for linearly-independent logic, multiple-valued logic, and analog synthesis", "published_by": "Proceedings of ICICS, 1997 International Conference on Information\u00a0\u2026, 1997", "authors": ["MA Perkowski", "E Pierzchala", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16678040034274748586", "cited_by": 12.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UHK10RUVsp4C", "title": "Fault simulation in sequential multi-valued logic networks", "published_by": "Proceedings 1997 27th International Symposium on Multiple-Valued Logic, 145-150, 1997", "authors": ["R Drechsler", "M Keim", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=179681852890912966", "cited_by": 12.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:J-pR_7NvFogC", "title": "A genetic algorithm for RKRO minimization", "published_by": "Expert Systems with Applications 12 (1), 127-139, 1997", "authors": ["R Drechsler", "B Becker", "N Goeckel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7705519727307295462", "cited_by": 12.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NJ774b8OgUMC", "title": "Random pattern fault simulation in multi-valued circuits", "published_by": "Proceedings 25th International Symposium on Multiple-Valued Logic, 98-103, 1995", "authors": ["R Drechsler", "R Krieger", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9227233454542202399", "cited_by": 12.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5o6HiIVP414C", "title": "An effective methodology for integrating Concolic testing with SystemC-based virtual prototypes", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 218-221, 2021", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4246006089962948932", "cited_by": 11.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ipSP0SfFaZ8C", "title": "GenMul: Generating Architecturally Complex Multipliers to Challenge Formal Verification Tools", "published_by": "Recent Findings in Boolean Techniques: Selected Papers from the 14th\u00a0\u2026, 2021", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10105069027818296069", "cited_by": 11.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:y7JhAc_VBLgC", "title": "Verification of embedded binaries using coverage-guided fuzzing with SystemC-based virtual prototypes", "published_by": "Proceedings of the 2020 on Great Lakes symposium on VLSI, 101-106, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "J Wloka", "T G\u00fcneysu", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16924780028645220195", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AbQWx2m_oG8C", "title": "Automated Analysis of Virtual Prototypes at the Electronic System Level: Design Understanding and Applications", "published_by": "Springer Nature, 2020", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16167840153727554303", "cited_by": 11.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qOpkhvVCMvUC", "title": "T-depth optimization for fault-tolerant quantum circuits", "published_by": "2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 108-113, 2019", "authors": ["P Niemann", "A Gupta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3986968930730960102", "cited_by": 11.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:p-HGrieyzrAC", "title": "Synthesis of circuits based on all-optical Mach-Zehnder Interferometers using Binary Decision Diagrams", "published_by": "Microelectronics Journal 71, 19-29, 2018", "authors": ["C Bandyopadhyay", "R Das", "R Wille", "R Drechsler", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8914541937538100318", "cited_by": 11.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JIEWM9yDoCIC", "title": "Synthesis of optical circuits using binary decision diagrams", "published_by": "Integration 59, 42-51, 2017", "authors": ["A Deb", "R Wille", "O Kesz\u00f6cze", "S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5488477368543707823", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hwlm9Y4obscC", "title": "Sequential Verification Using Reverse PDR.", "published_by": "MBMV, 79-90, 2017", "authors": ["T Seufert", "C Scholl", "D Groe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10220031834647826563", "cited_by": 11.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:urP0JZOBBUsC", "title": "Envisioning self-verification of electronic systems", "published_by": "2015 10th International Symposium on Reconfigurable Communication-centric\u00a0\u2026, 2015", "authors": ["R Drechsler", "M Fr\u00e4nzle", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1447995653305007023", "cited_by": 11.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yJjnfzR0HrkC", "title": "Optimizing DD-based synthesis of reversible circuits using negative control lines", "published_by": "17th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2014", "authors": ["E Sch\u00f6nborn", "K Datta", "R Wille", "I Sengupta", "H Rahaman", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2753229190984869213", "cited_by": 11.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eGYfIraVYiQC", "title": "Fault ordering for automatic test pattern generation of reversible circuits", "published_by": "2013 IEEE 43rd International Symposium on Multiple-Valued Logic, 29-34, 2013", "authors": ["R Wille", "H Zhang", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5461992910230430732", "cited_by": 11.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:silx2ntsSuwC", "title": "Hardware-software co-visualization: Developing systems in the holodeck", "published_by": "2013 IEEE 16th International Symposium on Design and Diagnostics of\u00a0\u2026, 2013", "authors": ["R Drechsler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10414202990436282304", "cited_by": 11.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ri6SYOTghG4C", "title": "Debugging reversible circuits", "published_by": "Integration 44 (1), 51-61, 2011", "authors": ["R Wille", "D Gro\u00dfe", "S Frehse", "GW Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13543628592311905412", "cited_by": 11.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OcBU2YAGkTUC", "title": "SAT-based ATPG for reversible circuits", "published_by": "2010 5th International Design and Test Workshop, 149-154, 2010", "authors": ["H Zhang", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1929159325542554585", "cited_by": 11.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XvxMoLDsR5gC", "title": "A better-than-worst-case robustness measure", "published_by": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2010", "authors": ["S Frehse", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5638103689452384708", "cited_by": 11.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Fu2w8maKXqMC", "title": "SAT-based ATPG for path delay faults in sequential circuits", "published_by": "2007 IEEE International Symposium on Circuits and Systems (ISCAS), 3671-3674, 2007", "authors": ["S Eggergluss", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7010129442183030743", "cited_by": 11.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lmc2jWPfTJgC", "title": "Effect of improved lower bounds in dynamic BDD reordering", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2006", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3548855263602328962", "cited_by": 11.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dBIO0h50nwkC", "title": "Towards formal verification on the system level", "published_by": "Proceedings. 15th IEEE International Workshop on Rapid System Prototyping\u00a0\u2026, 2004", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14458433251767331198", "cited_by": 11.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:t7zJ5fGR-2UC", "title": "BDD based synthesis of symmetric functions with full path-delay fault testability", "published_by": "2003 Test Symposium, 290-293, 2003", "authors": ["Shi", "Fey", "Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14738561737699391210", "cited_by": 11.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-_dYPAW6P2MC", "title": "Fast heuristics for the edge coloring of large graphs", "published_by": "Euromicro Symposium on Digital System Design, 2003. Proceedings., 230-237, 2003", "authors": ["M Hilgemeier", "N Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10267338683361399465", "cited_by": 11.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ML0RJ9NH7IQC", "title": "Efficient minimization of multiple-valued decision diagrams for incompletely specified functions", "published_by": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings\u00a0\u2026, 2003", "authors": ["DV Popel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13353776247569969719", "cited_by": 11.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:L7CI7m0gUJcC", "title": "Evolutionary synthesis of multiplexor circuits under hardware constraints", "published_by": "Proceedings of the 2nd Annual Conference on Genetic and Evolutionary\u00a0\u2026, 2000", "authors": ["R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15637086216000750486", "cited_by": 11.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YohjEiUPhakC", "title": "Lower bound sifting for MDDs", "published_by": "Proceedings 30th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 2000", "authors": ["D Jankovic", "W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13353924292469837283", "cited_by": 11.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ILKRHgRFtOwC", "title": "Genetic algorithm for data sequencing", "published_by": "Electronics Letters 33 (10), 843-845, 1997", "authors": ["R Drechsler", "N G\u00f6ckel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16160263486787971612", "cited_by": 11.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WqliGbK-hY8C", "title": "Manipulation algorithms for K*BMDs", "published_by": "Tools and Algorithms for the Construction and Analysis of Systems: Third\u00a0\u2026, 1997", "authors": ["R Drechsler", "B Becker", "S Ruppertz"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5756291592307838399", "cited_by": 11.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Dip1O2bNi0gC", "title": "Minimization of OKFDDs by genetic algorithms", "published_by": "Intl. Symposium on Soft computing, 1996", "authors": ["R Drechsler", "B Becker", "N G\u00f6ckel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16416755801300372846", "cited_by": 11.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5qfkUJPXOUwC", "title": "Ordered Kronecker functional decision diagrams und ihre Anwendung", "published_by": "Modell-Verlag, 1996", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9540443652774294182", "cited_by": 11.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:C2yK8tfAHAgC", "title": "Verifying dividers using symbolic computer algebra and don't care optimization", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["C Scholl", "A Konrad", "A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8507666342971642822", "cited_by": 10.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uqZYSrDi9MMC", "title": "Efficient implementation of nearest neighbor quantum circuits using clustering with genetic algorithm", "published_by": "2020 IEEE 50th International Symposium on Multiple-Valued Logic (ISMVL), 40-45, 2020", "authors": ["A Bhattacharjee", "C Bandyopadhyay", "A Mukherjee", "R Wille", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1367536186567748538", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fMcxjvj1mj8C", "title": "Design space exploration in the mapping of reversible circuits to ibm quantum computers", "published_by": "2020 23rd Euromicro Conference on Digital System Design (DSD), 401-407, 2020", "authors": ["P Niemann", "AAA de Almeida", "G Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10009406568111793874", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Vxkav03X4woC", "title": "Automated design understanding of SystemC-based virtual prototypes: Data extraction, analysis and visualization", "published_by": "2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 188-193, 2020", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12605692960255039531", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Agc8PWtS8JkC", "title": "On the impact of the synchronization constraint and interconnections in quantum-dot cellular automata", "published_by": "Microprocessors and Microsystems 76, 103109, 2020", "authors": ["FS Torres", "PA Silva", "G Fontes", "M Walter", "JAM Nacif", "RS Ferreira", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11693751298602702510", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OkrdTXRNpVkC", "title": "Reversible circuits: Ic/ip piracy attacks and countermeasures", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (11\u00a0\u2026, 2019", "authors": ["SM Saeed", "A Zulehner", "R Wille", "R Drechsler", "R Karri"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6892470192758468349", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:k6nH7jlkaTkC", "title": "Ignore clocking constraints: An alternative physical design methodology for field-coupled nanotechnologies", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 651-656, 2019", "authors": ["R Wille", "M Walter", "FS Torres", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5129960121082034531", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uoeYKOKFegwC", "title": "Improved look-ahead approaches for nearest neighbor synthesis of 1D quantum circuits", "published_by": "2019 32nd International Conference on VLSI Design and 2019 18th\u00a0\u2026, 2019", "authors": ["A Bhattacharjee", "C Bandyopadhyay", "R Wille", "R Drechsler", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8738776882114536246", "cited_by": 10.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:beqBT5984LEC", "title": "The complexity of error metrics", "published_by": "Information Processing Letters 139, 1-7, 2018", "authors": ["O Keszocze", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11896396969201192693", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:h-xndbdg2koC", "title": "Towards reversed approximate hardware design", "published_by": "2018 21st Euromicro Conference on Digital System Design (DSD), 665-671, 2018", "authors": ["S Froehlich", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10939837647960344833", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UY3hNwcQ290C", "title": "Logic design using memristors: An emerging technology", "published_by": "2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 121-126, 2018", "authors": ["S Shirinzadeh", "K Datta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17970443160390803563", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:iWL_APfBKHwC", "title": "Towards fully automated TLM-to-RTL property refinement", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2018", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9852790941481564927", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rDsFeusoTZkC", "title": "Exact synthesis of biomolecular protocols for multiple sample pathways on digital microfluidic biochips", "published_by": "2018 31st International Conference on VLSI Design and 2018 17th\u00a0\u2026, 2018", "authors": ["O Keszocze", "M Ibrahim", "R Wille", "K Chakrabarty", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6868537201828315709", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VHM5RxzNINsC", "title": "Breaking Landauer's limit using quantum-dot cellular automata", "published_by": "Cornell University, 2018", "authors": ["FS Torres", "P Niemann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5598863463592697525", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2_BaaiyHPJIC", "title": "Revealing properties of structural materials by combining regression-based algorithms and nano indentation measurements", "published_by": "2017 IEEE Symposium Series on Computational Intelligence (SSCI), 1-6, 2017", "authors": ["S Huhn", "H Sonnenberg", "S Eggersgl\u00fc\u00df", "B Clausen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6201397946108525760", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lPDSu1ZU3VAC", "title": "An adaptive prioritized \u03b5-preferred evolutionary algorithm for approximate BDD optimization", "published_by": "Proceedings of the Genetic and Evolutionary Computation Conference, 1232-1239, 2017", "authors": ["S Shirinzadeh", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8170316194516547172", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:09LM3QYkMKUC", "title": "Efficient construction of QMDDs for irreversible, reversible, and quantum functions", "published_by": "Reversible Computation: 9th International Conference, RC 2017, Kolkata\u00a0\u2026, 2017", "authors": ["P Niemann", "A Zulehner", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5595204690981643099", "cited_by": 10.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6Zm5LS9gQ5UC", "title": "Towards a verification flow across abstraction levels verifying implementations against their formal specification", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2016", "authors": ["P Gonzalez-de-Aledo", "N Przigoda", "R Wille", "R Drechsler", "P Sanchez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8122752669010727406", "cited_by": 10.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DIubQTN3OvUC", "title": "iTac: aspect based sentiment analysis using sentiment trees and dictionaries", "published_by": "Proceedings of the 8th international workshop on semantic evaluation\u00a0\u2026, 2014", "authors": ["F Bornebusch", "G Cancino", "M Diepenbeck", "R Drechsler", "S Djomkam", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3063805453375794517", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:F1b5ZUV5XREC", "title": "Scalable fault localization for SystemC TLM designs", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 35-38, 2013", "authors": ["HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3484183435176798969", "cited_by": 10.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-jrNzM816MMC", "title": "Improved fault diagnosis for reversible circuits", "published_by": "2011 Asian Test Symposium, 207-212, 2011", "authors": ["H Zhang", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17162359372607182233", "cited_by": 10.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WC9gN4BGCRcC", "title": "Towards automatic determination of problem bounds for object instantiation in static model verification", "published_by": "Proceedings of the 8th International Workshop on Model-Driven Engineering\u00a0\u2026, 2011", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13908653476458612287", "cited_by": 10.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ALROH1vI_8AC", "title": "Improving CNF representations in SAT-based ATPG for industrial circuits using BDDs", "published_by": "2010 15th IEEE European Test Symposium, 176-181, 2010", "authors": ["D Tille", "S Eggersgl\u00fc\u00df", "R Krenz-B\u00e5\u00e5th", "J Schloeffel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12286461170649491874", "cited_by": 10.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rmuvC79q63oC", "title": "Evaluation of cardinality constraints on SMT-based debugging", "published_by": "2009 39th International Symposium on Multiple-Valued Logic, 298-303, 2009", "authors": ["A S\u00fclflow", "R Wille", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11714945040058795411", "cited_by": 10.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4hFrxpcac9AC", "title": "Identifying a subset of System Verilog assertions for efficient bounded model checking", "published_by": "2008 11th EUROMICRO Conference on Digital System Design Architectures\u00a0\u2026, 2008", "authors": ["R Wille", "G Fey", "M Messing", "G Angst", "L Linhard", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5200797638651211862", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gsN89kCJA0AC", "title": "Using higher levels of abstraction for solving optimization problems by boolean satisfiability", "published_by": "2008 IEEE Computer Society Annual Symposium on VLSI, 411-416, 2008", "authors": ["R Wille", "D Gro\u00dfe", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1106359495686057182", "cited_by": 10.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VL0QpB8kHFEC", "title": "Combining multi-valued logics in SAT-based ATPG for path delay faults", "published_by": "2007 5th IEEE/ACM International Conference on Formal Methods and Models for\u00a0\u2026, 2007", "authors": ["S Eggersgluss", "G Fey", "R Drechsler", "A Glowatz", "F Hapke", "J Schloeffel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6797441085772364304", "cited_by": 10.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ODE9OILHJdcC", "title": "Technical documentation of software and hardware in embedded systems", "published_by": "2006 IFIP International Conference on Very Large Scale Integration, 261-266, 2006", "authors": ["B Muranko", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1429060290369846444", "cited_by": 10.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BUYA1_V_uYcC", "title": "Efficient minimization of fully testable 2-SPP networks", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-6, 2006", "authors": ["A Bernasconi", "V Ciriani", "R Drechsler", "T Villa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12259347270042962860", "cited_by": 10.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:p__nRnzSRKYC", "title": "Algorithms for Taylor expansion diagrams [IC design/verification applications]", "published_by": "Proceedings. 34th International Symposium on Multiple-Valued Logic, 235-240, 2004", "authors": ["G Fey", "R Drechsler", "M Ciesielski"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14768257193563416073", "cited_by": 10.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NXb4pA-qfm4C", "title": "Logic circuit equivalence checking using Haar spectral coefficients and partial BDDs", "published_by": "VLSI Design 14 (1), 53-64, 2002", "authors": ["MA Thornton", "R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4428870574057893429", "cited_by": 10.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VLnqNzywnoUC", "title": "Evolutionary algorithms in computer-aided design of integrated circuits", "published_by": "WORLD SCIENTIFIC SERIES IN ROBOTICS AND INTELLIGENT SYSTEMS 18, 327-354, 1999", "authors": ["R Drechsler", "N Drechsler", "B Becker", "H Esbensen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12787692020447531966", "cited_by": 10.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yB1At4FlUx8C", "title": "Two hierarchies of generalized Kronecker trees, forms, decision diagrams and regular layouts", "published_by": "Proc. 3rd International Workshop on Applications of the Reed-Muller\u00a0\u2026, 1997", "authors": ["M Perkowski", "L Jozwiak", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2092709938872778812", "cited_by": 10.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:W91e3rS6dHEC", "title": "SymEx-VP: An open source virtual prototype for OS-agnostic concolic testing of IoT firmware", "published_by": "Journal of Systems Architecture 126, 102456, 2022", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9822193673468012783", "cited_by": 9.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:B71Od6CY_ssC", "title": "Towards polynomial formal verification of complex arithmetic circuits", "published_by": "2022 25th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2022", "authors": ["R Drechsler", "A Mahzoon", "M Goli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=85342405084264424", "cited_by": 9.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:52neCvzbxIwC", "title": "Combining SWAPs and remote Toffoli gates in the mapping to IBM QX architectures", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), 200-205, 2021", "authors": ["P Niemann", "C Bandyopadhyay", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9570765203061119328", "cited_by": 9.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3UHJKpZgG5wC", "title": "System-level verification of linear and non-linear behaviors of RF amplifiers using metamorphic relations", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6283078854309301794", "cited_by": 9.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qzPvQt7yPGwC", "title": "One-pass synthesis for field-coupled nanocomputing technologies", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["M Walter", "W Haaswijk", "R Wille", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2218379037139867030", "cited_by": 9.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AeM5kdmBKVwC", "title": "Power-aware test scheduling for IEEE 1687 networks with multiple power domains", "published_by": "2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2020", "authors": ["P Habiby", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5219835145359257275", "cited_by": 9.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kcGNQN_anIUC", "title": "Verification for field-coupled nanocomputing circuits", "published_by": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020", "authors": ["M Walter", "R Wille", "FS Torres", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8248052823128355871", "cited_by": 9.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:djcsc3XHdKAC", "title": "Overcoming the tradeoff between accuracy and compactness in decision diagrams for quantum computation", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2020", "authors": ["P Niemann", "A Zulehner", "R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6275060737799385336", "cited_by": 9.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FwTEoIZreccC", "title": "Data flow testing for SystemC-AMS timed data flow models", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 366-371, 2019", "authors": ["M Hassan", "D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2556889900405035443", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rCzfLUpcSPoC", "title": "Maximizing power state cross coverage in firmware-based power management", "published_by": "Proceedings of the 24th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2019", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16280206724754380500", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:it4f3qIuXWYC", "title": "IC/IP piracy assessment of reversible logic", "published_by": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8, 2018", "authors": ["SM Saeed", "X Cui", "A Zulehner", "R Wille", "R Drechsler", "K Wu", "R Karri"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10123223915441040290", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eJD0kABLposC", "title": "SAT-Lancer: a hardware SAT-solver for self-verification", "published_by": "Proceedings of the 2018 on Great Lakes Symposium on VLSI, 479-482, 2018", "authors": ["B Ustaoglu", "S Huhn", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14689598859641035873", "cited_by": 9.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:i8eIfGGcn98C", "title": "Towards lightweight satisfiability solvers for self-verification", "published_by": "2017 7th International Symposium on Embedded Computing and System Design\u00a0\u2026, 2017", "authors": ["F Bornebusch", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11411963983685076215", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fF_gHTpLxhAC", "title": "Logic synthesis for majority based in-memory computing", "published_by": "Advances in Memristors, Memristive Devices and Systems, 425-448, 2017", "authors": ["S Shirinzadeh", "M Soeken", "PE Gaillardon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8419899660647539483", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JdL-Xu2nR38C", "title": "Clocks vs. instants relations: Verifying CCSL time constraints in UML/MARTE models", "published_by": "2016 ACM/IEEE International Conference on Formal Methods and Models for\u00a0\u2026, 2016", "authors": ["J Peters", "N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2543219692561881558", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Oj-SLI0tZTcC", "title": "Guided lightweight software test qualification for IP integration using virtual prototypes", "published_by": "2016 IEEE 34th International Conference on Computer Design (ICCD), 606-613, 2016", "authors": ["D Gro\u00dfe", "HM Le", "M Hassan", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4645082286629663710", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NnTm98qLMbgC", "title": "Hardware/software co-visualization on the electronic system level using systemc", "published_by": "2016 29th International Conference on VLSI Design and 2016 15th\u00a0\u2026, 2016", "authors": ["R Drechsler", "J Stoppe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8007427736873580239", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:u_mOZUIutIEC", "title": "Ensuring safety and reliability of IP-based system design\u2013A container approach", "published_by": "2015 International Symposium on Rapid System Prototyping (RSP), 76-82, 2015", "authors": ["A Chandrasekharan", "K Schmitz", "U Kuhne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3751050483348467058", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xa5BkEQK8BgC", "title": "Lazy-cseq-sp: boosting sequentialization-based verification of multi-threaded c programs via symbolic pruning of redundant schedules", "published_by": "Automated Technology for Verification and Analysis: 13th International\u00a0\u2026, 2015", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2796176451029548193", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:htyGaKyDgHMC", "title": "Towards line-aware realizations of expressions for HDL-based synthesis of reversible circuits", "published_by": "Reversible Computation: 7th International Conference, RC 2015, Grenoble\u00a0\u2026, 2015", "authors": ["Z Al-Wardi", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=126723127487498012", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gmHTDCtJMcoC", "title": "Safe IP integration using container modules", "published_by": "2014 Fifth International Symposium on Electronic System Design, 1-4, 2014", "authors": ["R Drechsler", "U K\u00fchne"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11582382896155906377", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:a2necdfpwlEC", "title": "Self-verification as the key technology for next generation electronic systems", "published_by": "Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, 1-4, 2014", "authors": ["R Drechsler", "HM Le", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4268442471544583396", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7wO8s98CvbsC", "title": "TLM protocol compliance checking at the electronic system level", "published_by": "14th IEEE International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2011", "authors": ["M Bawadekji", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4592663103127108164", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ruyezt5ZtCIC", "title": "Incremental SAT instance generation for SAT-based ATPG", "published_by": "2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2008", "authors": ["D Tille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3828296630922953455", "cited_by": 9.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:epqYDVWIO7EC", "title": "Measuring the quality of a SystemC testbench by using code coverage techniques", "published_by": "Embedded Systems Specification and Design Languages: Selected Contributions\u00a0\u2026, 2008", "authors": ["D Gro\u00dfe", "H Peraza", "W Klingauf", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7208136973034641998", "cited_by": 9.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EYYDruWGBe4C", "title": "Building free binary decision diagrams using SAT solvers", "published_by": "Facta universitatis-series: Electronics and Energetics 20 (3), 381-394, 2007", "authors": ["R Wille", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15519932026915952039", "cited_by": 9.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xtoqd-5pKcoC", "title": "Automatic test pattern generation", "published_by": "International School on Formal Methods for the Design of Computer\u00a0\u2026, 2006", "authors": ["R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=637481880217840671", "cited_by": 9.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5awf1xo2G04C", "title": "Design understanding by automatic property generation", "published_by": "Workshop on Synthesis And System Integration of Mixed Information\u00a0\u2026, 2004", "authors": ["R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4275342964063500014", "cited_by": 9.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_axFR9aDTf0C", "title": "A hybrid approach combining symbolic and structural techniques for disjoint SOP minimization", "published_by": "Workshop on Synthesis And System Integration of Mixed Information\u00a0\u2026, 2003", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12331060646706752228", "cited_by": 9.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PoWvk5oyLR8C", "title": "Speeding up verification of RTL designs by computing one-to-one abstractions with reduced signal widths", "published_by": "SOC Design Methodologies: IFIP TC10/WG10. 5 Eleventh International\u00a0\u2026, 2002", "authors": ["P Johannsen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16327927916682094556", "cited_by": 9.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AvfA0Oy_GE0C", "title": "Generic implementation of DD packages in MVL", "published_by": "Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for\u00a0\u2026, 1999", "authors": ["R Drechsler", "D Jankovic", "RS Stankovic"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11804818937178505751", "cited_by": 9.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vbGhcppDl1QC", "title": "Efficient graph coloring by evolutionary algorithms", "published_by": "Computational Intelligence: Theory and Applications International Conference\u00a0\u2026, 1999", "authors": ["N Drechsler", "W G\u00fcnther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15375953689884390576", "cited_by": 9.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ipzZ9siozwsC", "title": "Decision diagrams and AND/OR graphs for design automation problems", "published_by": "Proceedings of ICICS, 1997 International Conference on Information\u00a0\u2026, 1997", "authors": ["R Drechsler", "W Kunz", "D Stoffel", "A Zuzek"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5787749653581549230", "cited_by": 9.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aSKcRT6rTsQC", "title": "Automated equivalence checking method for majority based in-memory computing on ReRAM crossbars", "published_by": "Proceedings of the 28th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2023", "authors": ["A Deb", "K Datta", "M Hassan", "S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11970799691926762662", "cited_by": 8.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rVBkUn48wTwC", "title": "Formal verification of modular multipliers using symbolic computer algebra and boolean satisfiability", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 1183-1188, 2022", "authors": ["A Mahzoon", "D Gro\u00dfe", "C Scholl", "A Konrad", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13763955325555530689", "cited_by": 8.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6MVT8mER-OMC", "title": "Optimization-based test scheduling for IEEE 1687 multi-power domain networks using boolean satisfiability", "published_by": "2021 16th International Conference on Design & Technology of Integrated\u00a0\u2026, 2021", "authors": ["P Habiby", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2600423249784002460", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pxLfhFzThFYC", "title": "Pick the right edge device: Towards power and performance estimation of CUDA-based CNNs on GPGPUs", "published_by": "arXiv preprint arXiv:2102.02645, 2021", "authors": ["CA Metz", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17036021179471516846", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZYLUaBFA95QC", "title": "Combining sequentialization-based verification of multi-threaded C programs with symbolic partial order reduction", "published_by": "International Journal on Software Tools for Technology Transfer 21 (5), 545-565, 2019", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13112952355531898343", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7nQzp1YiEc4C", "title": "Determining application-specific knowledge for improving robustness of sequential circuits", "published_by": "IEEE Transactions on very large scale integration (VLSI) systems 27 (4), 875-887, 2019", "authors": ["S Huhn", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4030864776090589277", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:43B52WW2E64C", "title": "Automated Validation & Verification of UML/OCL Models Using Satisfiability Solvers", "published_by": "Springer, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5287612663043793350", "cited_by": 8.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7XUxBq3GufIC", "title": "Identification of efficient clustering techniques for test power activity on the layout", "published_by": "2017 IEEE 26th Asian Test Symposium (ATS), 108-113, 2017", "authors": ["H Dhotre", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12361467012408148085", "cited_by": 8.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sfsSB7lKuh0C", "title": "Bioviz: An interactive visualization engine for the design of digital microfluidic biochips", "published_by": "2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 170-175, 2017", "authors": ["J Stoppe", "O Keszocze", "M Luenert", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11515730746903039947", "cited_by": 8.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ovGv7akYl-cC", "title": "Integrating an SMT-Based ModelFinder into USE.", "published_by": "MoDeVVa@ MoDELS, 40-45, 2016", "authors": ["N Przigoda", "F Hilken", "J Peters", "R Wille", "M Gogolla", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13100885141575860395", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_AkkBXT-jcoC", "title": "Change impact analysis for hardware designs from natural language to system level", "published_by": "2016 Forum on Specification and Design Languages (FDL), 1-7, 2016", "authors": ["M Ring", "J Stoppe", "C Luth", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1626879805213503722", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KIRwYnRZzWQC", "title": "VecTHOR: Low-cost compression architecture for IEEE 1149-compliant TAP controllers", "published_by": "2016 21th IEEE European Test Symposium (ETS), 1-6, 2016", "authors": ["S Huhn", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11107729973584709165", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vofGIMt6cyEC", "title": "Improving the realization of multiple-control toffoli gates using the ncvw quantum gate library", "published_by": "2016 29th International Conference on VLSI Design and 2016 15th\u00a0\u2026, 2016", "authors": ["L Biswal", "C Bandyopadhyay", "R Wille", "R Drechsler", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3288719509865144904", "cited_by": 8.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZysSsiWj_g4C", "title": "Leveraging the analysis for invariant independence in formal system models", "published_by": "2015 Euromicro Conference on Digital System Design, 359-366, 2015", "authors": ["N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14907215189471461489", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6DzZfY3qH5gC", "title": "Applications of evolutionary computation", "published_by": "Springer International Publishing Switzerland, 2015", "authors": ["AM Mora", "G Squillero", "C Di Chio", "A Agapitos", "S Cagnoni", "C Cotta", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12471010049433680968", "cited_by": 8.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BW2nPTmhBn4C", "title": "A framework for reversible circuit complexity", "published_by": "arXiv preprint arXiv:1407.5878, 2014", "authors": ["M Soeken", "N Abdessaied", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12963107393598040668", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:F0CZgh39Fi0C", "title": "A logic for cardinality constraints", "published_by": "MBMV, 217-220, 2014", "authors": ["H Riener", "O Kesz\u00f6cze", "R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5296216408817677711", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Gb6Hms-Uo9kC", "title": "Improved cube list based cube pairing approach for synthesis of ESOP based reversible logic", "published_by": "Transactions on Computational Science XXIV: Special Issue on Reversible\u00a0\u2026, 2014", "authors": ["C Bandyopadhyay", "H Rahaman", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8137354921046015604", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JTqpx9DYBaYC", "title": "Minimal stimuli generation in simulation-based verification", "published_by": "2013 Euromicro Conference on Digital System Design, 439-444, 2013", "authors": ["S Yang", "R Wille", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11528488514972214512", "cited_by": 8.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hGdtkIFZdKAC", "title": "Towards automatic scenario generation from coverage information", "published_by": "2013 8th International Workshop on Automation of Software Test (AST), 82-88, 2013", "authors": ["M Diepenbeck", "M Soeken", "D Grobe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9872545231857861533", "cited_by": 8.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ubry08Y2EpUC", "title": "Property checking of quantum circuits using quantum multiple-valued decision diagrams", "published_by": "Reversible Computation: 4th International Workshop, RC 2012, Copenhagen\u00a0\u2026, 2013", "authors": ["J Seiter", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13067859197911558347", "cited_by": 8.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SxCCDk4iOpsC", "title": "Generating formal system models from natural language descriptions", "published_by": "2012 IEEE International High Level Design Validation and Test Workshop\u00a0\u2026, 2012", "authors": ["R Drechsler", "IG Harris", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15625726407463798751", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AHdEip9mkN0C", "title": "Towards dialog systems for assisted natural language processing in the design of embedded systems", "published_by": "Int\u2019l Design and Test Workshop, 2012", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3556045998396866490", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vDZJ-YLwNdEC", "title": "BDD-based synthesis of reversible logic", "published_by": "Modeling, Analysis, and Applications in Metaheuristic Computing\u00a0\u2026, 2012", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2286460842754762914", "cited_by": 8.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7Hz3ACDFbsoC", "title": "Automatic property generation for the formal verification of bus bridges", "published_by": "14th ieee international symposium on design and diagnostics of electronic\u00a0\u2026, 2011", "authors": ["M Soeken", "U K\u00fchne", "M Freibothe", "G Fe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=438166524446684396", "cited_by": 8.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ClCfbGk0d_YC", "title": "On the influence of Boolean encodings in SAT-based ATPG for path delay faults", "published_by": "38th International Symposium on Multiple Valued Logic (ismvl 2008), 94-99, 2008", "authors": ["S Eggersgluss", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8711154526004392635", "cited_by": 8.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kuK5TVdYjLIC", "title": "Studies on integrating SAT-based ATPG in an industrial environment", "published_by": "GI/ITG Workshop \u201cTestmethoden und Zuverl\u00e4ssigkeit von Schaltungen und Systemen, 2007", "authors": ["D Tille", "S Eggersgl\u00fc\u00df", "G Fey", "R Drechsler", "A Glowatz", "F Hapke", "J Schl\u00f6ffel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1129523622204692111", "cited_by": 8.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hMsQuOkrut0C", "title": "Acceleration of SAT-Based iterative property checking", "published_by": "Advanced Research Working Conference on Correct Hardware Design and\u00a0\u2026, 2005", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17458782629994962344", "cited_by": 8.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mlAyqtXpCwEC", "title": "Using word-level information in formal hardware verification", "published_by": "Automation and Remote Control 65, 963-977, 2004", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10235544725416974822", "cited_by": 8.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LI9QrySNdTsC", "title": "Heuristic learning based on genetic programming", "published_by": "European Conference on Genetic Programming, 1-10, 2001", "authors": ["N Drechsler", "F Schmiedle", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3554642224255544571", "cited_by": 8.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hCrLmN-GePgC", "title": "A method for approximate equivalence checking", "published_by": "Proceedings 30th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 2000", "authors": ["M Thornton", "R Drechsler", "W Gunther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9484936425181595264", "cited_by": 8.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SpbeaW3--B0C", "title": "Grouping heuristics for word-level decision diagrams", "published_by": "1999 IEEE International Symposium on Circuits and Systems (ISCAS) 1, 411-414, 1999", "authors": ["R Drechsler", "M Herbstritt", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15902884605189281548", "cited_by": 8.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FPJr55Dyh1AC", "title": "Exact minimisation of Kronecker expressions for symmetric functions", "published_by": "IEE Proceedings-Computers and Digital Techniques 143 (6), 349-354, 1996", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8280524982096031272", "cited_by": 8.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KUbvn5osdkgC", "title": "A genetic algorithm for the construction of small and highly testable OKFDD-circuits", "published_by": "Proceedings of the 1st annual conference on genetic programming, 473-478, 1996", "authors": ["R Drechsler", "B Becker", "N G\u00f6ckel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17970279670532603206", "cited_by": 8.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FAceZFleit8C", "title": "A time optimal robust path-delay-fault self-testable adder", "published_by": "Proceedings EURO-DAC'92: European Design Automation Conference, 376,377,378\u00a0\u2026, 1992", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2175406668080897516", "cited_by": 8.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:o_fBUN_Or78C", "title": "The MicroRV32 framework: An accessible and configurable open source RISC-V cross-level platform for education and research", "published_by": "Journal of Systems Architecture 133, 102757, 2022", "authors": ["S Ahmadi-Pour", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6900154595177334272", "cited_by": 7.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:K1AqHrCRkPsC", "title": "Toward optical probing resistant circuits: A comparison of logic styles and circuit design techniques", "published_by": "2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), 429-435, 2022", "authors": ["S Parvin", "T Krachenfels", "S Tajik", "JP Seifert", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11322207926050083871", "cited_by": 7.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:N5XbD978G_MC", "title": "Constrained random verification for risc-v: Overview, evaluation and discussion", "published_by": "MBMV 2021; 24th Workshop, 1-8, 2021", "authors": ["S Ahmadi-Pour", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4087628524561626887", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kk7MRXTjMocC", "title": "System level verification of phase-locked loop using metamorphic relations", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=677292941542363556", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:H0nRGT7Dr7IC", "title": "ATLaS: Automatic detection of timing-based information leakage flows for SystemC HLS designs", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9140201689093944320", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FepLwMwnKBMC", "title": "Post synthesis-optimization of reversible circuit using template matching", "published_by": "2020 24th International Symposium on VLSI Design and Test (VDAT), 1-4, 2020", "authors": ["C Bandyopadhyay", "R Wille", "R Drechsler", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10957339858761300432", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kxd3qP2_5uAC", "title": "Impacts of Creating Smart Everyday Objects on Young Female Students' Programming Skills and Attitudes", "published_by": "Proceedings of the 51st ACM Technical Symposium on Computer Science\u00a0\u2026, 2020", "authors": ["M Seraj", "ES Katterfeldt", "S Autexier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10972527267121708955", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:INdAjOZKYREC", "title": "Towards formal verification of plans for cognition-enabled autonomous robotic agents", "published_by": "2019 22nd Euromicro Conference on Digital System Design (DSD), 129-136, 2019", "authors": ["T Meywerk", "M Walter", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18088182613503305902", "cited_by": 7.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LzOrNEA7mwcC", "title": "Better late than never: Verification of embedded systems after deployment", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), 890-895, 2019", "authors": ["M Ring", "F Bornebusch", "C L\u00fcth", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5923855372231626356", "cited_by": 7.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xm1hsP5ya-EC", "title": "On the complexity of design tasks for digital microfluidic biochips", "published_by": "Microelectronics Journal 78, 35-45, 2018", "authors": ["O Keszocze", "P Niemann", "A Friedemann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9002084788490603616", "cited_by": 7.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:t9Ks5LMjN0QC", "title": "Synthesis of reversible circuits using conventional hardware description languages", "published_by": "2018 IEEE 48th International Symposium on Multiple-Valued Logic (ISMVL), 97-102, 2018", "authors": ["Z Alwardi", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7254267176687531965", "cited_by": 7.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JTtNqH-x4gYC", "title": "OR-inverter graphs for the synthesis of optical circuits", "published_by": "2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL), 278-283, 2017", "authors": ["A Deb", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3306288272082546745", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Pqt4MY__2vwC", "title": "Effects of cell shapes on the routability of digital microfluidic biochips", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["L Schneider", "O Keszocze", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1605413497281273402", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:S2WlVNSe3u4C", "title": "Automatic refinement checking for formal system models", "published_by": "Languages, Design Methods, and Tools for Electronic System Design: Selected\u00a0\u2026, 2016", "authors": ["J Seiter", "R Wille", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16002663299463246962", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bVQMTfhMCi4C", "title": "Formal specification level", "published_by": "Models, Methods, and Tools for Complex Chip Design: Selected Contributions\u00a0\u2026, 2014", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16040810444355258599", "cited_by": 7.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:__bU50VfleQC", "title": "Debugging of reversible circuits using pdds", "published_by": "2013 IEEE 43rd International Symposium on Multiple-Valued Logic, 316-321, 2013", "authors": ["L Tague", "M Soeken", "S Minato", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7140323982356524166", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KWzIFqRkAKkC", "title": "PASSAT 2.0: A multi-functional SAT-based testing framework", "published_by": "2013 14th Latin American Test Workshop-LATW, 1-1, 2013", "authors": ["R Drechsler", "M Diepenbeck", "S Eggersgl\u00fc\u00df", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8124585476451010793", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TlpoogIpr_IC", "title": "Synthesis of reversible circuits using decision diagrams", "published_by": "2012 International Symposium on Electronic System Design (ISED), 1-5, 2012", "authors": ["R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4795594565359023748", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:n3vGvpFsckwC", "title": "Localizing features of ESL models for design understanding", "published_by": "Proceeding of the 2012 Forum on Specification and Design Languages, 120-125, 2012", "authors": ["M Michael", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13532211868620350577", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:a9-T7VOCCH8C", "title": "Efficient test generation with maximal crosstalk-induced noise using unconstrained aggressor excitation", "published_by": "Proceedings of 2010 IEEE International Symposium on Circuits and Systems\u00a0\u2026, 2010", "authors": ["S Eggersgl\u00fc\u00df", "D Tille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10824421839470810826", "cited_by": 7.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yqoGN6RLRZoC", "title": "Efficient simulation-based debugging of reversible logic", "published_by": "2010 40th IEEE International Symposium on Multiple-Valued Logic, 156-161, 2010", "authors": ["S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5206657316719579310", "cited_by": 7.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WJVC3Jt7v1AC", "title": "Automatic debugging of system-on-a-chip designs", "published_by": "2009 IEEE International SOC Conference (SOCC), 333-336, 2009", "authors": ["F Rogin", "R Drechsler", "S R\u00fclke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8205977886239823001", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PVgj2kMGcgYC", "title": "Contradictory antecedent debugging in bounded model checking", "published_by": "Proceedings of the 19th ACM Great Lakes symposium on VLSI, 173-176, 2009", "authors": ["D Gro\u00dfe", "R Wille", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5532738759306521313", "cited_by": 7.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:e_rmSamDkqQC", "title": "Comparative Study by solving the test compaction Problem", "published_by": "38th International Symposium on Multiple Valued Logic (ismvl 2008), 44-49, 2008", "authors": ["D Logofatu", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8970202146364425568", "cited_by": 7.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cWzG1nlazyYC", "title": "Adaptive branch and bound using SAT to estimate false crosstalk", "published_by": "9th International Symposium on Quality Electronic Design (isqed 2008), 508-513, 2008", "authors": ["M Palla", "J Bargfrede", "K Koch", "W Anheier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16915653189718803505", "cited_by": 7.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ehil0879vHcC", "title": "Hardware Project Management-What we Can Learn from the Software Development Process for Hardware Design?.", "published_by": "ICSOFT (SE), 409-416, 2007", "authors": ["R Drechsler", "A Breiter"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9522845217667590982", "cited_by": 7.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PQY3Tb_h0-cC", "title": "Applications of Evolutionary Computing: EvoWorkshops 2006: EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoINTERACTION, EvoMUSART, and EvoSTOC, Budapest, Hungary, April 10-12, 2006\u00a0\u2026", "published_by": "Springer, 2006", "authors": ["F Rothlauf", "J Branke", "S Cagnoni", "E Costa", "C Cotta", "R Drechsler", "E Lutton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=571059905493270879", "cited_by": 7.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DJbcl8HfkQkC", "title": "Switching activity estimation of finite state machines for low power synthesis", "published_by": "2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat\u00a0\u2026, 2002", "authors": ["M Kerttu", "P Lindgren", "M Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17334246619238260080", "cited_by": 7.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sJsF-0ZLhtgC", "title": "Selection of efficient re-ordering heuristics for MDD construction", "published_by": "Proceedings 31st IEEE International Symposium on Multiple-Valued Logic, 299-304, 2001", "authors": ["F Schmiedle", "W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4213659098219611133", "cited_by": 7.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tuHXwOkdijsC", "title": "Performance driven optimization for MUX based FPGAs", "published_by": "VLSI Design 2001. Fourteenth International Conference on VLSI Design, 311-316, 2001", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2511139741256516353", "cited_by": 7.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kz9GbA2Ns4gC", "title": "Specialized hardware for implementation of evolutionary algorithms", "published_by": "Proceedings of the 2nd Annual Conference on Genetic and Evolutionary\u00a0\u2026, 2000", "authors": ["T Schubert", "E Mackensen", "N Drechsler", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5512297210341403107", "cited_by": 7.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GFxP56DSvIMC", "title": "Verifying integrity of decision diagrams", "published_by": "International Conference on Computer Safety, Reliability, and Security, 380-389, 1998", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10821931074792570600", "cited_by": 7.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uDGL6kOW6j0C", "title": "Dual edge operations in reduced ordered binary decision diagrams", "published_by": "ISCAS'98. Proceedings of the 1998 IEEE International Symposium on Circuits\u00a0\u2026, 1998", "authors": ["DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5747885350097487960", "cited_by": 7.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9c2xU6iGI7YC", "title": "Test generation for (sequential) multi-valued logic networks based on genetic algorithm", "published_by": "Proceedings. 1998 28th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 1998", "authors": ["M Keim", "N Drechsler", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13782364842505746725", "cited_by": 7.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-FonjvnnhkoC", "title": "Reordering based synthesis", "published_by": "Proc. Reed-Muller Workshop 97, 13-22, 1997", "authors": ["A Hett", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8858326158016241339", "cited_by": 7.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oNZyr7d5Mn4C", "title": "A genetic algorithm for sequential circuit test generation based on symbolic fault simulation", "published_by": "Genetic Programming, 1997", "authors": ["N G\u00f6ckel", "M Keim", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6867485304461484306", "cited_by": 7.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lvd772isFD0C", "title": "A fast optimal robust path delay fault testable adder", "published_by": "Proceedings ED&TC European Design and Test Conference, 491-498, 1996", "authors": ["B Becker", "R Drechsler", "R Krieger", "SM Reddy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16763862933581862897", "cited_by": 7.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pZYLKkizsIQC", "title": "Imagin: Library of imply and magic nor-based approximate adders for in-memory computing", "published_by": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits 8\u00a0\u2026, 2022", "authors": ["CK Jha", "PL Thangkhiew", "K Datta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3282604146751689975", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7q08wCQPkLwC", "title": "Polynomial formal verification of approximate adders", "published_by": "2022 25th Euromicro Conference on Digital System Design (DSD), 761-768, 2022", "authors": ["M Schnieber", "S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6658618996887356328", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LGh1lRt-7sUC", "title": "Cross-level processor verification via endless randomized instruction stream generation with coverage-guided aging", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2022", "authors": ["N Bruns", "V Herdt", "E Jentzsch", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10887063455652139939", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yBJCJstOu-sC", "title": "Advanced virtual prototyping for cyber-physical systems using RISC-V: Implementation, verification and challenges", "published_by": "Science China Information Sciences 65, 1-17, 2022", "authors": ["V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15468849278228129030", "cited_by": 6.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AdGrMoNItN4C", "title": "Through the looking glass: Automated design understanding of SystemC-based VPs at the ESL", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2021", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=325306423061756557", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QxlgOPrhsAcC", "title": "Vertical IP protection of the next-generation devices: Quo vadis?", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["S Rai", "S Garg", "C Pilato", "V Herdt", "E Moussavi", "D Sisejkovic", "R Karri", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1708833668454345435", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=500&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XAEgxC7iu0MC", "title": "Mutation-based compliance testing for RISC-V", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["V Herdt", "S Tempel", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4894947917790015441", "cited_by": 6.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dIILA_La5fwC", "title": "ToPoliNano and fiction: Design tools for field-coupled nanocomputing", "published_by": "2020 23rd Euromicro Conference on Digital System Design (DSD), 408-415, 2020", "authors": ["U Garlando", "M Walter", "R Wille", "F Riente", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12072644249312407812", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1pC5hbHeJ6IC", "title": "Towards automatic hardware synthesis from formal specification to implementation", "published_by": "2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), 375-380, 2020", "authors": ["F Bornebusch", "C L\u00fcth", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9015771642296166186", "cited_by": 6.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:S0RksyIsHSIC", "title": "Comprime: A compiler for parallel and scalable reram-based in-memory computing", "published_by": "2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), 1-6, 2019", "authors": ["S Frerix", "S Shirinzadeh", "S Fr\u00f6hlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8388046155796067280", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_u2aKJ9e-CoC", "title": "Hybrid architecture for embedded test compression to process rejected test patterns", "published_by": "2019 IEEE European Test Symposium (ETS), 1-2, 2019", "authors": ["S Huhn", "D Tille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8711441517885068323", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ExNiBuTMO9IC", "title": "Look what i can do: acquisition of programming skills in the context of living labs", "published_by": "2019 IEEE/ACM 41st International Conference on Software Engineering\u00a0\u2026, 2019", "authors": ["M Seraj", "CS Gro\u00dfe", "S Autexier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9105463041355251486", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:f13iAvnbnnYC", "title": "Cluster-based localization of ir-drop in test application considering parasitic elements", "published_by": "2019 IEEE Latin American Test Symposium (LATS), 1-4, 2019", "authors": ["H Dhotre", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6830002354822751297", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:o0eFlWRwRSUC", "title": "Editorial TVLSI positioning\u2014Continuing and accelerating an upward trajectory", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (2), 253-280, 2019", "authors": ["M Alioto"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9596567423833576394", "cited_by": 6.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lOG7zRu2uA8C", "title": "Power Intent from Initial ESL Prototypes: Extracting Power Management Parameters*", "published_by": "2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and\u00a0\u2026, 2018", "authors": ["D Lemma", "M Goli", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2361957804432155172", "cited_by": 6.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eLRq4zTgah0C", "title": "Dedicated synthesis for MZI-based optical circuits based on AND-inverter graphs", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 233-238, 2017", "authors": ["A Deb", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8590930759611697985", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NKlx0PmyA3cC", "title": "Towards a methodology for self-verification", "published_by": "2017 6th international conference on reliability, Infocom technologies and\u00a0\u2026, 2017", "authors": ["C Luth", "M Ring", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14621909978228466426", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rzmi0EmCOGEC", "title": "Re-writing HDL descriptions for line-aware synthesis of reversible circuits", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 31-36, 2016", "authors": ["Z Alwardi", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=606822322871580891", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:g_UdREhPGEoC", "title": "Towards verifying determinism of SystemC designs", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-4, 2014", "authors": ["HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16318618036650025138", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:otzGkya1bYkC", "title": "Eliminating invariants in UML/OCL models", "published_by": "2012 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2012", "authors": ["M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9047565597135271792", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EaFouW7jFu4C", "title": "Analyzing dependability measures at the Electronic System Level", "published_by": "FDL 2011 Proceedings, 1-8, 2011", "authors": ["M Michael", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15029257017016561588", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FiytvqdAVhgC", "title": "Efficient realization of control logic in reversible circuits", "published_by": "FDL 2011 Proceedings, 1-7, 2011", "authors": ["S Offermann", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3988025107140672941", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BzfGm06jWhQC", "title": "An evolutionary algorithm for optimization of pseudo kronecker expressions", "published_by": "2010 40th IEEE International Symposium on Multiple-Valued Logic, 150-155, 2010", "authors": ["A Finder", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14222269841443544325", "cited_by": 6.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6bLC7aUMtPcC", "title": "Using a two-dimensional fault list for compact automatic test pattern generation", "published_by": "2009 10th Latin American Test Workshop, 1-6, 2009", "authors": ["M Messing", "A Glowatz", "F Hapke", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13294298075497401518", "cited_by": 6.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZzlSgRqYykMC", "title": "Experimental studies on SMT-based debugging", "published_by": "IEEE Workshop on RTL and High Level Testing, 93-98, 2008", "authors": ["A S\u00fclflow", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11233041422689123328", "cited_by": 6.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fbc8zXXH2BUC", "title": "Testability of SPP three-level logic networks in static fault models", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2006", "authors": ["V Ciriani", "A Bernasconi", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15934212814639157196", "cited_by": 6.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TPlbvKeUp3cC", "title": "EvoWorkshops 2006. LNCS, vol. 3907", "published_by": "Springer, Heidelberg, 2006", "authors": ["F Rothlauf", "J Branke", "S Cagnoni", "E Costa", "C Cotta", "R Drechsler", "E Lutton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15419255865488985478", "cited_by": 6.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IRz6iEL74y4C", "title": "Lower bounds for dynamic BDD reordering", "published_by": "Proceedings of the 2005 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2005", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8777712632347277321", "cited_by": 6.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:It0W0vAlS5QC", "title": "Applications of Evolutionary Computing: EvoWorkshops 2004: EvoBIO, EvoCOMNET, EvoHOT, EvoIASP, EvoMUSART, and EvoSTOC, Coimbra, Portugal, April 5-7, 2004, Proceedings", "published_by": "Springer, 2004", "authors": ["GR Raidl", "S Cagnoni", "J Branke", "DW Corne", "R Drechsler", "Y Jin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10754817208042456847", "cited_by": 6.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:anf4URPfarAC", "title": "Modeling multi-valued circuits in SystemC", "published_by": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings\u00a0\u2026, 2003", "authors": ["D Gro\u00dfe", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4080800216276608037", "cited_by": 6.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SoGhKUJvMTQC", "title": "Efficient calculation of Fixed-polarity polynomial expressions for multiple-valued logic functions", "published_by": "Proceedings of The International Symposium on Multiple-Valued Logic, 2002", "authors": ["D Jankovi\u0107", "R Stankovi\u0107", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17302137264164629986", "cited_by": 6.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tzM49s52ZIMC", "title": "Level assignment for displaying combinational logic", "published_by": "Proceedings Euromicro Symposium on Digital Systems Design, 148-151, 2001", "authors": ["R Drechsler", "W Gunther", "L Linhard", "G Angst"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=808979779460920506", "cited_by": 6.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mNrWkgRL2YcC", "title": "History-based dynamic minimization during BDD construction", "published_by": "VLSI: Systems on a Chip: IFIP TC10 WG10. 5 Tenth International Conference on\u00a0\u2026, 2000", "authors": ["R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17479778804763421426", "cited_by": 6.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IUKN3-7HHlwC", "title": "Creating hard problem instances in logic synthesis using exact minimization", "published_by": "1999 IEEE International Symposium on Circuits and Systems (ISCAS) 6, 436-439, 1999", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13676396211063239326", "cited_by": 6.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ug5p-4gJ2f0C", "title": "Learning heuristics for OKFDD minimization by evolutionary algorithms", "published_by": "Proceedings of ASP-DAC'97: Asia and South Pacific Design Automation\u00a0\u2026, 1997", "authors": ["N Gockel", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6355732067711878520", "cited_by": 6.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XoXfffV-tXoC", "title": "On the application of local circuit transformations with special emphasis on path delay fault testability", "published_by": "Proceedings 13th IEEE VLSI Test Symposium, 387-392, 1995", "authors": ["H Hengster", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6121822703448465179", "cited_by": 6.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GO5CT2y9xrEC", "title": "Generation of verified programs for in-memory computing", "published_by": "2022 25th Euromicro Conference on Digital System Design (DSD), 815-820, 2022", "authors": ["S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1302592060375968951", "cited_by": 5.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rsrKZ8bNWIsC", "title": "Unlocking approximation for in-memory computing with Cartesian genetic programming and computer algebra for arithmetic circuits", "published_by": "it-Information Technology 64 (3), 99-107, 2022", "authors": ["S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15155945956725479604", "cited_by": 5.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:n2kG1_zAmykC", "title": "CoMIC: Complementary Memristor based in-memory computing in 3D architecture", "published_by": "Journal of Systems Architecture 126, 102480, 2022", "authors": ["F Lalchhandama", "K Datta", "S Chakraborty", "R Drechsler", "I Sengupta"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2903742097742630721", "cited_by": 5.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:H8haQKU-3ZsC", "title": "Mircorv32: an open source risc-v cross-level platform for education and research", "published_by": "Proceedings of the Workshop on Design Automation for CPS and IoT, 30-35, 2021", "authors": ["S Ahmadi-Pour", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8037546328108639026", "cited_by": 5.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HevVnK7dagcC", "title": "Integer Overflow Detection in Hardware Designs at the Specification Level.", "published_by": "MODELSWARD, 41-48, 2020", "authors": ["F Bornebusch", "C L\u00fcth", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11215621955027205290", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gxb_f1p9zx4C", "title": "Approximate memory: data storage in the context of approximate computing", "published_by": "Information Storage: A Multidisciplinary Perspective, 111-133, 2020", "authors": ["S Froehlich", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7995245084183856944", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ve7iT2ZEuL4C", "title": "In-Memory Computing: The Integration of Storage and Processing", "published_by": "Information Storage: A Multidisciplinary Perspective, 79-110, 2020", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5536290535592345388", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wE8AsS3ykUMC", "title": "SAT-Hard: A learning-based hardware SAT-solver", "published_by": "2019 22nd Euromicro Conference on Digital System Design (DSD), 74-81, 2019", "authors": ["B Ustaoglu", "S Huhn", "FS Torres", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1010373375954307529", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zaHkCSmj5XkC", "title": "One additional qubit is enough: encoded embeddings for Boolean components in quantum circuits", "published_by": "2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 1-6, 2019", "authors": ["A Zulehner", "P Niemann", "R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4494441185792888383", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PazO6pb-sMwC", "title": "Exact Design of Digital Microfluidic Biochips", "published_by": "Springer International Publishing, 2019", "authors": ["O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16882848151064126694", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:71d7Y1FijdoC", "title": "Frame conditions in the automatic validation and verification of UML/OCL models: A symbolic formulation of modifies only statements", "published_by": "Computer Languages, Systems & Structures 54, 512-527, 2018", "authors": ["N Przigoda", "P Niemann", "J Gomes Filho", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7170611161681168507", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TewouNez5YAC", "title": "Towards self-explaining intelligent environments", "published_by": "2018 7th International Conference on Reliability, Infocom Technologies and\u00a0\u2026, 2018", "authors": ["S Autexier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13264473925444746911", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AkvegQHRDQ8C", "title": "Logic synthesis for in-memory computing using resistive memories", "published_by": "2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 375-380, 2018", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4079073410271505673", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tfDI-GPdlUQC", "title": "Multi-objective synthesis of quantum circuits using genetic programming", "published_by": "Reversible Computation: 10th International Conference, RC 2018, Leicester\u00a0\u2026, 2018", "authors": ["M Sarvaghad-Moghaddam", "P Niemann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14057530552945713862", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vkuYBMKU6wEC", "title": "Reconfigurable TAP controllers with embedded compression for large test data volume", "published_by": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2017", "authors": ["S Huhn", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2179990289905675165", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RgznTc0nqo4C", "title": "Trust is good, control is better: Hardware-based instruction-replacement for reliable processor-ips", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 57-62, 2017", "authors": ["K Schmitz", "A Chandrasekharan", "J Gomes Filho", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13351832327693455299", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dMpQl7XwOw4C", "title": "Generating and checking control logic in the hdl-based design of reversible circuits", "published_by": "2016 Sixth International Symposium on Embedded Computing and System Design\u00a0\u2026, 2016", "authors": ["R Wille", "O Keszocze", "L Othmer", "MK Thomsen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1148375723362273784", "cited_by": 5.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1wZ_wKGpLuwC", "title": "Approximate BDD optimization with prioritized \u03b5-preferred evolutionary algorithm", "published_by": "Proceedings of the 2016 on Genetic and Evolutionary Computation Conference\u00a0\u2026, 2016", "authors": ["S Shirinzadeh", "M Soeken", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17086006483959870139", "cited_by": 5.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HKviVsUxM5wC", "title": "Formal methods for emerging technologies", "published_by": "2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 65-70, 2015", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1479252143759416047", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hB2aVRuWZNwC", "title": "Boosting SystemC-based testbenches with modern C++ and coverage-driven generation", "published_by": "Proceedings of the Design and Verification Conference and Exhibition Europe\u00a0\u2026, 2015", "authors": ["HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5265903574730669273", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Nnq8S6OXqDYC", "title": "An Examination of the NCV-| u1> Quantum Library Based on Minimal Circuits", "published_by": "2015 IEEE International Symposium on Multiple-Valued Logic, 42-47, 2015", "authors": ["A Allahyari-Abhari", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=625374290983006327", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hKjooKYXoHIC", "title": "An efficient reduction of common control lines for reversible circuit optimization", "published_by": "2015 IEEE International Symposium on Multiple-Valued Logic, 14-19, 2015", "authors": ["A Deb", "R Wille", "R Drechsler", "DK Das"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16330125988260892591", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oPLKW5k6eA4C", "title": "Cone of influence analysis at the electronic system level using machine learning", "published_by": "2013 Euromicro Conference on Digital System Design, 582-587, 2013", "authors": ["J Stoppe", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8589878343161372184", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gVv57TyPmFsC", "title": "Using \u03c0DDs in the Design for Reversible Circuits", "published_by": "Reversible Computation: 4th International Workshop, RC 2012, Copenhagen\u00a0\u2026, 2013", "authors": ["M Soeken", "R Wille", "S Minato", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=605558766866773743,4859503968785913667", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1taIhTC69MYC", "title": "Towards unifying localization and explanation for automated debugging", "published_by": "2010 11th International Workshop on Microprocessor Test and Verification, 3-8, 2010", "authors": ["G Fey", "A Sulflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4075735698595176904", "cited_by": 5.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0CzhzZyukY4C", "title": "Polynomial datapath optimization using constraint solving and formal modelling", "published_by": "2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 756-761, 2010", "authors": ["F Haedicke", "B Alizadeh", "M Fujita", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5110761139087583675", "cited_by": 5.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bKqednn6t2AC", "title": "Timing arc based logic analysis for false noise reduction", "published_by": "Proceedings of the 2009 International Conference on Computer-Aided Design\u00a0\u2026, 2009", "authors": ["M Palla", "J Bargfrede", "S Eggersgl\u00fc\u00df", "W Anheier", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=292717300991289354", "cited_by": 5.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8xutWZnSdmoC", "title": "Approximate BDD Minimization by Weighted A.", "published_by": "2009 IEEE International Symposium on Circuits and Systems, 2974-2977, 2009", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10568427922830843742", "cited_by": 5.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LhH-TYMQEocC", "title": "Improved Circuit-to-CNF Transformation for SAT-based ATPG", "published_by": "ETS\u201908 (s.[32]), 2008", "authors": ["D Tille", "R Krenz-Baath", "J Schloeffel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14746405092157064443", "cited_by": 5.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:umqufdRvDiIC", "title": "Instance generation for SAT-based ATPG", "published_by": "2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 1-4, 2007", "authors": ["D Tille", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5757067288260360477", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Aul-kAQHnToC", "title": "SAT-based Calculation of Source Code Coverage for BMC.", "published_by": "MBMV, 163-170, 2006", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13641689252999868263", "cited_by": 5.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_5tno0g5mFcC", "title": "Domain-specific formalisms and model-driven development for railway control systems", "published_by": "TRain workshop at SEFM, 2005", "authors": ["J Peleska", "K Berkenk\u00f6tter", "R Drechsler", "D Gro\u00dfe", "U Hannemann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7498063164858840613", "cited_by": 5.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:r_AWSJRzSzQC", "title": "Modellierung eines Mikroprozessors in SystemC", "published_by": "GI/ITG/GMM-Workshop, Methoden und Beschreibungssprachen zur Modellierung und\u00a0\u2026, 2005", "authors": ["D Gro\u00dfe", "U K\u00fchne", "C Genz", "F Schmiedle", "B Becker", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4004357553194778386", "cited_by": 5.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BwyfMAYsbu0C", "title": "Using Synthesis Techniques in SAT Solvers.", "published_by": "MBMV, 165-173, 2004", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14127049613463648164", "cited_by": 5.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:F9fV5C73w3QC", "title": "Computation of spectral information from logic netlists", "published_by": "Proceedings 30th IEEE International Symposium on Multiple-Valued Logic\u00a0\u2026, 2000", "authors": ["R Drechsler", "M Thornton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7382255871898305352", "cited_by": 5.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6yz0xqPARnAC", "title": "ETDD-based synthesis of two-dimensional cellular arrays for multi-output incompletely specified Boolean functions", "published_by": "IEE Proceedings-Computers and Digital Techniques 146 (6), 302-308, 1999", "authors": ["G Lee", "R Drechsler", "MA Perkowski"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5058737396336560096", "cited_by": 5.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LPtt_HFRSbwC", "title": "Variable reordering for shared binary decision diagrams using output probabilities", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 15-es, 1999", "authors": ["MA Thornton", "JP Williams", "R Drechsler", "N Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11673614556499516776", "cited_by": 5.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GtLg2Ama23sC", "title": "A genetic algorithm for decomposition type choice in OKFDDs", "published_by": "International Journal on Artificial Intelligence Tools 4 (04), 525-536, 1995", "authors": ["R Drechsler", "B Becker", "N G\u00f6ckel", "A Jahnke"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=567760169110981872", "cited_by": 5.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5MTHONV0fEkC", "title": "PUMA: An OKFDD-package and its implementation", "published_by": "European Design & Test Conf, 1995", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16750231162649654749", "cited_by": 5.0, "year": 1995.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mqcSLZKRP28C", "title": "Towards polynomial formal verification of AI-generated arithmetic circuits", "published_by": "2023 International Symposium on Devices, Circuits and Systems (ISDCS) 1, 01-04, 2023", "authors": ["R Drechsler", "A Mahzoon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14795160578111552120", "cited_by": 4.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:P_fFXc30I2UC", "title": "Trojan-D2: Post-layout design and detection of stealthy hardware trojans-a RISC-V case study", "published_by": "Proceedings of the 28th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2023", "authors": ["S Parvin", "M Goli", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16393967535448683723", "cited_by": 4.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XK2cf6JOk9AC", "title": "Enhanced Virtual Prototyping for Heterogeneous Systems", "published_by": "Springer, 2022", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11810957796629297895", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OA9cGvo6324C", "title": "Polynomial formal verification of approximate functions", "published_by": "2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 92-97, 2022", "authors": ["M Schnieber", "S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6798528332912066248", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3s2jc9hNhkQC", "title": "Equivalence Checking of System-Level and SPICE-Level Models of Linear Circuits", "published_by": "Chips 1 (1), 54-71, 2022", "authors": ["K\u00c7 Co\u015fkun", "M Hassan", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11829808543667364410", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:T0nwzvlCxs8C", "title": "Efficient cross-level processor verification using coverage-guided fuzzing", "published_by": "Proceedings of the Great Lakes Symposium on VLSI 2022, 97-103, 2022", "authors": ["N Bruns", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14779792220972653317", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tvutLEwYQz8C", "title": "Nearest Neighbor Mapping of Quantum Circuits to Two-Dimensional Hexagonal Qubit Architecture", "published_by": "2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL), 35-42, 2022", "authors": ["K Datta", "A Kole", "I Sengupta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6587164159012309479", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MaiMEk8tZqMC", "title": "ML-based Power Estimation of Convolutional Neural Networks on GPGPUs", "published_by": "2022 25th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2022", "authors": ["CA Metz", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9179026124634664892", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UPMPWMAU16oC", "title": "Automated detection of spatial memory safety violations for constrained devices", "published_by": "2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC), 160-165, 2022", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12546118691495946863", "cited_by": 4.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2hlgnPHlchoC", "title": "Early power estimation of CUDA-based CNNs on GPGPUs: work-in-progress", "published_by": "Proceedings of the 2021 International Conference on Hardware/Software\u00a0\u2026, 2021", "authors": ["CA Metz", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11899783348960734982", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AOwgc6nnr1EC", "title": "Domain-driven correlation-aware recombination and mutation operators for complex real-world applications", "published_by": "2021 IEEE Congress on Evolutionary Computation (CEC), 540-548, 2021", "authors": ["C Plump", "BJ Berger", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15109585021933776862", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vPKCt-r_nWsC", "title": "Improving evolutionary algorithms by enhancing an approximative fitness function through prediction intervals", "published_by": "2021 IEEE Congress on Evolutionary Computation (CEC), 127-135, 2021", "authors": ["C Plump", "BJ Berger", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12636661723297174706", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5McdzzY_mmwC", "title": "Minimally invasive HW/SW co-debug live visualization on architecture level", "published_by": "Proceedings of the 2021 on Great Lakes Symposium on VLSI, 321-326, 2021", "authors": ["P Pieper", "R Wimmer", "G Angst", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10239242904108254643", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:W8gSVh4kTHQC", "title": "XbNN: Enabling CNNs on edge devices by approximate on-chip dot product encoding", "published_by": "2021 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2021", "authors": ["L Klemmer", "S Froehlich", "R Drechsler", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15687089797716186909", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LiF7i2gyBHwC", "title": "Nano security: From nano-electronics to secure systems", "published_by": "2021 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2021", "authors": ["I Polian", "F Altmann", "T Arul", "C Boit", "R Brederlow", "L Davi", "R Drechsler", "N Du", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10008180817418130393", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-TLX1-BxFiYC", "title": "An improved heuristic technique for nearest neighbor realization of quantum circuits in 2D architecture", "published_by": "Integration 76, 40-54, 2021", "authors": ["A Bhattacharjee", "C Bandyopadhyay", "P Niemann", "B Mondal", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11770701267988523243", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:d3xjRt2Mi1YC", "title": "ASCHyRO: Automatic fault localization of SystemC HLS designs using a hybrid accurate rank ordering technique", "published_by": "2020 IEEE 38th International Conference on Computer Design (ICCD), 179-186, 2020", "authors": ["M Goli", "A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11867539201900529961", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ey9_mCyZ-VYC", "title": "Design automation for field-coupled nanotechnologies", "published_by": "2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 176-181, 2020", "authors": ["M Walter", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=225181563382277144", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cxS_fjKIGZMC", "title": "Bail on Balancing: An Alternative Approach to the Physical Design of Field-Coupled Nanocomputing Circuits.", "published_by": "ISVLSI, 66-71, 2020", "authors": ["M Walter", "R Wille", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13359247311975662754", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:l7iSsH4_Im4C", "title": "Self-explaining digital systems: Technical view, implementation aspects, and completeness", "published_by": "Advanced Boolean Techniques: Selected Papers from the 13th International\u00a0\u2026, 2020", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12461387425098665118", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4WewbtJKmRkC", "title": "Improving sat solving using monte Carlo tree search-based clause learning", "published_by": "Advanced Boolean Techniques: Selected Papers from the 13th International\u00a0\u2026, 2020", "authors": ["O Keszocze", "K Schmitz", "J Schloeter", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8132064195424394405", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3WNXLiBY60kC", "title": "Unintrusive aging analysis based on offline learning", "published_by": "2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2017", "authors": ["FS Torres", "PFR Leite", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15075538864987620307", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WGv8Og3F3KgC", "title": "More than true or false: native support of irregular values in the automatic validation & verification of UML/OCL models", "published_by": "Proceedings of the 15th ACM-IEEE International Conference on Formal Methods\u00a0\u2026, 2017", "authors": ["N Przigoda", "P Niemann", "J Peters", "F Hilken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8266024943249117438", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QAOzB4mb83kC", "title": "Enhancing robustness of sequential circuits using application-specific knowledge and formal methods", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 182-187, 2017", "authors": ["S Huhn", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13054709524144669803", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JWITY9-sCbMC", "title": "Reversible computation", "published_by": "2015 Sixth International Green and Sustainable Computing Conference (IGSC), 1-5, 2015", "authors": ["R Drechsler", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18419873864188209965,12313272025598534016", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uoRD4RTSUPoC", "title": "Towards an Automatic Approach for Restricting UML/OCL Invariability Clauses.", "published_by": "MoDeVVa@ MoDELS, 44-47, 2015", "authors": ["N Przigoda", "J Peters", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15566603899247691678", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mVC4hKzE2FoC", "title": "Requirement phrasing assistance using automatic quality assessment", "published_by": "2015 IEEE 18th International Symposium on Design and Diagnostics of\u00a0\u2026, 2015", "authors": ["A Allahyari-Abhari", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17412591763949606556", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:i91s68tWr-MC", "title": "Automated and quality-driven requirements engineering", "published_by": "2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 586-590, 2014", "authors": ["R Drechsler", "M Soeken", "R Wille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9178501864912556212", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ShjGdcaqzI0C", "title": "MetaSMT: a unified interface to SMT-LIB2", "published_by": "Proceedings of the 2014 Forum on Specification and Design Languages (FDL\u00a0\u2026, 2014", "authors": ["H Riener", "M Soeken", "C Werther", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=45622740690847963", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pUxgyZctzPYC", "title": "Quality assessment for requirements based on natural language processing", "published_by": "Forum on Specification and Design Languages. Proceedings, 2014", "authors": ["M Soeken", "N Abdessaied", "A Allahyari-Abhari", "A Buzo", "L Musat", "G Pelz", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16322173711231449909", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DquSII9TDu4C", "title": "Revvis: Visualization of structures and properties in reversible circuits", "published_by": "Reversible Computation: 6th International Conference, RC 2014, Kyoto, Japan\u00a0\u2026, 2014", "authors": ["R Wille", "J Stoppe", "E Sch\u00f6nborn", "K Datta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14476229446902695712", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=600&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TesyEGJKHF4C", "title": "Reversible circuit synthesis of symmetric functions using a simple regular structure", "published_by": "Reversible Computation: 5th International Conference, RC 2013, Victoria, BC\u00a0\u2026, 2013", "authors": ["A Deb", "DK Das", "H Rahaman", "BB Bhattacharya", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6287449629808679534", "cited_by": 4.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YPNY0knpFBYC", "title": "Towards dependability-aware design of hardware systems using extended program state machines", "published_by": "2011 14th IEEE International Symposium on Object/Component/Service-Oriented\u00a0\u2026, 2011", "authors": ["K Gruttner", "A Herrholz", "U Kuhne", "D Gro\u00dfe", "A Rettberg", "W Nebel", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16393908397662286054", "cited_by": 4.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:artPoR2Yc-kC", "title": "Automatic fault localization for SystemC TLM designs", "published_by": "2010 11th International Workshop on Microprocessor Test and Verification, 35-40, 2010", "authors": ["HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1571292933359802578", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RoXSNcbkSzsC", "title": "Synthesis of Boolean functions in reversible logic", "published_by": "Progress in Applications of Boolean Functions, 79-96, 2010", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18439713399114353864", "cited_by": 4.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BJbdYPG6LGMC", "title": "Structural heuristics for SAT-based ATPG", "published_by": "2009 17th IFIP International Conference on Very Large Scale Integration\u00a0\u2026, 2009", "authors": ["D Tille", "S Eggersgl\u00fc\u00df", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1884747471607952691", "cited_by": 4.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3NQIlFlcGxIC", "title": "Debugging Contradictory Constraints in Constraint-Based Random Simulation", "published_by": "Languages for Embedded Systems and their Applications: Selected\u00a0\u2026, 2009", "authors": ["D Gro\u00dfe", "R Wille", "R Siegmund", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11156425080391629285", "cited_by": 4.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5icHVeHT4IsC", "title": "Anwendungsbezogene Analyse der Robustheit von digitalen Schaltungen", "published_by": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf, 45-52, 2009", "authors": ["A S\u00fclflow", "S Frehse", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=733720491796130571", "cited_by": 4.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_OXeSy2IsFwC", "title": "SWORD v1. 0", "published_by": "Satisfiability Modulo Theories Competition, 2009", "authors": ["JC Jung", "A S\u00fclflow", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11206051612234648605", "cited_by": 4.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4xDN1ZYqzskC", "title": "Complete formal verification of multi core embedded systems using bounded model checking", "published_by": "2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and\u00a0\u2026, 2006", "authors": ["U Kuhne", "D GroBe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5765224496785986398", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sszUF3NjhM4C", "title": "Exact minimisation of path-related objective functions for binary decision diagrams", "published_by": "IEE Proceedings-Computers and Digital Techniques 153 (4), 231-242, 2006", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18250090871875331524", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KbBQZpvPDL4C", "title": "An integrated approach for combining BDD and SAT provers", "published_by": "19th International Conference on VLSI Design held jointly with 5th\u00a0\u2026, 2006", "authors": ["R Drechsler", "G Fey", "S Kinder"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2649808426391584505", "cited_by": 4.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9pM33mqn1YgC", "title": "On the Exact Minimization of Path-Related Objective Functions for BDDs", "published_by": "a) A 1, 0, 2005", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=499829915191349250", "cited_by": 4.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8d8msizDQcsC", "title": "Bridging fault testability of BDD circuits", "published_by": "Proceedings of the 2005 Asia and South Pacific Design Automation Conference\u00a0\u2026, 2005", "authors": ["J Shi", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3104263383548732316", "cited_by": 4.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:V_vSwabWVtYC", "title": "Testability of SPP three-level logic networks", "published_by": "IFIP VLSI-SOC 2003: IFIP WG 10.5 international conference on very large\u00a0\u2026, 2003", "authors": ["V Ciriani", "A Bernasconi", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3336575277082794272", "cited_by": 4.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OTTXONDVkokC", "title": "Minimization of ordered pseudo Kronecker decision diagrams", "published_by": "Proceedings 2000 International Conference on Computer Design, 504-510, 2000", "authors": ["P Lindgren", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13585868364617219241", "cited_by": 4.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fFSKOagxvKUC", "title": "Design reuse by modularity: A scalable dynamical (re) configurable multiprocessor system", "published_by": "Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics\u00a0\u2026, 2000", "authors": ["R Drechsler", "N Drechsler", "E Mackensen", "T Schubert", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2373471787453582030", "cited_by": 4.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tH6gc1N1XXoC", "title": "Optimization of sequential verification by history-based dynamic minimization of BDDs", "published_by": "2000 IEEE International Symposium on Circuits and Systems (ISCAS) 4, 737-740, 2000", "authors": ["R Drechsler", "W Gunther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1517802569411090037", "cited_by": 4.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hx4mni8B3JkC", "title": "Efficient functional diagnosis for synchronous sequential circuits based on and/or graphs", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6360372800667730542", "cited_by": 4.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HbR8gkJAVGIC", "title": "Testability of circuits derived from functional decision diagrams", "published_by": "Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, 667-667, 1994", "authors": ["B Becker", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=981141400619540972", "cited_by": 4.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZJ-noXUx9mkC", "title": "Fast FDD based minimization of generalized Reed-Muller forms", "published_by": "Fachbereich Informatik, Univ., 1993", "authors": ["R Drechsler", "B Becker", "M Theobald"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12778000607960473183", "cited_by": 4.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HIFyuExEbWQC", "title": "Rapid prototyping of robust path-delay-fault testable circuits derived from binary decision diagrams", "published_by": "Sonderforschungsbereich 124 VLSI Entwurfsmethoden und Parallelit\u00e4t, Univ., 1992", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15727784161919726350", "cited_by": 4.0, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cG0OFEevkNgC", "title": "Improving the Designs of Nearest Neighbour Quantum Circuits for 1D and 2D Architectures", "published_by": "IETE Journal of Research 69 (1), 340-353, 2023", "authors": ["C Bandyopadhyay", "A Bhattacharjee", "R Wille", "R Drechsler", "H Rahaman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=875134287152862537", "cited_by": 3.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:P--cqP0FnSgC", "title": "Unified HW/SW Coverage: A Novel Metric to Boost Coverage-guided Fuzzing for Virtual Prototype based HW/SW Co-Verification", "published_by": "2022 Forum on Specification & Design Languages (FDL), 1-8, 2022", "authors": ["N Bruns", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12017016045127033955", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kFM4V80Y5EsC", "title": "Towards neural hardware search: Power estimation of cnns for gpgpus with dynamic frequency scaling", "published_by": "Proceedings of the 2022 ACM/IEEE Workshop on Machine Learning for CAD, 103-109, 2022", "authors": ["CA Metz", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9760309826404615282", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aXwx4OqTWR4C", "title": "Self-Explanation in Systems of Systems", "published_by": "2022 IEEE 30th International Requirements Engineering Conference Workshops\u00a0\u2026, 2022", "authors": ["G Fey", "M Fr\u00e4nzle", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16987701198980797254", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bYbwfsIO_fQC", "title": "Power-aware test scheduling framework for IEEE 1687 multi-power domain networks using formal techniques", "published_by": "Microelectronics Reliability 134, 114551, 2022", "authors": ["P Habiby", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6448871385418258937", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EVKlETVVbN8C", "title": "Early SoCs Information Flow Policies Validation using SystemC-based Virtual Prototypes at the ESL", "published_by": "ACM Transactions on Embedded Computing Systems (TECS), 2022", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3858049869539582583", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3YQzwbzlpKYC", "title": "Quality assessment of RFET-based logic locking protection mechanisms using formal methods", "published_by": "2022 IEEE European Test Symposium (ETS), 1-2, 2022", "authors": ["M Merten", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14745570944641567740", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:npT69zEmqdIC", "title": "Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters", "published_by": "2022 25th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2022", "authors": ["K\u00c7 Co\u015fkun", "M Hassan", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13613385238603222340", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yqZeyBDMhiUC", "title": "Metamorphic testing for processor verification: A RISC-V case study at the instruction level", "published_by": "2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration\u00a0\u2026, 2021", "authors": ["F Riese", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11079598943820701544", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YIdQ7BAI8VoC", "title": "VIP-VP: Early validation of SoCs information flow policies using SystemC-based virtual prototypes", "published_by": "2021 Forum on specification & Design Languages (FDL), 1-8, 2021", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12444469051916712275", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6sy8ByAbWgIC", "title": "Synthesis of asymptotically optimal adders for multiple-valued logic", "published_by": "2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL), 178-182, 2021", "authors": ["P Niemann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3662274265465540549", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:o4Qvs5Y5TLQC", "title": "Toward RISC-V CSR Compliance Testing", "published_by": "IEEE Embedded Systems Letters 13 (4), 202-205, 2021", "authors": ["N Bruns", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11105014955051884757", "cited_by": 3.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ddB7do2jUx8C", "title": "ASNet: Introducing approximate hardware to high-level synthesis of neural networks", "published_by": "2020 IEEE 50th International Symposium on Multiple-Valued Logic (ISMVL), 64-69, 2020", "authors": ["S Froehlich", "L Klemmer", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9418963899817907855", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pfJNqKtVkuoC", "title": "RVX-a tool for concolic testing of embedded binaries targeting RISC-V platforms", "published_by": "International Symposium on Automated Technology for Verification and\u00a0\u2026, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2564494597084494443", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:b8m_4JuPjscC", "title": "Multiply-accumulate enhanced BDD-based logic synthesis on RRAM crossbars", "published_by": "2020 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2020", "authors": ["S Froehlich", "S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10068961751617109993", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hZ5_QnqxF7AC", "title": "Combining machine learning and formal techniques for small data applications-A framework to explore new structural materials", "published_by": "2020 23rd Euromicro Conference on Digital System Design (DSD), 518-525, 2020", "authors": ["R Drechsler", "S Huhn", "C Plump"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6267632631667966333", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SFU-2amZ4xQC", "title": "ReCoFused partial reconfiguration for secure moving-target countermeasures on FPGAs", "published_by": "SN Applied Sciences 2, 1-17, 2020", "authors": ["B Ustao\u011flu", "K Schmitz", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13497807289501085445", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ui_nyea79ooC", "title": "Verification runtime analysis: get the most out of partial verification", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 873-878, 2020", "authors": ["M Ring", "F Bornebusch", "C L\u00fcth", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15227761329159592532", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MvIMIWP2nqIC", "title": "Automatic Design of Microfluidic Devices: An Overview of Platforms and Corresponding Design Tasks", "published_by": "Languages, Design Methods, and Tools for Electronic System Design: Selected\u00a0\u2026, 2020", "authors": ["R Wille", "B Li", "R Drechsler", "U Schlichtmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16030084975670564335", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KPAPMsW7zc0C", "title": "Advanced Boolean Techniques: Selected Papers from the 13th International Workshop on Boolean Problems", "published_by": "Springer, 2019", "authors": ["R Drechsler", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17512285132918715665", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BKYZGPsuSFYC", "title": "Impact of nbti on increasing the susceptibility of finfet to radiation", "published_by": "2019 IEEE International Reliability Physics Symposium (IRPS), 1-6, 2019", "authors": ["FS Torres", "H Amrouch", "J Henke", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18173928108575115026", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:v7SMsomtfXcC", "title": "(ReCo) Fuse your PRC or lose security: Finally reliable reconfiguration-based countermeasures on FPGAs", "published_by": "International symposium on applied reconfigurable computing, 112-126, 2019", "authors": ["K Schmitz", "B Ustaoglu", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17459837151926056567", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q7LczdTNAjsC", "title": "Evaluation of (power) side-channels in cryptographic implementations", "published_by": "it-Information Technology 61 (1), 15-28, 2019", "authors": ["F Bache", "C Plump", "J Wloka", "T G\u00fcneysu", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12226354310519503637", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wH03y5nBhxsC", "title": "Measurement and Evaluation of Calorimetric Descriptors for the Suitability for Evolutionary High-Throughput Material Development", "published_by": "Metals 9 (2), 149, 2019", "authors": ["A Toenjes", "H Sonnenberg", "C Plump", "R Drechsler", "A von Hehl"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1825520346860370907", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ef2wPL15CskC", "title": "ProACT: Hardware architecture for cross-layer approximate computing", "published_by": "Design Automation Techniques for Approximation Circuits: Verification\u00a0\u2026, 2019", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler", "A Chandrasekharan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10593673920504402431", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TNEldfgDb5MC", "title": "Decision diagrams for the design of reversible and quantum circuits", "published_by": "2018 International Symposium on Devices, Circuits and Systems (ISDCS), 1-6, 2018", "authors": ["R Wille", "P Niemann", "A Zulehner", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17246713279402605379", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kiex5tMzGo8C", "title": "A Codeword-Based Compaction Technique for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Ntworks", "published_by": "Informal Proceedings of the GI/GMM/ITG Workshop f\u00fcr Testmethoden und\u00a0\u2026, 2018", "authors": ["S Huhn", "M Merten", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16065532657892237109", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CC3C2HR4nz8C", "title": "Emerging circuit technologies: An overview on the next generation of circuits", "published_by": "Advanced logic synthesis, 43-67, 2018", "authors": ["R Wille", "K Chakrabarty", "R Drechsler", "P Kalla"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18289610832647731813", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:J6OZcwVsj5AC", "title": "Semi-formal cycle-accurate temporal execution traces reconstruction", "published_by": "International Conference on Formal Modeling and Analysis of Timed Systems\u00a0\u2026, 2017", "authors": ["R Massoud", "J Stoppe", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=658510448885084547", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5bfplxN71z4C", "title": "Formal verification of SystemC-based cyber components", "published_by": "Industrial Internet of Things: Cybermanufacturing Systems, 137-167, 2017", "authors": ["D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18201414510551214399", "cited_by": 3.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:37Fl7vPTsUIC", "title": "Reversible synthesis of symmetric functions with a simple regular structure and easy testability", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 12 (4), 1-29, 2016", "authors": ["A Deb", "DK Das", "H Rahaman", "R Wille", "R Drechsler", "BB Bhattacharya"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9104671013314304671", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mnAcAzq93VMC", "title": "Towards a multi-dimensional and dynamic visualization for ESL designs", "published_by": "Workshop on Design Automation for Understanding Hardware Designs (DUHDe), 2014", "authors": ["J Stoppe", "M Michael", "M Soeken", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11436624579729840874", "cited_by": 3.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:idthP5jqfYAC", "title": "Grammar-based program generation based on model finding", "published_by": "2013 8th IEEE Design and Test Symposium, 1-5, 2013", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5189648973428429313", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Vr2j17o0sqMC", "title": "An evolutionary approach to reversible logic synthesis using output permutation", "published_by": "2013 8th IEEE Design and Test Symposium, 1-6, 2013", "authors": ["K Datta", "I Sengupta", "H Rahaman", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9910047903285387977", "cited_by": 3.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Br1UauaknNIC", "title": "Determining minimal testsets for reversible circuits using Boolean satisfiability", "published_by": "IEEE Africon'11, 1-6, 2011", "authors": ["H Zhang", "S Frehse", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9878174903860384542", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yMeIxYmEMEAC", "title": "Process variations aware robust on-chip bus architecture synthesis for MPSoCs", "published_by": "2008 IEEE International Symposium on Circuits and Systems, 2989-2992, 2008", "authors": ["S Pandey", "R Drechsler", "T Murgan", "M Glesner"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2845373543927379647", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-7ulzOJl1JYC", "title": "Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival", "published_by": "2008 Asia and South Pacific Design Automation Conference, 601-606, 2008", "authors": ["S Pandey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16144390002699106893", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kWvqk_afx_IC", "title": "Debugging Design Errors by Using Unsatisfiable Cores.", "published_by": "MBMV, 159-168, 2008", "authors": ["A S\u00fclflow", "G Fey", "R Bloem", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=60466447303923891", "cited_by": 3.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:a3BOlSfXSfwC", "title": "Co-synthesis of custom on-chip bus and memory for MPSoC architectures", "published_by": "2007 IFIP International Conference on Very Large Scale Integration, 304-307, 2007", "authors": ["S Pandey", "C Genz", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6013037803981497152", "cited_by": 3.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2tRrZ1ZAMYUC", "title": "Evaluation of toggle coverage for MVL circuits specified in the SystemVerilog HDL", "published_by": "37th International Symposium on Multiple-Valued Logic (ISMVL'07), 50-50, 2007", "authors": ["M Amoui", "D Gro\u00dfe", "MA Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3776905345869795785", "cited_by": 3.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KqW5X_olkfQC", "title": "Processor verification", "published_by": "Customizable Embedded Processors, 281-302, 2007", "authors": ["D Gro\u00dfe", "R Drechsler", "R Siegmund"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17413289049007357266", "cited_by": 3.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:48xauSegjOkC", "title": "Quasi-exact BDD minimization using relaxed best-first search", "published_by": "IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design\u00a0\u2026, 2005", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10456760379002794870", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WHdLCjDvYFkC", "title": "Generic implementation of multi-valued logic decision diagram packages", "published_by": "Journal of Multiple-Valued Logic and Soft Computing, 2005", "authors": ["R Drechsler", "D Jankovi\u0107", "R Stankovi\u0107"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4332774375863370438", "cited_by": 3.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:k8to_Y4Q4_EC", "title": "Placement and routing optimization for circuits derived from BDDs", "published_by": "2004 IEEE International Symposium on Circuits and Systems (ISCAS) 5, V-V, 2004", "authors": ["T Eschbach", "R Dreschler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9184345920045822649", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kw52XkFRtyQC", "title": "Reduction of sizes of multi-valued decision diagrams by copy properties", "published_by": "Proceedings. 34th International Symposium on Multiple-Valued Logic, 223-228, 2004", "authors": ["D Jankovic", "RS Stankovic", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4098155933785844745", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hsZV8lGYWTMC", "title": "Random pattern testability of circuits derived from BDDs", "published_by": "4th Workshop on RTL and High Level Testing (WRTLT 2003), 70-78, 2003", "authors": ["J Shi", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10475679806852906603", "cited_by": 3.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WC23djZS0W4C", "title": "GAME-HDL: implementation of evolutionary algorithms using hardware description languages", "published_by": "Applications of Evolutionary Computing: EvoWorkshops 2003: EvoBIO, EvoCOP\u00a0\u2026, 2003", "authors": ["R Drechsler", "N Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4781808402324243570", "cited_by": 3.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MAUkC_7iAq8C", "title": "Decision diagram optimization using copy properties", "published_by": "Proceedings Euromicro Symposium on Digital System Design. Architectures\u00a0\u2026, 2002", "authors": ["D Jankovic", "RS Stankovic", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16437208133623927830", "cited_by": 3.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YTuZlYwrTOUC", "title": "Low Power Optimization Techniques for BDD Mapped Finite State Machines.", "published_by": "IWLS, 143-148, 2002", "authors": ["M Kerttu", "P Lindgren", "R Drechsler", "MA Thornton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9714465460163573597", "cited_by": 3.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LgRImbQfgY4C", "title": "Utilizing High-Level Information for Formal Hardware Verification", "published_by": "Advanced Computer Systems: Eighth International Conference, ACS \u20182001 Mielno\u00a0\u2026, 2002", "authors": ["P Johannsen", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3385660505416739933", "cited_by": 3.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:v1_lew4L6wgC", "title": "Implementation of read-k-times BDDs on top of standard BDD packages", "published_by": "VLSI Design 2001. Fourteenth International Conference on VLSI Design, 173-178, 2001", "authors": ["W Gunther", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16072955964042223889", "cited_by": 3.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zCSUwVk65WsC", "title": "Efficient dynamic minimization of word-level DDs based on lower bound computation", "published_by": "Proceedings 2000 International Conference on Computer Design, 383-388, 2000", "authors": ["W Gunther", "R Drechsler", "S Horeth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13799877765881143682", "cited_by": 3.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HtS1dXgVpQUC", "title": "Boolean function representation and spectral characterization using AND/OR graphs", "published_by": "Integration 29 (2), 101-116, 2000", "authors": ["A \u017du\u017eek", "R Drechsler", "MA Thornton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=183804628730407687", "cited_by": 3.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sNmaIFBj_lkC", "title": "EXOR transform of inputs to design efficient two-level AND/EXOR adders", "published_by": "Electronics Letters 36 (3), 1, 2000", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6005103484787751884", "cited_by": 3.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:43bX7VzcjpAC", "title": "OKFDD minimization by genetic algorithms with application to circuit design", "published_by": "Integration 28 (2), 121-139, 1999", "authors": ["R Drechsler", "B Becker", "N Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13829404399994782343", "cited_by": 3.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QD3KBmkZPeQC", "title": "Symbolic simulation using decision diagrams", "published_by": "Electronics Letters 33 (8), 665-667, 1997", "authors": ["R Drechsler", "A Hett", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6136673232998807431", "cited_by": 3.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wMgC3FpKEyYC", "title": "Fast and E cient Contruction of BDDs by Reordering Based Synthesis", "published_by": "Proc. of IEEE ED&TC 97, 168-175, 0", "authors": ["A Hett", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6749500273059769774", "cited_by": 3.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WYleWgRJor0C", "title": "Should we even optimize for execution energy? rethinking mapping for magic design style", "published_by": "IEEE Embedded Systems Letters, 2023", "authors": ["S Singh", "CK Jha", "A Bende", "PL Thangkhiew", "V Rana", "S Patkar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3684724177542727390", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bczYY1dZPtQC", "title": "Polynomial formal verification of floating point adders", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-2, 2023", "authors": ["J Kleinekath\u00f6fer", "A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8906385618207390727", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2C0LhDdYSbcC", "title": "Processor Verification using Symbolic Execution: A RISC-V Case-Study", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["N Bruns", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12512503744576062048", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AbS6eEh_b9AC", "title": "SAT-based key determination attack for improving the quality assessment of logic locking mechanisms", "published_by": "Advanced Boolean Techniques: Selected Papers from the 15th International\u00a0\u2026, 2023", "authors": ["M Merten", "ME Djeridane", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11331945726172918668", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vJdfVD8-6ZYC", "title": "Specification-based Symbolic Execution for Stateful Network Protocol Implementations in the IoT", "published_by": "IEEE Internet of Things Journal, 2023", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9735565961568200973", "cited_by": 2.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Nb0HLiwjfsIC", "title": "SISL: Concolic testing of structured binary input formats via partial specification", "published_by": "International Symposium on Automated Technology for Verification and\u00a0\u2026, 2022", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18010948024938519125", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hKmHnHMtuq0C", "title": "Preserving design hierarchy information for polynomial formal verification", "published_by": "2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration\u00a0\u2026, 2022", "authors": ["R Drechsler", "A Mahzoon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2983978104308087694", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lu5AzqVF4qYC", "title": "Virtual prototype driven design, implementation and evaluation of risc-v instruction set extensions", "published_by": "2022 25th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2022", "authors": ["M Funck", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13744229247494145548", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Xxrp-jDxsD4C", "title": "Early performance estimation of embedded software on RISC-V processor using linear regression", "published_by": "2022 25th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2022", "authors": ["W Zhang", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3325787127417010137", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cpgjJtNNFA0C", "title": "Das Bremen Ambient Assisted Living Lab und dar\u00fcber hinaus\u2013Intelligente Umgebungen, smarte Services und K\u00fcnstliche Intelligenz in der Medizin f\u00fcr den Menschen", "published_by": "K\u00fcnstliche Intelligenz im Gesundheitswesen: Entwicklungen, Beispiele und\u00a0\u2026, 2022", "authors": ["S Autexier", "C L\u00fcth", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15968658187642513720", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rCuJAniQoLoC", "title": "The Scale4Edge RISC-V Ecosystem", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 808-813, 2022", "authors": ["W Ecker", "P Adelt", "W Mueller", "R Heckmann", "M Krstic", "V Herdt", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4277543774287489695", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:F-1HeU7gMOYC", "title": "Mapping Quantum Circuits to 2-Dimensional Quantum Architectures", "published_by": "INFORMATIK 2022, 2022", "authors": ["K Datta", "A Kole", "I Sengupta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8734289453796640247", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mzRTpvMFn3IC", "title": "Introduction to the Special Issue on Design Automation for Quantum Computing", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 18 (1), 1-2, 2021", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=353568914442095503", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5uu-MYFt2EcC", "title": "Towards reliable spatial memory safety for embedded software by combining checked C with concolic testing", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 667-672, 2021", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11338597018662076448", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AmQcmOVUwm0C", "title": "Early Validation of SoCs Security Architecture Against Timing Flows Using SystemC-based VPs", "published_by": "2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 1-8, 2021", "authors": ["M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12639347175200280488", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:j33aPA1ap8EC", "title": "Work-in-Progress: Early power estimation of CUDA-based CNNs on GPGPUs", "published_by": "2021 International Conference on Hardware/Software Codesign and System\u00a0\u2026, 2021", "authors": ["CA Metz", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4351561240618283022", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SZzxPo9m4nkC", "title": "A codeword-based compactor for on-chip generated debug data using two-stage artificial neural networks", "published_by": "2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and\u00a0\u2026, 2021", "authors": ["M Merten", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11228511198620093660", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Qs68GpkTGbMC", "title": "Integrated Circuits", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17230200165627144838", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jvrRlaHg2sAC", "title": "Recent Findings in Boolean Techniques", "published_by": "Springer International Publishing, 2021", "authors": ["R Drechsler", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1093358262675366938", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:o0tJHVzi6PsC", "title": "Polynomial formal verification of area-efficient and fast adders", "published_by": "Reed-Muller workshop, 2021", "authors": ["A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7428703572987658926", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wuYnf3tzzDUC", "title": "Verification of Embedded Software Binaries using Virtual Prototypes", "published_by": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, 143-174, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=902171421522832734", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QhqSGEHatosC", "title": "Verifying safety properties of robotic plans operating in real-world environments via logic-based environment modeling", "published_by": "International Symposium on Leveraging Applications of Formal Methods, 326-347, 2020", "authors": ["T Meywerk", "M Walter", "V Herdt", "J Kleinekath\u00f6fer", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1365265376624554288", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=700&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6YFk0eKgftsC", "title": "Efficient techniques to strongly enhance the virtual prototype based design flow", "published_by": "2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 182-187, 2020", "authors": ["V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5024618621203887588", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Cy13deThEpcC", "title": "In-Memory Computing", "published_by": "Springer International Publishing, Cham, Switzerland, 2020", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5698355307285953264", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uGrg30pLAbkC", "title": "A hybrid embedded multichannel test compression architecture for low-pin count test environments in safety-critical systems", "published_by": "2019 IEEE International Test Conference in Asia (ITC-Asia), 115-120, 2019", "authors": ["S Huhn", "D Tille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17726028705052557997", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qwOXE0mbtu4C", "title": "Systematic RISC-V based Firmware Design\u22c6", "published_by": "2019 Forum for Specification and Design Languages (FDL), 1-8, 2019", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "C Gerum", "A Jung", "JJ Benz", "O Bringmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11075449603740732978", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:n1qY4L4uFdgC", "title": "Temporal tracing of on-chip signals using timeprints", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["R Massoud", "HM Le", "P Chini", "P Saivasan", "R Meyer", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2943313426688636852", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0qX8s2k1IRwC", "title": "Self-Explaining Digital Systems-Some Technical Steps", "published_by": "MBMV 2019; 22nd Workshop-Methods and Description Languages for Modelling and\u00a0\u2026, 2019", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9820618880876931227", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uQdrZ3qaPmcC", "title": "Enhanced Embedded Test Compression Technique For Processing Incompressible Test Patterns", "published_by": "Informal Proceedings of the GI/GMM/ITG Workshop f\u00fcr Testmethoden und\u00a0\u2026, 2019", "authors": ["S Huhn", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9732117555795127521", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JaLtl8ASYokC", "title": "Formal verification of approximate sequential circuits", "published_by": "Design Automation Techniques for Approximation Circuits: Verification\u00a0\u2026, 2019", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler", "A Chandrasekharan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5166762828141449393", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KKBjqD86ppkC", "title": "Approximate hardware generation using formal techniques", "published_by": "Approximate Circuits: Methodologies and CAD, 155-174, 2018", "authors": ["S Froehlich", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15274181097194855355", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4Wrxgq2JVp0C", "title": "Towards dynamic execution environment for system security protection against hardware flaws", "published_by": "2018 IEEE computer society annual symposium on VLSI (ISVLSI), 557-562, 2018", "authors": ["K Schmitz", "O Keszocze", "J Schmidt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=603850770467511838", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1YatL4jblGcC", "title": "Reliability improvements for multiprocessor systems by health-aware task scheduling", "published_by": "2018 IEEE 24th International Symposium on On-Line Testing And Robust System\u00a0\u2026, 2018", "authors": ["R Schmidt", "R Massoud", "J Raik", "A Garc\u00eda-Ortiz", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8013440653811782661", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tL5YfqkXb3gC", "title": "Constraint-based pattern retargeting for reducing localized power activity during testing", "published_by": "2018 IEEE 21st International Symposium on Design and Diagnostics of\u00a0\u2026, 2018", "authors": ["H Dhotre", "S Eggersgluss", "R Drechsler", "M Dehbashi", "U Pfannkuchen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6575325453487831826", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gL9scSG3K_gC", "title": "Natural language based power domain partitioning", "published_by": "2018 IEEE 21st International Symposium on Design and Diagnostics of\u00a0\u2026, 2018", "authors": ["D Lemma", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=196678658976543367", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oE_QS-WwsdAC", "title": "Verifying next generation electronic systems", "published_by": "2017 International Conference on Infocom Technologies and Unmanned Systems\u00a0\u2026, 2017", "authors": ["R Drechsler", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12731469531676929578", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aCwMkEyfDy8C", "title": "Extensions to the reversible hardware description language SyReC", "published_by": "2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL), 185-190, 2017", "authors": ["Z Alwardi", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12599457912729941020", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:r56sNq9gaawC", "title": "Towards VHDL-Based Design of Reversible Circuits: Work in Progress Report", "published_by": "Reversible Computation: 9th International Conference, RC 2017, Kolkata\u00a0\u2026, 2017", "authors": ["Z Al-Wardi", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5744650251406676668", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GUYAmugLYisC", "title": "Leichtgewichtige Datenkompressions-Architektur f\u00fcr IEEE-1149.1-kompatible Testschnittstellen", "published_by": "Informal Proceedings of the GI/GMM/ITG Workshop f\u00fcr Testmethoden und\u00a0\u2026, 2016", "authors": ["S Huhn", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16913725253283251761", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:j8pvxH-kN2QC", "title": "Recurrence relations revisited: Scalable verification of bit level multiplier circuits", "published_by": "2015 IEEE Computer Society Annual Symposium on VLSI, 1-6, 2015", "authors": ["A Sayed-Ahmed", "U K\u00fchne", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=490228061112186040", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:I9gX6wnfuA8C", "title": "Technology mapping for single target gate based circuits using Boolean functional decomposition", "published_by": "Reversible Computation: 7th International Conference, RC 2015, Grenoble\u00a0\u2026, 2015", "authors": ["N Abdessaied", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6452344750006292622", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kVjdVfd2voEC", "title": "From requirements and scenarios to ESL design in systemC", "published_by": "2012 International Symposium on Electronic System Design (ISED), 183-187, 2012", "authors": ["HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16943167667463942917", "cited_by": 2.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QoJ_w57xiyAC", "title": "ATPG based on Boolean satisfiability", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 59-70, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14794614641097895054", "cited_by": 2.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OBSaB-F7qqsC", "title": "Enhanced formal verification flow for circuits integrating debugging and coverage analysis", "published_by": "Design and Test Technology for Dependable Systems-on-Chip, 119-131, 2011", "authors": ["D Gro\u00dfe", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9989413253568852627", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DBa1UEJaJKAC", "title": "Towards proving TLM properties with local variables", "published_by": "Int\u2019l Workshop on Constraints in Formal Verification, 2011", "authors": ["HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15178567269622689138", "cited_by": 2.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gKiMpY-AVTkC", "title": "RobuCheck: A robustness checker for digital circuits", "published_by": "Proceedings of the First Workshop on DYnamic Aspects in DEpendability Models\u00a0\u2026, 2010", "authors": ["S Frehse", "G Fey", "A S\u00fclflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1231571828585444159", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nRpfm8aw39MC", "title": "Formal verification meets robustness checking\u2014Techniques and challenges", "published_by": "13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2010", "authors": ["R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2614536333494034195", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:g8uWPOAv7ggC", "title": "Synthesis of reversible logic", "published_by": "Towards a Design Flow for Reversible Logic, 27-56, 2010", "authors": ["R Wille", "R Drechsler", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16871194124875261143", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qbqt7gslDFUC", "title": "Computing bounds for fault tolerance using formal techniques", "published_by": "Proceedings of Design Automation Conference (DAC'09), 2009", "authors": ["A Slflow", "R Drechsler", "G Fey"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8883488367286114919", "cited_by": 2.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jgBuDB5drN8C", "title": "SAT-based Automatic Test Pattern Generation", "published_by": "Dagstuhl Seminar Proceedings, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u00df", "G Fey", "D Tille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12638701514565892059", "cited_by": 2.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NDuN12AVoxsC", "title": "On the construction of small fully testable circuits with low depth", "published_by": "Microprocessors and Microsystems 32 (5-6), 263-269, 2008", "authors": ["G Fey", "A Bernasconi", "V Ciriani", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17730746862579940863", "cited_by": 2.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nVrZBo8bIpAC", "title": "Formaler Nachweis der Fehlertoleranz von Schaltkreisen", "published_by": "Tagungsband 2, 75-82, 2008", "authors": ["G Fey", "A S\u00fclflow", "S Frehse", "U K\u00fchne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=81047888131769022", "cited_by": 2.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q-HalDI95KYC", "title": "Exact BDD minimization for path-related objective functions", "published_by": "Vlsi-Soc: From Systems To Silicon: Proceedings of IFIP TC 10, WG 10.5\u00a0\u2026, 2007", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15313696040578240676", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:owLR8QvbtFgC", "title": "Improving the quality of bounded model checking by means of coverage estimation", "published_by": "IEEE Computer Society Annual Symposium on VLSI (ISVLSI'07), 165-170, 2007", "authors": ["U Kuhne", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7154315263382848792", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:e0CZ6poB34oC", "title": "SATRIX: Algorithmen f\u00fcr Boolesche Erf\u00fcllbarkeit", "published_by": "Shaker, 2007", "authors": ["D Gro\u00dfe", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9774922164888814654", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CaZNVDsoPx4C", "title": "Modeling and formal verification of counting heads for railways", "published_by": "Proceedings of Formal Methods for Automation and Safety in Railway and\u00a0\u2026, 2007", "authors": ["S Kinder", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10067636231110091857", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QYdC8u9Cj1oC", "title": "Ein formaler Ansatz zum Robustheitsnachweis", "published_by": "Proc. Zuverl\u00e4ssigkeit und Entwurf (ZuE), 101-108, 2007", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14198936238475921019", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Bg7qf7VwUHIC", "title": "Avoiding false negatives in formal verification for protocol-driven blocks", "published_by": "Proceedings of the Design Automation & Test in Europe Conference 1, 1-2, 2006", "authors": ["G Fey", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2551100217691752682", "cited_by": 2.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FiDNX6EVdGUC", "title": "Method and device for an equivalence comparison of digital circuits", "published_by": "US Patent App. 10/526,002, 2005", "authors": ["W Gunther", "R Drechlser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9333319867035948914", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MhiOAD_qIWkC", "title": "HW/SW co-verification of a RISC CPU using bounded model checking", "published_by": "2005 Sixth International Workshop on Microprocessor Test and Verification\u00a0\u2026, 2005", "authors": ["D Gro\u00dfe", "U Kuhne", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4242483892501833587", "cited_by": 2.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KaMxkj08jr0C", "title": "Minimization of Transitions by Complementation and Resequencing using Evolutionary Algorithms.", "published_by": "Applied Informatics, 109-114, 2003", "authors": ["R Drechsler", "N Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16085220701426282119", "cited_by": 2.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jL-93Qbq4QoC", "title": "Multi-output timed shannon circuits", "published_by": "Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms\u00a0\u2026, 2002", "authors": ["MA Thornton", "R Drechsler", "DM Miller"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6112355867482084544", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KVXOKlNwS8oC", "title": "Tabular Techniques for MV Logic", "published_by": "KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE, 433-448, 2002", "authors": ["D Jankovic", "RS Stankovic", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12010271105968257728", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:buQ7SEKw-1sC", "title": "JADE: Implementation and Visualization of a BDD Package in JAVA", "published_by": "Proc. DATE, 259, 2002", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7844449533389281972", "cited_by": 2.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4X0JR2_MtJMC", "title": "History-based dynamic BDD minimization", "published_by": "Integration 31 (1), 51-63, 2001", "authors": ["R Drechsler", "W G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4233416152751512352", "cited_by": 2.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cK4Rrx0J3m0C", "title": "Too much knowledge hurts: Acceleration of genetic programs for learning heuristics", "published_by": "International Conference on Computational Intelligence, 479-491, 2001", "authors": ["F Schmiedle", "D Gro\u00dfe", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17652276684944148749", "cited_by": 2.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1lhNe0rCu4AC", "title": "GREEDY IIP: Partitioning large graphs by greedy iterative improvement", "published_by": "Proceedings Euromicro Symposium on Digital Systems Design, 54-60, 2001", "authors": ["B Becker", "R Drechsler", "T Eschbach", "W Gunther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12895133889629986487", "cited_by": 2.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FKYJxdYMdFIC", "title": "Low power optimization technique for BDD mapped circuit", "published_by": "Proc. ASO-DAC, 615-649, 2001", "authors": ["M Kerttu", "M Thornton", "P Lindgren", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8267753951001671727", "cited_by": 2.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NyGDZy8z5eUC", "title": "Optimal symmetry detection for OKFDDs", "published_by": "Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat\u00a0\u2026, 2000", "authors": ["Y Wang", "R Drechsler", "X Song"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5374619502415025044", "cited_by": 2.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jU7OWUQzBzMC", "title": "Evolutionary algorithms for vlsi cad [book review]", "published_by": "IEEE Transactions on Evolutionary Computation 3 (3), 251-253, 1999", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8033832425343259498", "cited_by": 2.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lgwcVrK6X84C", "title": "The complexity of the inclusion operation on OFDD's", "published_by": "IEEE transactions on computer-aided design of integrated circuits and\u00a0\u2026, 1998", "authors": ["R Drechsler", "M Sauerhoff", "D Sieling"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12127000201821792711", "cited_by": 2.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MpfHP-DdYjUC", "title": "Decision Diagrams", "published_by": "Binary Decision Diagrams: Theory and Implementation, 9-30, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15762870446946830878", "cited_by": 2.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CB2v5VPnA5kC", "title": "Negation and duality in reduced ordered binary decision diagrams", "published_by": "1997 IEEE Pacific Rim Conference on Communications, Computers and Signal\u00a0\u2026, 1997", "authors": ["DM Miller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7476965011221780323", "cited_by": 2.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LdasjJ6CEcoC", "title": "Learning Heuristics by Evolutionary Algorithms with Variable Size Representation", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15328091771438191456", "cited_by": 2.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:u-coK7KVo8oC", "title": "Relation between OFDDs and FPRMs", "published_by": "Electronics Letters 32 (21), 1975-1976, 1996", "authors": ["R Drechsler", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15255569712197066792", "cited_by": 2.0, "year": 1996.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:U4n9YNQMCAIC", "title": "Local Circuit Transformations Preserving Robust Path Delay Fault Testability", "published_by": "Fachbereich Informatik, Univ., 1993", "authors": ["B Becker", "R Drechsler", "H Hengster"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16058953776756624929", "cited_by": 2.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:d4Uf0zfqV5IC", "title": "Hybrid PTX Analysis for GPU accelerated CNN inferencing aiding Computer Architecture Design", "published_by": "2023 Forum on Specification & Design Languages (FDL), 1-8, 2023", "authors": ["CA Metz", "C Plump", "BJ Berger", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5247988660559403914", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:H2XcuePHLsAC", "title": "MemSPICE: Automated Simulation and Energy Estimation Framework for MAGIC-Based Logic-in-Memory", "published_by": "arXiv preprint arXiv:2309.04868, 2023", "authors": ["S Singh", "CK Jha", "A Bende", "V Rana", "S Patkar", "R Drechsler", "F Merchant"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15319281302570991771", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w2Gke83ceDMC", "title": "Special issue on in-memory computing: Circuits, system, architecture and verification", "published_by": "Memories-Materials, Devices, Circuits and Systems, 100062, 2023", "authors": ["K Datta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12597413566873210887", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:It3QlvBKHbMC", "title": "Fast and Accurate: Machine Learning Techniques for Performance Estimation of CNNs for GPGPUs", "published_by": "2023 IEEE International Parallel and Distributed Processing Symposium\u00a0\u2026, 2023", "authors": ["CA Metz", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=847020754680083154", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PN3Jufe71OMC", "title": "AI-driven and automated MRI sequence optimization in scanner-independent MRI sequences formulated by a domain-specific language", "published_by": "Frontiers in Neuroimaging 2, 1090054, 2023", "authors": ["DC Hoinkiss", "J Huber", "C Plump", "C L\u00fcth", "R Drechsler", "M G\u00fcnther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7515888869045804840", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Itmi1h0dExoC", "title": "Efficient Binary Decision Diagram Manipulation by Reducing the Number of Intermediate Nodes", "published_by": "2023 26th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2023", "authors": ["R Krauss", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4704493540751038643", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:F_tUKv7nyWgC", "title": "Equivalence Checking of System-Level and SPICE-Level Models of Static Nonlinear Circuits", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["K\u00c7 Co\u015fkun", "M Hassan", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2111269274610871524", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5bFWG3eDk9wC", "title": "VAST: Validation of VP-based Heterogeneous Systems against Availability Security Properties using Static Information Flow Tracking", "published_by": "2023 24th International Symposium on Quality Electronic Design (ISQED), 1-8, 2023", "authors": ["END Co\u015fkun", "M Hassan", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14504591794457082576", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KD63RgGzVVoC", "title": "MARADIV: Library of MAGIC based approximate restoring array divider benchmark circuits for in-memory computing using memristors", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs, 2023", "authors": ["CK Jha", "S Ahmadi-Pour", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8816690406359293862", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OP2qWFMeUpEC", "title": "EDDY: A multi-core BDD package with dynamic memory management and reduced fragmentation", "published_by": "Proceedings of the 28th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2023", "authors": ["R Krauss", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5023724351547068042", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ns2bVKt8YxIC", "title": "ANN-based Performance Estimation of Embedded Software for RISC-V Processors", "published_by": "2022 IEEE International Workshop on Rapid System Prototyping (RSP), 22-28, 2022", "authors": ["W Zhang", "M Goli", "A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10642629648286208046", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EGhj4itiAA0C", "title": "Advanced Embedded System Modeling and Simulation in an Open Source RISC-V Virtual Prototype", "published_by": "Journal of Low Power Electronics and Applications 12 (4), 52, 2022", "authors": ["P Pieper", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6461608319772723925", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zBCjByih94YC", "title": "Lower bound proof for the size of BDDs representing a shifted addition", "published_by": "arXiv preprint arXiv:2209.12477, 2022", "authors": ["J Kleinekath\u00f6fer", "A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18097445791169023316", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bxbQgRQgr4sC", "title": "Unlocking Sneak Path Analysis in Memristor Based Logic Design Styles", "published_by": "2022 25th Euromicro Conference on Digital System Design (DSD), 793-800, 2022", "authors": ["K Datta", "S Shirinzadeh", "PL Thangkhiew", "I Sengupta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9830599798223197333", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:J3KpcKIlIpsC", "title": "Using density of training data to improve evolutionary algorithms with approximative fitness functions", "published_by": "2022 IEEE Congress on Evolutionary Computation (CEC), 1-10, 2022", "authors": ["C Plump", "BJ Berger", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11348491500522674599", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:r5WMYYrv30cC", "title": "Adapting mutation and recombination operators to range-aware relations in real-world application data", "published_by": "Proceedings of the Genetic and Evolutionary Computation Conference Companion\u00a0\u2026, 2022", "authors": ["C Plump", "BJ Berger", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14921460404259339088", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_WP0DvM6eX8C", "title": "Polynomial Formal Verification of General Tree-Like Circuits", "published_by": "2022 China Semiconductor Technology International Conference (CSTIC), 1-4, 2022", "authors": ["A Mahzoon", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17085721928199310235", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3q5vy9RXY8EC", "title": "Advanced Environment Modeling and Interaction in an Open Source RISC-V Virtual Prototype", "published_by": "Proceedings of the Great Lakes Symposium on VLSI 2022, 193-197, 2022", "authors": ["P Pieper", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8778003918861743412", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:knQODA9bSJkC", "title": "A hardware-based evolutionary algorithm with multi-objective optimization operators for on-chip transient fault detection", "published_by": "2022 IEEE 40th VLSI Test Symposium (VTS), 1-7, 2022", "authors": ["M Merten", "S Huhn", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7878210841413826798", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6B7w4NK6UsoC", "title": "FAMCroNA: Fault Analysis in Memristive Crossbars for Neuromorphic Applications", "published_by": "Journal of Electronic Testing 38 (2), 145-163, 2022", "authors": ["DN Yadav", "PL Thangkhiew", "K Datta", "S Chakraborty", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5437592132640858116", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zmHQPunddckC", "title": "Template-based mapping of reversible circuits to IBM quantum computers", "published_by": "Microprocessors and Microsystems 90, 104487, 2022", "authors": ["P Niemann", "AAA de Almeida", "G Dueck", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1246576176508808778", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OKy9v0bssVUC", "title": "Lim-hdl: Hdl-based synthesis for in-memory computing", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2022", "authors": ["S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6432190977512120036", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7f0ks1Axv_QC", "title": "Design modification for polynomial formal verification", "published_by": "2022 International Symposium on Electrical, Electronics and Information\u00a0\u2026, 2022", "authors": ["R Drechsler", "A Mahzoon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2863715986955860239", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bNB6FdaCRgEC", "title": "Choosing the right technique for the right restriction\u2013a domain-specific approach for enforcing search-space restrictions in evolutionary algorithms", "published_by": "International Conference on Dynamics in Logistics, 349-359, 2022", "authors": ["C Plump", "BJ Berger", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16832264473578853870", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QC-2xSqExF4C", "title": "Parallel computing of graph-based functions in ReRAM", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 18 (2), 1-24, 2022", "authors": ["S Froehlich", "S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3024242693176245206", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EfTNjLFZ3b0C", "title": "Design Automation for Field-coupled Nanotechnologies", "published_by": "Springer International Publishing AG, 2022", "authors": ["M Walter", "R Wille", "FS Torres", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6840139695822287773", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IaRkJ05COeQC", "title": "Divider verification using symbolic computer algebra and delayed don\u2019t care optimization", "published_by": "CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN\u2013FMCAD 2022, 108, 2022", "authors": ["A Konrad", "C Scholl", "A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9550830914624966222", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5AT-p8ixKR4C", "title": "Scalable Placement and Routing", "published_by": "Design Automation for Field-coupled Nanotechnologies, 79-97, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=560184576525406417", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7uOkfv6XYJ4C", "title": "Verzahnung von Data Stewardship und Data Science\u2013Wege und Perspektiven", "published_by": "Bausteine Forschungsdatenmanagement, 82-91, 2021", "authors": ["L Steinmann", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17750858120117258705", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:geVfx-PNG5EC", "title": "Disziplin\u00fcbergreifendes Modell zur Ausbildung von Forschungsdatenmanagement und Data Science Kompetenzen:\u201eData Train\u2013Training in Research Data Management and Data Science \u201c", "published_by": "Bausteine Forschungsdatenmanagement, 56-69, 2021", "authors": ["T H\u00f6rner", "FO Gl\u00f6ckner", "R Drechsler", "I Pigeot"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2970593288678106748", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cAUKuAERoUMC", "title": "RISC-V AMS VP: An Open Source Evaluation Platform for Cyber-Physical Systems", "published_by": "2021 Forum on specification & Design Languages (FDL), 01-07, 2021", "authors": ["S Ahmadi-Pour", "V Herdt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10485431826888670038", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vkDViGfkvYEC", "title": "Combining SWAPs and Remote CNOT Gates for Quantum Circuit Transformation", "published_by": "2021 24th Euromicro Conference on Digital System Design (DSD), 495-501, 2021", "authors": ["P Niemann", "L Mueller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6584230723253221798", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IwGqIHSOC8kC", "title": "Depth Optimized Synthesis of Symmetric Boolean Functions", "published_by": "2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 61-66, 2021", "authors": ["M Schnieber", "S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5414668877845617761", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0dtNEdnCFDAC", "title": "ALF: a fitness-based artificial life form for evolving large-scale neural networks", "published_by": "Proceedings of the Genetic and Evolutionary Computation Conference Companion\u00a0\u2026, 2021", "authors": ["R Krauss", "M Merten", "M Bockholt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13033468204451943623", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tswL-GKFg8UC", "title": "Finding Optimal Implementations of Non-native CNOT Gates Using SAT", "published_by": "International Conference on Reversible Computation, 242-255, 2021", "authors": ["P Niemann", "L M\u00fcller", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3054607494738298139", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gPamCmV4epEC", "title": "Adaptive simulation with Virtual Prototypes in an open-source RISC-V evaluation platform", "published_by": "Journal of Systems Architecture 116, 102135, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "S Tempel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5372402666593606683", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:38eRAUXPO10C", "title": "Safety first: About the detection of arithmetic overflows in hardware design specifications", "published_by": "Model-Driven Engineering and Software Development: 8th International\u00a0\u2026, 2021", "authors": ["F Bornebusch", "C L\u00fcth", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16178036276080602039", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:polMJLZb0X8C", "title": "Performance Aspects of Correctness-oriented Synthesis Flows.", "published_by": "MODELSWARD, 76-86, 2021", "authors": ["F Bornebusch", "C L\u00fcth", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15325240700748356187", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6fxomyk5x4cC", "title": "Formal Verification of SystemC-Based Designs using Symbolic Simulation", "published_by": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, 59-117, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18392394083450552354", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XJogQLJr2CkC", "title": "Adaptive simulation with virtual prototypes for RISC-V: Switching between fast and accurate at runtime", "published_by": "2020 IEEE 38th International Conference on Computer Design (ICCD), 312-315, 2020", "authors": ["V Herdt", "D Gro\u00dfe", "S Tempel", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9322382981008283272", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6xXPb0EiZccC", "title": "Early Verification of ISA Extension Specifications using Deep Reinforcement Learning", "published_by": "Proceedings of the 2020 on Great Lakes Symposium on VLSI, 297-302, 2020", "authors": ["N Bruns", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4479633380979120765", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:s_OEDnM-dbEC", "title": "Efficient machine learning through evolving combined deep neural networks", "published_by": "Proceedings of the 2020 Genetic and Evolutionary Computation Conference\u00a0\u2026, 2020", "authors": ["R Krauss", "M Merten", "M Bockholt", "S Froehlich", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14454988122043645108", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rKYHOwt5kWwC", "title": "Towards generation of a programmable power management unit at the electronic system level", "published_by": "2020 23rd International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2020", "authors": ["D Lemma", "M Goli", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13240658791913210956", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rQKKVauEoioC", "title": "Next Generation Design For Testability, Debug and Reliability Using Formal Techniques", "published_by": "Universit\u00e4t Bremen, 2020", "authors": ["SM Huhn"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15504784998772238818", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:E10ZYwHxBI8C", "title": "Application III: Design Space Exploration", "published_by": "Automated Analysis of Virtual Prototypes at the Electronic System Level\u00a0\u2026, 2020", "authors": ["M Goli", "R Drechsler", "M Goli", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17682601018014788179", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mu2_AnMl8iYC", "title": "Modular and Reconfigurable System Design for Underwater Vehicles", "published_by": "AI Technology for Underwater Robots, 59-69, 2020", "authors": ["M Hildebrandt", "K Schmitz", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10810320721102245642", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=800&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2mikiJ1VBVsC", "title": "An efficient nearest neighbor design for 2D quantum circuits", "published_by": "Design and Testing of Reversible Logic, 215-231, 2020", "authors": ["A Bhattacharjee", "C Bandyopadhyay", "B Mondal", "R Wille", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11404312248170739969", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:i6LplTXqhpIC", "title": "Synthesis for Logic-in-Memory Computing Using RRAM", "published_by": "In-Memory Computing: Synthesis and Optimization, 49-81, 2020", "authors": ["S Shirinzadeh", "R Drechsler", "S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8827940022396444660", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PuYkdpj8xa4C", "title": "Compilation and Wear Leveling for Programmable Logic-in-Memory Architecture", "published_by": "In-Memory Computing: Synthesis and Optimization, 83-104, 2020", "authors": ["S Shirinzadeh", "R Drechsler", "S Shirinzadeh", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6911760142617576710", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6LV2YwJzdtgC", "title": "Ensuring correctness of next generation devices: From reconfigurable to self-learning systems", "published_by": "2019 IEEE 28th Asian Test Symposium (ATS), 159-1595, 2019", "authors": ["R Drechlser", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3140020262108289448", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:peNFRSk4lDYC", "title": "Code is Ethics\u2014Formal Techniques for a Better World", "published_by": "2019 22nd Euromicro Conference on Digital System Design (DSD), 1-3, 2019", "authors": ["R Drechsler", "C L\u00fcth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16376099492686405648", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qQc65DSaYXMC", "title": "Property-Driven Timestamps Encoding for Timeprints-Based Tracing and Monitoring", "published_by": "Formal Modeling and Analysis of Timed Systems: 17th International Conference\u00a0\u2026, 2019", "authors": ["R Massoud", "HM Le", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10876805169704401480", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OqYjx1B7R3oC", "title": "Generation and validation of frame conditions in formal models", "published_by": "Model-Driven Engineering and Software Development: 6th International\u00a0\u2026, 2019", "authors": ["P Niemann", "N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13159655103376582566", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JhbybO29vGQC", "title": "Pin-aware routing and extensions", "published_by": "Exact Design of Digital Microfluidic Biochips, 55-85, 2019", "authors": ["O Keszocze", "R Wille", "R Drechsler", "O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=792363175235397414", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qkm5LKljiV4C", "title": "Automatic design of microfluidic devices", "published_by": "2018 Forum on Specification & Design Languages (FDL), 5-16, 2018", "authors": ["R Wille", "B Li", "R Drechsler", "U Schlichtmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=647545935720042547", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5kvG9DmRKWYC", "title": "UMLAUT: Synthesis of Natural Language from Constrained UML Models", "published_by": "Workshop on Design Automation for Understanding Hardware Designs, 2018", "authors": ["M Ring", "J Stoppe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13461951693770529388", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZpgFv6i7Z4gC", "title": "Behaviour driven development for hardware design", "published_by": "IPSJ Transactions on System LSI Design Methodology 11, 29-45, 2018", "authors": ["M Diepenbeck", "U K\u00fchne", "M Soeken", "D Grosse", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4165079680755927506", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AubyX3KqGToC", "title": "Behavioral Aspects", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6203746322953863907", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gnsKu8c89wgC", "title": "Analyzing Frame Conditions in UML/OCL Models-Consistency Equivalence and Independence.", "published_by": "MODELSWARD, 139-151, 2018", "authors": ["P Niemann", "N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6752323834447609273", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qYOp8iumCsAC", "title": "Yise-a novel framework for boolean networks using y-inverter graphs", "published_by": "Proceedings of the 15th ACM-IEEE International Conference on Formal Methods\u00a0\u2026, 2017", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13446261457561718462", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uQVPmWFBlwUC", "title": "Computer: Wie funktionieren Smartphone, Tablet & Co.?", "published_by": "Springer-Verlag, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11110139206026227005", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kQqwFFzsCTwC", "title": "SELF-PRACTICING OF LOGIC CIRCUITS THROUGH MOBILE DEVICES: LECTURERS\u2019AND STUDENTS\u2019PERCEPTIONS", "published_by": "EDULEARN17 Proceedings, 187-196, 2017", "authors": ["M Seraj", "CS Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=69878634255249671", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lSLsV1MU4ZUC", "title": "Towards a model-based verification methodology for Complex Swarm Systems", "published_by": "2016 Sixth International Symposium on Embedded Computing and System Design\u00a0\u2026, 2016", "authors": ["J Gomes Filho", "N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8013897213547170380", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6pF0wJmtdfAC", "title": "An improved gate library for logic synthesis of optical circuits", "published_by": "2016 Sixth International Symposium on Embedded Computing and System Design\u00a0\u2026, 2016", "authors": ["S Burman", "K Datta", "R Wille", "I Sengupta", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4745601217080616393", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nroGzMJTTpEC", "title": "Model-Based Specification and Refinement for Cyber-Physical Systems", "published_by": "Dynamics in Logistics: Proceedings of the 5th International Conference LDIC\u00a0\u2026, 2016", "authors": ["R Drechsler", "S Autexier", "C L\u00fcth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6355899539012832473", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hEXC_dOfxuUC", "title": "Atomic distributions in crystal structures solved by Boolean satisfiability techniques", "published_by": "Zeitschrift f\u00fcr Kristallographie-Crystalline Materials 231 (2), 107-111, 2016", "authors": ["M Soeken", "R Drechsler", "RX Fischer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8580500025815098606", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:43LB_KcVqeAC", "title": "Change management for hardware designers", "published_by": "Workshop on Design Automation for Understanding Hardware Designs (DUHDe). IEEE, 2016", "authors": ["M Ring", "J Stoppe", "C Luth", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9846379405515647058", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RgMnzfD6kpIC", "title": "Fehlereffektsimulation mittels virtueller Prototypen", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=872475303414293140", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IT1MJ6E3JesC", "title": "Coverage of OCL operation specifications and invariants", "published_by": "Tests and Proofs: 9th International Conference, TAP 2015, Held as Part of\u00a0\u2026, 2015", "authors": ["M Soeken", "J Seiter", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3804131579558035601", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZyBjE3zI-i8C", "title": "Formale Methoden f\u00fcr Alle.", "published_by": "MBMV, 213-216, 2014", "authors": ["M Soeken", "M Nitze", "R Drechsler", "A Rechnerarchitektur"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6378987298164385909", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NtCmTCuxid4C", "title": "Effect of Negative Control Lines on the Exact Synthesis of Reversible Circuits.", "published_by": "Journal of Multiple-Valued Logic & Soft Computing 21, 2013", "authors": ["R Wille", "M Soeken", "N Przigoda", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17313152176017423856", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LLUdpdcEW3AC", "title": "Enhanced Formal Verification Flow for Circuits Integrating Debugging and Coverage Analysis", "published_by": "Electronic Communications of the EASST 62, 2013", "authors": ["D Gro\u00dfe", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15172866309515574618", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q0uBw5dMOAkC", "title": "The SyReC hardware description language: Enabling scalable synthesis of reversible circuits", "published_by": "2013 IEEE 56th International Midwest Symposium on Circuits and Systems\u00a0\u2026, 2013", "authors": ["R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3915365048061458159", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wTekDMGr9GkC", "title": "Verification and evaluation of site occupancies using Boolean satisfiability techniques.", "published_by": "ACTA CRYSTALLOGRAPHICA A-FOUNDATION AND ADVANCES 69, S291-S291, 2013", "authors": ["RX Fischer", "WH Baur", "M Soeken", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2222998044206700566", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WM2K3OHRCGMC", "title": "Towards Formalization of Embedded Brain Reading", "published_by": "International Conference on Design, Automation & Test in Europe (DATE 2013\u00a0\u2026, 2013", "authors": ["EA Kirchner", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17544594472711569060", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:J3LtWjKFLicC", "title": "Synchronized Debugging across Different Abstraction Levels in System Design", "published_by": "Proceedings of Embedded World Conference, 2013", "authors": ["R Drechsler", "D Gro\u00dfe", "HM Le", "A S\u00fclflow"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5704190704980005663", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7Frjd3zlGBUC", "title": "Towards increasing test compaction abilities of sAT-based aTPG through fault detection constraints", "published_by": "Workshop on RTL and High Level Testing, 2012", "authors": ["S Eggersgl\u00fc\u00df", "M Diepenbeck", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12392358015604864659", "cited_by": 1.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hNSvKAmkeYkC", "title": "Circuits and Testing", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 11-40, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13551307387647303377", "cited_by": 1.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:isU91gLudPYC", "title": "Towards Fully Automatic Synthesis of Embedded Software", "published_by": "IEEE Embedded systems letters 2 (3), 53-57, 2010", "authors": ["U Kuhne", "D Grose", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5764099676508596497", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:H7nrzBkawXsC", "title": "High-level debugging and exploration", "published_by": "Debugging at the Electronic System Level, 71-104, 2010", "authors": ["F Rogin", "R Drechsler", "F Rogin", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16231795321224913347", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2vr6o8x5NLkC", "title": "Embedding of Irreversible Functions", "published_by": "Towards a Design Flow for Reversible Logic, 93-111, 2010", "authors": ["R Wille", "R Drechsler", "R Wille", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11693497034793878970", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wE-fMHVdjMkC", "title": "ESL Design and Verification", "published_by": "Debugging at the Electronic System Level, 9-31, 2010", "authors": ["F Rogin", "R Drechsler", "F Rogin", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5236409617920833632", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jq04SsiGh3QC", "title": "Formale Verifikation von logistischen Prozessmodellen", "published_by": "ERP Management 5 (4), 44-47, 2009", "authors": ["B Scholz-Reiter", "M L\u00fctjen", "C Ruthenbeck", "F Harjes", "R Drechsler", "D Gro\u00dfe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13823572107954304869", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:naSTrk-c4S8C", "title": "SAT-Based ATPG", "published_by": "Test Pattern Generation using Boolean Proof Engines, 43-52, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11104233542444399942", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AXkvAH5U_nMC", "title": "Slack allocation based co-synthesis and optimization of bus and memory architectures for MPSoCs", "published_by": "Proceedings of the conference on Design, automation and test in Europe, 206-211, 2008", "authors": ["S Pandey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15729874667045104107", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:L1USKYWJimsC", "title": "Robustness and usability in modern design flows", "published_by": "Springer Science & Business Media, 2008", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8093835626599516312", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BmWJbWwHJAwC", "title": "Algorithms and Data Structures", "published_by": "Robustness and Usability in Modern Design Flows, 37-49, 2008", "authors": ["G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9532881166331277536", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0izLItjtcgwC", "title": "SWORD v0. 2\u2013Module-based SAT Solving", "published_by": "Satisfiability Modulo Theories Competition, 2008", "authors": ["R Wille", "A S\u00fclflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4349585510684381139", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0aBXIfxlw9sC", "title": "Modeling a Fully Scalable Reed-Solomon Encoder/Decoder over GF (p^{m}) in SystemC", "published_by": "37th International Symposium on Multiple-Valued Logic (ISMVL'07), 42-42, 2007", "authors": ["A Sulflow", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3780666219690606874", "cited_by": 1.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PYBJJbyH-FwC", "title": "Technische Dokumentation von Soft-und Hardware in Eingebetteten Systemen (Technical Documentation of Soft-and Hardware in Embedded Systems)", "published_by": "it-information technology 49 (2), 110-117, 2007", "authors": ["B Muranko", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6377876511581228948", "cited_by": 1.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SnGPuo6Feq8C", "title": "BDD-based verification of scalable designs", "published_by": "Facta universitatis-series: Electronics and Energetics 20 (3), 367-379, 2007", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2589051335850859690", "cited_by": 1.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ymY9cBF3mdcC", "title": "A framework for quasi-exact optimization using relaxed best-first search", "published_by": "Annual Conference on Artificial Intelligence, 331-345, 2006", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2161735912748195976", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ade32sEp0pkC", "title": "On the sensitivity of BDDs with respect to path-related objective functions", "published_by": "2006 IEEE International Symposium on Circuits and Systems, 4 pp., 2006", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13936720885679897274", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yxmsSjX2EkcC", "title": "Exploration of Sequential Depth by Evolutionary Algorithms", "published_by": "VLSI-SOC: From Systems to Chips: IFIP TC 10/WG 10.5 Twelfth International\u00a0\u2026, 2006", "authors": ["N Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9593024282175951518", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7BrZ7Jt4UNcC", "title": "Technische Dokumentation von Soft-und Hardware-Systemen: Die vergessene Welt.", "published_by": "MBMV, 227-231, 2006", "authors": ["B Muranko", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3186653227595531156", "cited_by": 1.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QyXJ3EUuO1IC", "title": "Experimental studies on test pattern generation for BDD circuits", "published_by": "International Workshop on Boolean Problems (IWSBP), 71-76, 2004", "authors": ["J Shi", "G Fey", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17066404175854774538", "cited_by": 1.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PaBasH6fAo0C", "title": "Efficient (Non-) Reachability Analysis of Counterexamples.", "published_by": "MBMV, 250-259, 2004", "authors": ["R Drechsler", "W G\u00fcnther", "B Stubert"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1461430575258751280", "cited_by": 1.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1tZ8xJnm2c8C", "title": "BDD-based verification of scalable designs", "published_by": "Eighth IEEE International High-Level Design Validation and Test Workshop\u00a0\u2026, 2003", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10704890074991446525", "cited_by": 1.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0klj8wIChNAC", "title": "Recent advances in verification, equivalence checking & SAT solvers", "published_by": "The IEEE International Symposium on Circuits and Systems, 2003. Tutorial\u00a0\u2026, 2003", "authors": ["R Dreschler", "DK Pradhan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5399957303227496375", "cited_by": 1.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nqdriD65xNoC", "title": "Ein Ansatz zur formalen Verifikation von Schaltungsbeschreibungen in SystemC (An Approach for Formal Verification of Circuits in SystemC) An Approach for Formal Verification of\u00a0\u2026", "published_by": "it-Information Technology 45 (4), 219-226, 2003", "authors": ["D Gro\u00dfe", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15050143163177680724,9577756933643739014", "cited_by": 1.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:z8nqeaKD1nsC", "title": "An approach to formal verification of reconfigurable systems", "published_by": "Proceedings of the 1st IFIP WG 10.5 Workshop on Frontiers in Automotive\u00a0\u2026, 2003", "authors": ["G Fey", "R Drechsler", "M Ali"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12037169650892050534", "cited_by": 1.0, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hSRAE-fF4OAC", "title": "Minimization of word-level decision diagrams", "published_by": "Integration 33 (1-2), 39-70, 2002", "authors": ["R Drechsler", "W G\u00fcnther", "S H\u00f6reth"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4667853866565341721", "cited_by": 1.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:raTqNPD5sRQC", "title": "Verifying integrity of decision diagrams", "published_by": "Integration 32 (1-2), 61-75, 2002", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1570539652055855723", "cited_by": 1.0, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1r-w4gtu6w8C", "title": "Application of a hardware synthesis technique for database query optimization", "published_by": "2001 IEEE Pacific Rim Conference on Communications, Computers and Signal\u00a0\u2026, 2001", "authors": ["V Komaragiri", "MA Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12874164272730809703", "cited_by": 1.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Xl6nMSl579sC", "title": "Evolutionary algorithm approach for symbolic FSM traversals", "published_by": "2001 IEEE Pacific Rim Conference on Communications, Computers and Signal\u00a0\u2026, 2001", "authors": ["MA Thornton", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3746328774130520411", "cited_by": 1.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:x21FZCSn4ZoC", "title": "\u00c4quivalenzvergleich digitaler Schaltungen im industriellen Umfeld (Equivalence Checking of Digital Circuits in an Industrial Environment)", "published_by": "it-Information Technology 43 (4), 200-205, 2001", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14888106628028193261", "cited_by": 1.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:c1e4I3QdEKYC", "title": "Logic Verification", "published_by": "Spectral Techniques in VLSI CAD, 201-230, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7218139435267226021", "cited_by": 1.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w1MjKQ0l0TYC", "title": "Computation of spectral coefficients", "published_by": "Spectral Techniques in VLSI CAD, 83-116, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1102282633388208565", "cited_by": 1.0, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rHJHxKgnXwkC", "title": "Testability of circuits derived from lattice diagrams", "published_by": "Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics\u00a0\u2026, 2000", "authors": ["R Drechsler", "W Gunther", "B Becker"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14105871990374095288", "cited_by": 1.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:U_HPUtbDl20C", "title": "Decision diagram based minimization of pseudo Kronecker expressions", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6021120880311230070", "cited_by": 1.0, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CdxZDUztZiMC", "title": "Generation of optimal universal logic modules", "published_by": "Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for\u00a0\u2026, 1999", "authors": ["R Drechsler", "W Gunther"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13081381402182158070", "cited_by": 1.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:prdVHNxh-e8C", "title": "Checking integrity during dynamic reordering in decision diagrams", "published_by": "Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for\u00a0\u2026, 1999", "authors": ["R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9325600408917770517", "cited_by": 1.0, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:z6xuaG2dYH0C", "title": "Evolutionary Algorithms", "published_by": "Evolutionary Algorithms for VLSI CAD, 11-17, 1998", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6843996775378453306", "cited_by": 1.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kF1pexMAQbMC", "title": "Heuristic Learning", "published_by": "Evolutionary Algorithms for VLSI CAD, 147-163, 1998", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1613601493999394440", "cited_by": 1.0, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:natZJ_-F0IUC", "title": "(Quasi-) linear path delay fault tests for adders", "published_by": "Proceedings Tenth International Conference on VLSI Design, 101-105, 1997", "authors": ["B Becker", "R Drechsler", "SM Reddy"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16568543812094377193", "cited_by": 1.0, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1Ye0OR6EYb4C", "title": "On variable ordering of ordered functional decision diagrams", "published_by": "International Computer Science Institute, 1994", "authors": ["B Becker", "R Drechsler", "M Theobald"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15993396060978169187", "cited_by": 1.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6_hjMsCP8ZoC", "title": "Minimization of 2-level AND, XOR expressions using ordered Kronecker functional decision diagrams", "published_by": "Fachbereich Informatik, Univ., 1994", "authors": ["B Becker", "R Drechsler", "M Theobald"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15853653633482732489", "cited_by": 1.0, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5bg8sr1QxYwC", "title": "On the implementation of an efficient performance driven generator for conditional-sum-adders", "published_by": "Proceedings of EURO-DAC 93 and EURO-VHDL 93-European Design Automation\u00a0\u2026, 1993", "authors": ["B Becker", "R Drechsler", "P Molitor"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1845585631071964132", "cited_by": 1.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DQNrXyjhriIC", "title": "On the testability of circuits derived from binary decision diagrams", "published_by": "Fachbereich Informatik, Univ., 1993", "authors": ["B Becker", "R Drechsler", "C Meinel"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2049887769580008422", "cited_by": 1.0, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ipvhVhH6zQ8C", "title": "Enhanced Virtual Prototyping", "published_by": NaN, "authors": [""], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18064554966527465644", "cited_by": 1.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PD-wXv1Sh1EC", "title": "Thermal-Aware Modeling and Analysis for a Power Distribution Network Including Through-Silicon-Vias in 3-D ICs..........", "published_by": "School of Microelectronics, Xidian University, Xi\u2019an 710071, 0", "authors": ["W Zhu", "G Dong", "Y Yang", "C Zhuo", "K Unda", "Y Shi", "WK Shih", "H Cheng", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14634737407309959462", "cited_by": 1.0, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q1ZQJjUA47MC", "title": "Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM Crossbar Array", "published_by": "arXiv preprint arXiv:2310.10460, 2023", "authors": ["A Bende", "S Singh", "CK Jha", "T Kempen", "F C\u00fcppers", "C Bengel", "A Zambanini", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:njp6nI0QjqAC", "title": "Anwendung II: Sicherheitsvalidierung", "published_by": "Automatisierte Analyse von virtuellen Prototypen auf der Ebene\u00a0\u2026, 2023", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0aNKY9CYzMkC", "title": "Schlussfolgerung", "published_by": "Automatisierte Analyse von virtuellen Prototypen auf der Ebene\u00a0\u2026, 2023", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hEp1lTclR2YC", "title": "Hintergrund", "published_by": "Automatisierte Analyse von virtuellen Prototypen auf der Ebene\u00a0\u2026, 2023", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Es-9c2L5hKwC", "title": "Anwendung I: Verifizierung", "published_by": "Automatisierte Analyse von virtuellen Prototypen auf der Ebene\u00a0\u2026, 2023", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MDBbo4b0KHEC", "title": "Anwendung III: Design Space Exploration", "published_by": "Automatisierte Analyse von virtuellen Prototypen auf der Ebene\u00a0\u2026, 2023", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dhZ1Wuf5EGsC", "title": "Entwurf Verstehen Methodik", "published_by": "Automatisierte Analyse von virtuellen Prototypen auf der Ebene\u00a0\u2026, 2023", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ysWPWRY3VgcC", "title": "Identification of ISA-Level Mutation-Classes for Qualification of RISC-V Formal Verification", "published_by": "2023 Forum on Specification & Design Languages (FDL), 1-8, 2023", "authors": ["M Funck", "S Ahmadi-Pour", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6TexfgwXQfYC", "title": "Virtual Prototype Driven Application Specific Hardware Optimization", "published_by": "2023 Forum on Specification & Design Languages (FDL), 1-8, 2023", "authors": ["J Zielasko", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ewB7xoWXMOgC", "title": "Minimally Invasive Generation of RISC-V Instruction Set Simulators from Formal ISA Models", "published_by": "2023 Forum on Specification & Design Languages (FDL), 1-8, 2023", "authors": ["S Tempel", "T Brandt", "C L\u00fcth", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fGgrif5g-LMC", "title": "Synergistic Verification of Hardware Peripherals through Virtual Prototype Aided Cross-Level Methodology Leveraging Coverage-Guided Fuzzing and Co-Simulation", "published_by": "Chips 2 (3), 195-208, 2023", "authors": ["S Ahmadi-Pour", "M Logemann", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TniZHWc1JwoC", "title": "Polynomial Formal Verification of Complex Circuits Using a Hybrid Proof Engine", "published_by": "Applicable Formal Methods for Safe Industrial Products: Essays Dedicated to\u00a0\u2026, 2023", "authors": ["A Mahzoon", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5Klqo5HVOaoC", "title": "Hidden in Plain Sight: A Detailed Investigation of Selectively Increasing Local Density to Camouflage and Robustify Against Optical Probing Attacks", "published_by": "2023 IEEE International Test Conference India (ITC India), 1-6, 2023", "authors": ["S Parvin", "CK Jha", "S Ahmadi-Pours", "FS Torres", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MreiaWo1ERkC", "title": "Lo-RISK: Design of a Low Optical Leakage and High Performance RISC-V Core", "published_by": "2023 IEEE International Conference on Omni-layer Intelligent Systems (COINS\u00a0\u2026, 2023", "authors": ["S Parvin", "S Ahmadi-Pour", "CK Jha", "FS Torres", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:c2LjitseEfMC", "title": "Repetitive Processes and Their Surrogate-Model Congruent Encoding for Evolutionary Algorithms-A Theoretic Proposal", "published_by": "Proceedings of the Companion Conference on Genetic and Evolutionary\u00a0\u2026, 2023", "authors": ["C Plump", "B Berger", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xggF7591RyAC", "title": "Improved Cost-Metric for Nearest Neighbor Mapping of Quantum Circuits to 2-Dimensional Hexagonal Architecture", "published_by": "International Conference on Reversible Computation, 218-231, 2023", "authors": ["K Datta", "A Kole", "I Sengupta", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7XCffrwrS2sC", "title": "Exploiting the Benefits of Clean Ancilla Based Toffoli Gate Decomposition Across Architectures", "published_by": "International Conference on Reversible Computation, 232-244, 2023", "authors": ["A Kole", "K Datta", "P Niemann", "I Sengupta", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:A1VvXmYcXXgC", "title": "Verification of In-Memory Logic Design using ReRAM Crossbars", "published_by": "2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), 1-5, 2023", "authors": ["K Datta", "A Deb", "F Shirinzadeh", "A Kole", "S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PQ1NLOpCoVAC", "title": "Benchmarking Multiplier Architectures for MAGIC Based In-Memory Computing", "published_by": "2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), 1-5, 2023", "authors": ["CK Jha", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SEmTV4UfSqwC", "title": "LAT-UP: Exposing Layout-Level Analog Hardware Trojans Using Contactless Optical Probing", "published_by": "2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 1-6, 2023", "authors": ["S Parvin", "M Goli", "T Krachenfels", "S Tajik", "JP Seifert", "FS Torres", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:A7-hzOuI2KQC", "title": "BDD-Optimierung und Approximation: Ein multikriterieller Ansatz", "published_by": "In-Memory-Computing: Synthese und Optimierung, 21-48, 2023", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:I__7AI8a974C", "title": "Synthese f\u00fcr Logic-in-Memory-Computing mit RRAM", "published_by": "In-Memory-Computing: Synthese und Optimierung, 49-85, 2023", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AUmYgNQ2pq4C", "title": "Kompilierung und Schreibausgleich f\u00fcr programmierbare Logik-in-Memory-Architekturen", "published_by": "In-Memory-Computing: Synthese und Optimierung, 87-111, 2023", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1HYIo8DVeu0C", "title": "Hintergrund", "published_by": "In-Memory-Computing: Synthese und Optimierung, 7-20, 2023", "authors": ["S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PWMd_Z0sy-4C", "title": "Impact of sneak paths on in-memory logic design in memristive crossbars", "published_by": "it-Information Technology 65 (1-2), 29-39, 2023", "authors": ["K Datta", "A Deb", "A Kole", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=900&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dQJM2trw0wsC", "title": "Synthesis of IJTAG Networks for Multi-Power Domain Systems on Chips", "published_by": "2023 IEEE European Test Symposium (ETS), 1-6, 2023", "authors": ["P Habiby", "N Lylina", "CH Wang", "HJ Wunderlich", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Zp9IZb6oESQC", "title": "Increasing SAT-Resilience of Logic Locking Mechanisms using Formal Methods", "published_by": "2023 IEEE European Test Symposium (ETS), 1-6, 2023", "authors": ["M Merten", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1AS7WB7zg6gC", "title": "Quality Assessment of Logic Locking Mechanisms using Pseudo-Boolean Optimization Techniques", "published_by": "2023 26th International Symposium on Design and Diagnostics of Electronic\u00a0\u2026, 2023", "authors": ["M Merten", "M Hassan", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vNwWLMROEM0C", "title": "Finite State Automata Design using 1T1R ReRAM Crossbar", "published_by": "arXiv preprint arXiv:2304.13552, 2023", "authors": ["S Singh", "O Ghazal", "CK Jha", "V Rana", "R Drechsler", "R Shafik", "A Yakovlev", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-152x6qmK5kC", "title": "Extending the Design Space of Dynamic Quantum Circuits for Toffoli based Network", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["A Kole", "A Deb", "K Datta", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9AucIJLffosC", "title": "FELOPi: A Framework for Simulation and Evaluation of Post-Layout File Against Optical Probing", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-2, 2023", "authors": ["S Parvin", "M Goli", "FS Torres", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PbrqR9PZhrEC", "title": "Divide and Verify: Using a Divide-and-Conquer Strategy for Polynomial Formal Verification of Complex Circuits", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-2, 2023", "authors": ["R Drechsler", "A Mahzoon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MRFs4rWx_PcC", "title": "Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors", "published_by": "2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2023", "authors": ["J Trommer", "N Bhattacharjee", "T Mikolajick", "S Huhn", "M Merten", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:b9WrW9Envh0C", "title": "Polynomial Formal Verification of a Processor: A RISC-V Case Study", "published_by": "2023 24th International Symposium on Quality Electronic Design (ISQED), 1-7, 2023", "authors": ["L Weingarten", "A Mahzoon", "M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Et1yZiPVzsMC", "title": "Start Small But Dream Big: On Choosing a Static Variable Order for Multiplier BDDs", "published_by": "Advanced Boolean Techniques: Selected Papers from the 15th International\u00a0\u2026, 2023", "authors": ["K Qayyum", "A Mahzoon", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lAj_JhtUatoC", "title": "Toward System-Level Assertions for Heterogeneous Systems", "published_by": "Advanced Boolean Techniques: Selected Papers from the 15th International\u00a0\u2026, 2023", "authors": ["M Hassan", "T V\u00f6rtler", "K Einwich", "R Drechsler", "D Gro\u00dfe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:69viAa4lnfgC", "title": "Local Vanishing Monomials Removal", "published_by": "Formal Verification of Structurally Complex Multipliers, 43-55, 2023", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PFhWnMnuT1QC", "title": "Reverse Engineering", "published_by": "Formal Verification of Structurally Complex Multipliers, 57-66, 2023", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FGHlONkF9GcC", "title": "Dynamic Backward Rewriting", "published_by": "Formal Verification of Structurally Complex Multipliers, 67-74, 2023", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Xc8JtHQmRf8C", "title": "A Class of Polynomially Verifiable Circuits of Logarithmic Depth", "published_by": "2023 13th International Conference on Cloud Computing, Data Science\u00a0\u2026, 2023", "authors": ["C Dominik", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eCFM_hdDfssC", "title": "Scale4Edge-Scaling RISC-V for Edge Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SQZOXlr1FBsC", "title": "The design space of building user-centered AI user interfaces for smart heating systems", "published_by": "GI, 2023", "authors": ["SH Imam", "CA Metz", "L Hornuf", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LYSM3I27WpsC", "title": "Polynomial Formal Verification of KFDD Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oYc2ogjtvagC", "title": "ReSG: A Data Structure for Verification of Majority based In-Memory Computing on ReRAM Crossbars", "published_by": "ACM Transactions on Embedded Computing Systems, 2023", "authors": ["K Bhunia", "A Deb", "K Datta", "M Hassan", "S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6HoeAlFIZOwC", "title": "Classifying Crowdsourcing Platform Users\u2019 Engagement using Machine Learning and XAI", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BxcezVm2apwC", "title": "A Novel Default Risk Prediction and Feature Importance Analysis Technique for Marketplace Lending using Machine Learning", "published_by": "Credit and Capital Markets\u2013Kredit und Kapital, 27-62, 2023", "authors": ["SH Imam", "S Huhn", "L Hornu", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2ZctHUgIzyAC", "title": "Scalable Neuroevolution of Ensemble Learners", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UO8fSLLLPykC", "title": "Formal Verification of Structurally Complex Multipliers", "published_by": "Springer, 2023", "authors": ["A Mahzoon", "D Grosse", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0Tn0GYh_KFEC", "title": "Eine Open-Source RISC-V Evaluierungsplattform", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 21-62, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5s9rAH04UEoC", "title": "Register-Transfer-Ebene Korrespondenzanalyse", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 221-248, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZVmBtQ9RJaQC", "title": "Formale Verifikation von SystemC-basierten Entw\u00fcrfen durch symbolische Simulation", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 63-125, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:r655XaDZu5IC", "title": "Verifizierung von eingebetteten Software-Bin\u00e4rdateien mit Hilfe virtueller Prototypen", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 153-188, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1W67FsDfIBAC", "title": "Abdeckungsgesteuertes Testen f\u00fcr skalierbare Verifikation virtueller Prototypen", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 127-152, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KxdiYzj_eL0C", "title": "Pr\u00e4liminarien", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 11-20, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Xtec1x7NZGAC", "title": "Validierung von Firmware-basiertem Power Management mit virtuellen Prototypen", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 189-219, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rlwtDmSc194C", "title": "Schlussfolgerung", "published_by": "Verbessertes virtuelles Prototyping: Mit RISC-V-Fallstudien, 249-252, 2023", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XyWThvt29VcC", "title": "Coverage-Guided Fuzzing for Plan-Based Robotics.", "published_by": "ICAART (2), 106-114, 2023", "authors": ["T Meywerk", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kuq-04jA658C", "title": "SCA-Based Verifier RevSCA-2.0", "published_by": "Formal Verification of Structurally Complex Multipliers, 75-99, 2022", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5LOebrzo1TYC", "title": "Challenges of SCA-Based Verification", "published_by": "Formal Verification of Structurally Complex Multipliers, 29-41, 2022", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eHo_KFcuhuIC", "title": "Debugging", "published_by": "Formal Verification of Structurally Complex Multipliers, 101-115, 2022", "authors": ["A Mahzoon", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dY-VugTTHzcC", "title": "Investigating Various Adder Architectures for Digital In-Memory Computing Using MAGIC-based Memristor Design Style", "published_by": "2022 IEEE International Conference on Emerging Electronics (ICEE), 1-4, 2022", "authors": ["CK Jha", "A Mahzoon", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WMj-6b1RDO4C", "title": "Symbolic Fault Injection for Plan-based Robotics", "published_by": "2022 22nd International Conference on Control, Automation and Systems (ICCAS\u00a0\u2026, 2022", "authors": ["T Meywerk", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6jAoOr-ogVAC", "title": "Monitoring the Effects of Static Variable Orders on the Construction of BDDs", "published_by": "2022 International Interdisciplinary Conference on Mathematics, Engineering\u00a0\u2026, 2022", "authors": ["K Qayyum", "A Mahzoon", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AE81f6nWjdQC", "title": "Unlocking High Resolution Arithmetic Operations within Memristive Crossbars for Error Tolerant Applications", "published_by": "2022 IFIP/IEEE 30th International Conference on Very Large Scale Integration\u00a0\u2026, 2022", "authors": ["K Datta", "S Froehlich", "S Shirinzadeh", "DN Yadav", "I Sengupta", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hzvVvKpMvx4C", "title": "Feed-Forward learning algorithm for resistive memories", "published_by": "Journal of Systems Architecture 131, 102730, 2022", "authors": ["DN Yadav", "PL Thangkhiew", "K Datta", "S Chakraborty", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:N2osnxbUuuUC", "title": "Next Generation Design For Testability, Debug and Reliability Using Formal Techniques", "published_by": "2022 IEEE International Test Conference (ITC), 609-618, 2022", "authors": ["S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M3hCyctIOBoC", "title": "3D Visualization of Symbolic Execution Traces", "published_by": "2022 Forum on Specification & Design Languages (FDL), 1-8, 2022", "authors": ["J Zielasko", "S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:z0_F5_TITjQC", "title": "Virtual Prototype based Analysis of Neural Network Cache Behavior for Tiny Edge Device", "published_by": "2022 Forum on Specification & Design Languages (FDL), 1-6, 2022", "authors": ["A Fratzer", "V Herdt", "C L\u00fcth", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mRAYM1lGiDwC", "title": "Fast and Exact is Doable: Polynomial Algorithms in Test and Verification", "published_by": "2022 IEEE 23rd Latin American Test Symposium (LATS), 1-2, 2022", "authors": ["R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jg3FfqxSHJQC", "title": "Task Mapping and Scheduling in FPGA-based Heterogeneous Real-time Systems: A RISC-V Case-Study", "published_by": "2022 25th Euromicro Conference on Digital System Design (DSD), 134-141, 2022", "authors": ["S Ahmadi-Pour", "S Saha", "V Herdt", "R Drechsler", "K McDonald-Maier"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-Rb0Dl3RFGgC", "title": "SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library", "published_by": "2022 25th Euromicro Conference on Digital System Design (DSD), 769-776, 2022", "authors": ["A Kole", "K Datta", "I Sengupta", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ae0xyBWlIcIC", "title": "Verifying SystemC TLM peripherals using modern C++ symbolic execution tools", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 1177-1182, 2022", "authors": ["P Pieper", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MStqg_gSLBcC", "title": "Empowering the Design of Reversible and Quantum Logic with Decision Diagrams", "published_by": "Emerging Computing: From Devices to Systems: Looking Beyond Moore and Von\u00a0\u2026, 2022", "authors": ["R Wille", "P Niemann", "A Zulehner", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:121WXH0ir18C", "title": "Simulation-Based Debugging of Formal Environment Models", "published_by": "2022 30th Mediterranean Conference on Control and Automation (MED), 890-895, 2022", "authors": ["T Meywerk", "A Niedzwiecki", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LZ55yeyZZb4C", "title": "Polynomial-Time Formal Verification of Adder Circuits for Multiple-Valued Logic", "published_by": "2022 IEEE 52nd International Symposium on Multiple-Valued Logic (ISMVL), 9-14, 2022", "authors": ["P Niemann", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-rwTIRUNLawC", "title": "AMS Enhanced Functional Coverage Verification Environment", "published_by": "Enhanced Virtual Prototyping for Heterogeneous Systems, 87-122, 2022", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YnriW4MgZhwC", "title": "Digital Early Security Validation", "published_by": "Enhanced Virtual Prototyping for Heterogeneous Systems, 123-154, 2022", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8s22W2WWFy4C", "title": "AMS Enhanced Code Coverage Verification Environment", "published_by": "Enhanced Virtual Prototyping for Heterogeneous Systems, 45-86, 2022", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GWiaReNCd0YC", "title": "AMS Metamorphic Testing Environment", "published_by": "Enhanced Virtual Prototyping for Heterogeneous Systems, 23-44, 2022", "authors": ["M Hassan", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MIUEjqm7qCUC", "title": "Towards Quantification and Visualization of the Effects of Concretization During Concolic Testing", "published_by": "IEEE Embedded Systems Letters 14 (4), 195-198, 2022", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VFGfXyYpp08C", "title": "Polynomial Formal Verification of Complex Multipliers", "published_by": "MBMV 2022; 25th Workshop, 1-4, 2022", "authors": ["A Mahzoon", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eP5N1itS6b0C", "title": "Simulation-based Verification of SystemC-based VPs at the ESL", "published_by": "MBMV 2022; 25th Workshop, 1-4, 2022", "authors": ["M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:in81wS_EFI4C", "title": "OPTI-RISK: Design of an Optical Probing Attack Hardened RISC-V Core with an Industrially Compatible CMOS Gate Library", "published_by": "5th RISC-V Activity Workshop, 2022", "authors": ["S Parvin", "S Ahmadi-Pour", "C Kumar Jha", "F Sill Torres", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CzVmvSWNoUEC", "title": "How Secure Is A Circuit Against Optical Probing? Developed Countermeasures, In Progress Countermeasures Development, and the Future Works", "published_by": "11th 2022 International Workshop on Cryptography, Robustness, and Provably\u00a0\u2026, 2022", "authors": ["S Parvin", "FS Torres", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tsQ8sfJ2mf4C", "title": "POS1-Quality Assessment of RFET-based Logic Locking Protection Mechanisms using Formal Methods", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_cFkbNEifk0C", "title": "Theoretical Groundwork", "published_by": "Design Automation for Field-coupled Nanotechnologies, 37-45, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tJ_1M1FLfZ0C", "title": "Exact Placement and Routing", "published_by": "Design Automation for Field-coupled Nanotechnologies, 47-78, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:InLRhUNj-rwC", "title": "Exploiting Clocks for Synchronization", "published_by": "Design Automation for Field-coupled Nanotechnologies, 115-133, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:V8JMcbNWlSUC", "title": "Formal Verification", "published_by": "Design Automation for Field-coupled Nanotechnologies, 135-149, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:csTP5AdqY_wC", "title": "fiction: A Holistic Open-Source Framework", "published_by": "Design Automation for Field-coupled Nanotechnologies, 151-183, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9mnZQYLiiboC", "title": "One-Pass Synthesis", "published_by": "Design Automation for Field-coupled Nanotechnologies, 99-114, 2022", "authors": ["M Walter", "R Wille", "F Sill Torres", "R Drechsler", "M Walter", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7xtfDMUJqJkC", "title": "In-Vivo Stack Overflow Detection and Stack Size Estimation for Low-End Multithreaded Operating Systems using Virtual Prototypes", "published_by": "2021 Forum on specification & Design Languages (FDL), 01-07, 2021", "authors": ["S Tempel", "V Herdt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-XtG2q47PdUC", "title": "Automated Debugging-Aware Visualization Technique for SystemC HLS Designs", "published_by": "2021 24th Euromicro Conference on Digital System Design (DSD), 519-526, 2021", "authors": ["M Goli", "A Mahzoon", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xyzrkeHX5M4C", "title": "An ant colony based mapping of quantum circuits to nearest neighbor architectures", "published_by": "Integration 78, 11-24, 2021", "authors": ["A Bhattacharjee", "C Bandyopadhyay", "A Mukherjee", "R Wille", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8EvVLpklxGMC", "title": "Design for testability, debug and reliability: next generation measures using formal techniques", "published_by": "Springer Nature, 2021", "authors": ["S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Fx13dKtzC7kC", "title": "Safety First: About the Detection of Arithmetic Overflows in Hardware Design Specifications", "published_by": "Model-Driven Engineering and Software Development: 8th International\u00a0\u2026, 2021", "authors": ["R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yRRszJvrVdAC", "title": "Formal Techniques", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0kYikfLtzSYC", "title": "Embedded Multichannel Test Compression for Low-Pin Count Test", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3ssty3PwuTgC", "title": "Optimization SAT-Based Retargeting for Embedded Compression", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2hrGa7H818QC", "title": "Reconfigurable TAP Controllers with Embedded Compression", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ExBYd_ZNEOYC", "title": "Embedded Compression Architecture for Test Access Ports", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:54SpJiyHbzwC", "title": "Enhanced Reliability Using Formal Techniques", "published_by": "Design for Testability, Debug and Reliability: Next Generation Measures\u00a0\u2026, 2021", "authors": ["S Huhn", "R Drechsler", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fHS53ZCY-AEC", "title": "Etablierung eines kooperativen Forschungsdatenmanagements in der U Bremen Research Alliance: Whitepaper", "published_by": "Universit\u00e4t Bremen, 2021", "authors": ["I Pigeot", "FO Gl\u00f6ckner", "R Drechsler", "T H\u00f6rner", "D Sch\u00f6nfeld", "L Steinmann", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SC9kKMAi-DoC", "title": "Ist die Welt heute noch zu verstehen?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Jxw8hHINxX0C", "title": "Wie kommunizieren wir miteinander?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:b8wqy9DyMDUC", "title": "Bin ich selbst ein Nerd?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cocyvO7vrcwC", "title": "Wie abh\u00e4ngig sind wir von der modernen Technik?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UFuRdyijzaAC", "title": "Wie lernen wir richtig?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:m8MyhXdlT-4C", "title": "K\u00f6nnen wir uns in einer Welt voller Technik noch erholen?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5-bGDoUgDrYC", "title": "K\u00f6nnen Computer besser denken als Menschen?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:esGtpfCv0y8C", "title": "Wohin entwickelt sich die Technologie?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HkunuPqSaCsC", "title": "Zu guter Letzt...", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SgTKrLvt1DcC", "title": "Wie sicher brauchen wir die Welt?", "published_by": "Noch analog oder lebst Du schon? Mit N\u0153rdman durch die Welt von heute\u00a0\u2026, 2021", "authors": ["R Drechsler", "J Stoppe", "R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:00hq1xGbIBsC", "title": "Noch analog oder lebst Du schon?: Mit N\u0153rdman durch die Welt von heute... und morgen", "published_by": "Springer, 2021", "authors": ["R Drechsler", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zTJoPluU4X4C", "title": "Coverage-Guided Testing for Scalable Virtual Prototype Verification", "published_by": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, 119-142, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7CU1mCQUTf4C", "title": "Validation of Firmware-Based Power Management using Virtual Prototypes", "published_by": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, 175-203, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2MdNiwGT7yoC", "title": "An Open-Source RISC-V Evaluation Platform", "published_by": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, 21-58, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:irE4lMk4wWMC", "title": "Register-Transfer Level Correspondence Analysis", "published_by": "Enhanced Virtual Prototyping: Featuring RISC-V Case Studies, 205-229, 2021", "authors": ["V Herdt", "D Gro\u00dfe", "R Drechsler", "V Herdt", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AzjrKLz9U9oC", "title": "Clustering-Guided SMT (LRA) Learning", "published_by": "Integrated Formal Methods: 16th International Conference, IFM 2020, Lugano\u00a0\u2026, 2020", "authors": ["R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:m03se8k-GH0C", "title": "Clustering-Guided SMT () Learning", "published_by": "International Conference on Integrated Formal Methods, 41-59, 2020", "authors": ["T Meywerk", "M Walter", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IF0FbId8XVwC", "title": "Natural Language Processing for Electronic Design Automation", "published_by": "Springer, 2020", "authors": ["M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1Lk_dUza_R0C", "title": "One-pass Synthesis for Digital Microfluidic Biochips: A Survey", "published_by": "2020 International Symposium on Devices, Circuits and Systems (ISDCS), 1-6, 2020", "authors": ["O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pk6FPx6l9xIC", "title": "Intelligent Umgeben: Ausgew\u00e4hlte Einblicke in 10 Jahre Bremen Ambient Assisted Living Lab", "published_by": "Smart City\u2013Made in Germany: Die Smart-City-Bewegung als Treiber einer\u00a0\u2026, 2020", "authors": ["S Autexier", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:f-E_jMG6T4AC", "title": "Application I: Verification", "published_by": "Automated Analysis of Virtual Prototypes at the Electronic System Level\u00a0\u2026, 2020", "authors": ["M Goli", "R Drechsler", "M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uQyLbZAWguAC", "title": "Design Understanding Methodology", "published_by": "Automated Analysis of Virtual Prototypes at the Electronic System Level\u00a0\u2026, 2020", "authors": ["M Goli", "R Drechsler", "M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1000&pagesize=100&citation_for_view=9v_MAAIAAAAJ:X1xEhyGaivYC", "title": "Application II: Security Validation", "published_by": "Automated Analysis of Virtual Prototypes at the Electronic System Level\u00a0\u2026, 2020", "authors": ["M Goli", "R Drechsler", "M Goli", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qt-6tCTBDsQC", "title": "Verification for Autonomous Underwater Systems", "published_by": "AI Technology for Underwater Robots, 169-181, 2020", "authors": ["C L\u00fcth", "N Megow", "R Drechsler", "U Frese"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WTSGYGHz1bkC", "title": "BDD Optimization and Approximation: A Multi-criteria Approach", "published_by": "In-Memory Computing: Synthesis and Optimization, 21-47, 2020", "authors": ["S Shirinzadeh", "R Drechsler", "S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BFeJNCPbDVwC", "title": "Information Storage: A Multidisciplinary Perspective", "published_by": "Springer Nature, 2019", "authors": ["CS Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KYgttONoxcsC", "title": "Logic Synthesis for Hybrid CMOS-ReRAM Sequential Circuits", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 431-436, 2019", "authors": ["S Froehlich", "S Shirinzadeh", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:g9YHGIZn7mcC", "title": "HotAging\u2014Impact of Power Dissipation on Hardware Degradation", "published_by": "2019 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2019", "authors": ["FS Torres", "AG Ortiz", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PQ6BjWB6CiEC", "title": "Evaluation Of Crystal Structures With Partial Occupancies Using Boolean Satisfiability Techniques In Struplox", "published_by": "Acta Crystallographica A-Foundation And Advances 75 (CONF), E710-E710, 2019", "authors": ["R Fischer", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:G887dSk7Sz8C", "title": "Synthesis Techniques for Approximation Circuits", "published_by": "Design Automation Techniques for Approximation Circuits: Verification\u00a0\u2026, 2019", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler", "A Chandrasekharan", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:O0MA3yP7Y3UC", "title": "Error Metric Computation for Approximate Combinational Circuits", "published_by": "Design Automation Techniques for Approximation Circuits: Verification\u00a0\u2026, 2019", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler", "A Chandrasekharan", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OlbiQ0ttILcC", "title": "Post-Production Test Strategies for Approximation Circuits", "published_by": "Design Automation Techniques for Approximation Circuits: Verification\u00a0\u2026, 2019", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "R Drechsler", "A Chandrasekharan", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vkz5F8TaVKkC", "title": "Routing", "published_by": "Exact Design of Digital Microfluidic Biochips, 23-37, 2019", "authors": ["O Keszocze", "R Wille", "R Drechsler", "O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yaBp1wUtcLsC", "title": "One-Pass Design", "published_by": "Exact Design of Digital Microfluidic Biochips, 87-108, 2019", "authors": ["O Keszocze", "R Wille", "R Drechsler", "O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3pYxbvHKFu8C", "title": "Pin Assignment", "published_by": "Exact Design of Digital Microfluidic Biochips, 39-53, 2019", "authors": ["O Keszocze", "R Wille", "R Drechsler", "O Keszocze", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4pF9x-cDGsoC", "title": "Near Zero-Energy Computation Using Quantum-dot Cellular Automata", "published_by": "arXiv e-prints, arXiv: 1811.03894, 2018", "authors": ["F Sill Torres", "P Niemann", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dj1AAMDQi3QC", "title": "Towards Automated Refinement of TLM Properties to RTL", "published_by": "Universit\u00e4t T\u00fcbingen, 2018", "authors": ["V Herdt", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CB6W3GmKGOEC", "title": "Intermediate Verification Language for SystemC", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2u1QkWOsl3MC", "title": "Analyzing Frame Conditions in UML/OCL Models", "published_by": "Proceedings of the 6th International Conference on Model-Driven Engineering\u00a0\u2026, 2018", "authors": ["P Niemann", "N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:C5mqfHIFIucC", "title": "Building Fast Multi Agent Systems Using Hardware Design Languages for High-Throughput Systems", "published_by": "Dynamics in Logistics: Proceedings of the 6th International Conference LDIC\u00a0\u2026, 2018", "authors": ["J Stoppe", "C Plump", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:654Jc7Ppz2kC", "title": "Timing Aspects", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ITz7TVZQ0sgC", "title": "Reducing Instance Sizes with Ground Setting Properties", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jMZTt8odoasC", "title": "Re-utilizing Verification Results of UML/OCL Models", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jtOrAYjvdewC", "title": "Structural Aspects", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DwFgw5hZUzMC", "title": "A Formal Interpretation of UML/OCL", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:q09DtPQ_434C", "title": "A Symbolic Formulation for Models", "published_by": "Automated Validation & Verification of UML/OCL Models Using Satisfiability\u00a0\u2026, 2018", "authors": ["N Przigoda", "R Wille", "J Przigoda", "R Drechsler", "N Przigoda", "R Wille", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4uoR24qA-WYC", "title": "An Automated Approach for Generating and Checking Control Logic for Reversible Hardware Description Language-Based Designs", "published_by": "Journal of Low Power Electronics 13 (4), 633-641, 2017", "authors": ["R Wille", "O Keszocze", "L Othmer", "MK Thomsen", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zfsRRabFVBUC", "title": "9th Conference on Reversible Computation", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LlXTz_FrCmAC", "title": "SystemC Through the Looking Glass: Non-Intrusive Analysis of Electronic System Level Designs in SystemC", "published_by": "Universit\u00e4t Bremen, 2017", "authors": ["JU Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JqN3CTdJtl0C", "title": "Wohin die Reise geht: aktuelle Entwicklungen und vision\u00e4re Konzepte", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 115-122, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cx97FdCJQX8C", "title": "Die Hardware", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 27-39, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9CGX2owmTHMC", "title": "Zu guter Letzt", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 123-124, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DPO9WFcz7UcC", "title": "Wie sage ich es meinem Computer?", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 75-96, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-fu4zM_6qcIC", "title": "Der Rechnerarchitekt", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 97-114, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PklR0melJeUC", "title": "0 und 1 ist nicht genug", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 41-54, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uWy0R8PweswC", "title": "Alles ist logisch", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 5-26, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EsrhoZGmrkoC", "title": "Von der (Rechen-) Aufgabe zum Schaltplan", "published_by": "Computer: Wie funktionieren Smartphone, Tablet & Co.?, 55-74, 2017", "authors": ["R Drechsler", "A Fink", "J Stoppe", "R Drechsler", "A Fink", "J Stoppe"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KsTgnNRry18C", "title": "Automatic Methods for the Refinement of System Models: From the Specification to the Implementation", "published_by": "Springer International Publishing, 2017", "authors": ["J Seiter", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lRPiJ3GhvscC", "title": "Verification of Horizontal Refinement", "published_by": "Automatic Methods for the Refinement of System Models: From the\u00a0\u2026, 2017", "authors": ["J Seiter", "R Wille", "R Drechsler", "J Seiter", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PZE8UkGerEcC", "title": "Extraction of a Relation for Vertical Refinement", "published_by": "Automatic Methods for the Refinement of System Models: From the\u00a0\u2026, 2017", "authors": ["J Seiter", "R Wille", "R Drechsler", "J Seiter", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9VeumLvkZSQC", "title": "Challenges in Model Refinement", "published_by": "Automatic Methods for the Refinement of System Models: From the\u00a0\u2026, 2017", "authors": ["J Seiter", "R Wille", "R Drechsler", "J Seiter", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:h1pkognVyKwC", "title": "Verification of Vertical Refinement", "published_by": "Automatic Methods for the Refinement of System Models: From the\u00a0\u2026, 2017", "authors": ["J Seiter", "R Wille", "R Drechsler", "J Seiter", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5F1dSjz1ScoC", "title": "Initial Ideas for Automatic Design and Verification of Control Logic in Reversible HDLs", "published_by": "Reversible Computation: 8th International Conference, RC 2016, Bologna\u00a0\u2026, 2016", "authors": ["R Wille", "O Keszocze", "L Othmer", "MK Thomsen", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-vzq6BoH5oUC", "title": "Languages, Design Methods, and Tools for Electronic System Design: Selected Contributions from FDL 2015", "published_by": "Springer, 2016", "authors": ["R Drechsler", "R Wille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BCdnXsLIVDwC", "title": "Symmetry Based Variable Ordering", "published_by": "Logic and Architecture Synthesis, 70, 2016", "authors": ["D M\u00f6ller", "P Molitor", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zxqBrjVgvjwC", "title": "Initial Ideas for Automatic Design and Verification of Control Logic in Reversible HDLs: Work in Progress Report", "published_by": "Reversible Computation: 8th International Conference, RC 2016, Bologna\u00a0\u2026, 2016", "authors": ["R Wille", "O Keszocze", "L Othmer", "MK Thomsen", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ynsZFq2pu0MC", "title": "Optimizations and Complexity Analysis on the Reversible Level", "published_by": "Reversible and Quantum Circuits: Optimization and Complexity Analysis, 45-89, 2016", "authors": ["N Abdessaied", "R Drechsler", "N Abdessaied", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oH8HCDhqVGsC", "title": "Optimizations and Complexity Analysis on the Quantum Level", "published_by": "Reversible and Quantum Circuits: Optimization and Complexity Analysis, 141-174, 2016", "authors": ["N Abdessaied", "R Drechsler", "N Abdessaied", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cww_0JKUTDwC", "title": "Optimization and Complexity Analysis on the Mapping Level", "published_by": "Reversible and Quantum Circuits: Optimization and Complexity Analysis, 91-140, 2016", "authors": ["N Abdessaied", "R Drechsler", "N Abdessaied", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:s2G-WRnXBicC", "title": "Symbolic Error Metric Determination for Approximate Computing", "published_by": "MBMV, 75-76, 2016", "authors": ["A Chandrasekharan", "D Gro\u00dfe", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5rMqqAh47xYC", "title": "Forum on specification & Design Languages", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SWgZeABleR0C", "title": "Development of Consistent Formal Models", "published_by": "Formal Modeling and Verification of Cyber-Physical Systems: 1st\u00a0\u2026, 2015", "authors": ["J Seiter", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8p8iYwVyaVcC", "title": "Design and Synthesis of Reversible Circuits using Hardware Description Languages", "published_by": "Formal Modeling and Verification of Cyber-Physical Systems: 1st\u00a0\u2026, 2015", "authors": ["E Sch\u00f6nborn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:v_xunPV0uK0C", "title": "Analyzing and Simulating Time Descriptions from UML/MARTE CCSL", "published_by": "Formal Modeling and Verification of Cyber-Physical Systems: 1st\u00a0\u2026, 2015", "authors": ["J Peters", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AFXcoJnoRH0C", "title": "Verification of Static Aspects", "published_by": "Formal Specification Level: Concepts, Methods, and Algorithms, 57-108, 2015", "authors": ["M Soeken", "R Drechsler", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NU-BerS4NX4C", "title": "Verification of Dynamic Aspects", "published_by": "Formal Specification Level: Concepts, Methods, and Algorithms, 109-129, 2015", "authors": ["M Soeken", "R Drechsler", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:C-Rn0OCouf8C", "title": "NLP-Assisted Model Generation", "published_by": "Formal Specification Level: Concepts, Methods, and Algorithms, 23-55, 2015", "authors": ["M Soeken", "R Drechsler", "M Soeken", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WIXB4To3Tx4C", "title": "Introduction to the Special Issue on Reversible Computation", "published_by": "ACM Journal on Emerging Technologies in Computing Systems (JETC) 11 (2), 1-2, 2014", "authors": ["R Wille", "R Drechsler", "MB Tahoori"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Vztgr1qGG8IC", "title": "Testing integrated circuits: A special issue on the occasion of the 60th birthday of Prof. Dr. Bernd Becker", "published_by": "it-Information Technology 56 (4), 148-149, 2014", "authors": ["R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:j5aT6aphRxQC", "title": "An effective fault ordering heuristic for SAT-based dynamic test compaction techniques", "published_by": "it-Information Technology 56 (4), 157-164, 2014", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:adHtZc2wMuEC", "title": "Method for the computer-assisted analysis of buggy source code in a hardware description language", "published_by": "US Patent App. 14/119,167, 2014", "authors": ["G Fey", "A S\u00fclflow", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0vYOBEH00j0C", "title": "Funktionale Abdeckungsanalyse von C-Programmen.", "published_by": "MBMV, 201-204, 2014", "authors": ["A Windhorst", "HM Le", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:N6_Y7JlWxwsC", "title": "An Approach to Reversible Logic Synthesis Using Input and Output Permutations", "published_by": "Transactions on Computational Science XXIV: Special Issue on Reversible\u00a0\u2026, 2014", "authors": ["K Datta", "I Sengupta", "H Rahaman", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pQTOvowfQioC", "title": "Exploiting reversibility in the complete simulation of reversible circuits", "published_by": "2013 Africon, 1-6, 2013", "authors": ["R Wille", "S Stelter", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uUvzmPk0f8oC", "title": "Law-based Verification for Complex Swarm Systems", "published_by": "Talk or presentation 29, 2013", "authors": ["R Drechsler", "HM Le", "M Soeken", "R Wille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:G36d5HCDkJYC", "title": "Text statt C++: Automatisierung des Systementwurfs mit Hilfe nat\u00fcrlicher Sprachverarbeitung", "published_by": "INFORMATIK 2013\u2013Informatik angepasst an Mensch, Organisation und Umwelt, 2013", "authors": ["R Drechsler", "R Wille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QKtdBID3u5MC", "title": "Applications of Evolutionary Computation: EvoApplications 2012: EvoCOMNET, EvoCOMPLEX, EvoFIN, EvoGAMES, EvoHOT, EvoIASP, EvoNUM, EvoPAR, EvoRISK, EvoSTIM, and EvoSTOC, M\u00e1laga\u00a0\u2026", "published_by": "Springer Science & Business Media, 2012", "authors": ["C Di Chio", "A Agapitos", "S Cagnoni", "C Cotta", "FF de Vega", "GA Di Caro", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FmXltp8y-ZkC", "title": "Compilation of methodologies to speed up the verification process at system level", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_tF6a-HnqWAC", "title": "Dynamic Clause Activation", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 73-106, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wUn16MOA3RoC", "title": "Circuit-Based Dynamic Learning", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 107-124, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CYCckWUYoCcC", "title": "Path Delay Fault Model", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 155-180, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oi2SiIJ9l4AC", "title": "Boolean Satisfiability", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 41-57, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w0F2JDEymm0C", "title": "High Quality ATPG for Transition Faults", "published_by": "High Quality Test Pattern Generation and Boolean Satisfiability, 127-154, 2012", "authors": ["S Eggersgl\u00fc\u00df", "R Drechsler", "S Eggersgl\u00fc\u00df", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JoHZYnTS1h4C", "title": "Formal Verification of UML-based Specifications", "published_by": "ERATO \u6e4a\u96e2\u6563\u69cb\u9020\u51e6\u7406\u7cfb\u30d7\u30ed\u30b8\u30a7\u30af\u30c8, 2011", "authors": ["M Soeken"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:fGk8ZXjgAbkC", "title": "Report on Reasoning Engines and Dynamic Techniques", "published_by": "., 2011", "authors": ["R Drechsler", "G Fey", "A Finder", "G Hofferek", "R K\u00f6nighofer", "E Arbel", "J Raik", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QYmifXMdJWgC", "title": "Definition of the Diagnostic Model", "published_by": "., 2011", "authors": ["R Drechsler", "G Fey", "A Finder", "A S\u00fclflow", "R K\u00f6nighofer", "G Hofferek", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:27LrP4qxOz0C", "title": "VisSAT: Visualization of SAT Solver Internals for Computer Aided Hardware Verification", "published_by": "MSV 2011: proceedings of the 2011 international conference on modeling\u00a0\u2026, 2011", "authors": ["R Wille", "A S\u00fclflow", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1yWc8FF-_SYC", "title": "Hochoptimierter Ablauf zur Robustheitsprufung", "published_by": "GMM/GI/ITG-Fachtagung Zuverl\u00e4ssigkeit und Entwurf (ZUE), 2011", "authors": ["S Frehse", "F Haedicke", "M Diepenbeck", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lYAcb2jw7qUC", "title": "Bounded fault tolerance checking", "published_by": "2010 Forum on Specification & Design Languages (FDL 2010), 1-1, 2010", "authors": ["A S\u00fclflow", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sfnaS5RM6jYC", "title": "Automatische formale Verifikation der Fehlertoleranz von Schaltkreisen", "published_by": "it-Information Technology 52 (4), 216-223, 2010", "authors": ["G Fey", "A S\u00fclflow", "S Frehse", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:C33y2ycGS3YC", "title": "2010 Index IEEE Embedded Systems Letters Vol. 2", "published_by": "Automotive engineering 21, 22, 2010", "authors": ["RA Abdallah", "A Agarwal", "D Atienza", "JL Ayala", "B Benson", "G Bois", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mo9XK3BEATIC", "title": "This volume contains the proceedings of RC 2009, the Workshop on Reversible Computation, held on 22nd March 2009 in York, United Kingdom, as a satellite event of ETAPS 2009\u00a0\u2026", "published_by": "Electronic Notes in Theoretical Computer Science 253, 1-2, 2010", "authors": ["CH Bennett", "V Danos", "A De Vos", "R Drechsler", "AB Matos", "K Morita", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RmcNAhKkducC", "title": "Status on Reasoning Engines and Dynamic Techniques", "published_by": "., 2010", "authors": ["R Drechsler", "G Fey", "A Finder", "G Hofferek", "R K\u00f6nighofer", "J Raik", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eI34FqJmdUoC", "title": "Early Error Detection", "published_by": "Debugging at the Electronic System Level, 33-69, 2010", "authors": ["F Rogin", "R Drechsler", "F Rogin", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AZju0d2GQJ0C", "title": "Synthese reversibler Logik Synthesizing Reversible Logic", "published_by": "Oldenbourg Wissenschaftsverlag GmbH 52 (1), 30-38, 2010", "authors": ["R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Og1tA8FjbJAC", "title": "09461 Abstracts Collection--Algorithms and Applications for Next Generation SAT Solvers", "published_by": "Dagstuhl Seminar Proceedings, 2010", "authors": ["B Becker", "V Bertacco", "R Drechsler", "M Fujita"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:37UQlXuwjP4C", "title": "SWORD--Module-based SAT Solving", "published_by": "Dagstuhl Seminar Proceedings, 2010", "authors": ["R Wille", "JC Jung", "A S\u00fclflow", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hQUaER0FWQ4C", "title": "Isolating Failure Causes", "published_by": "Debugging at the Electronic System Level, 143-163, 2010", "authors": ["F Rogin", "R Drechsler", "F Rogin", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JP7YXuLIOvAC", "title": "Exact Synthesis of Reversible Logic", "published_by": "Towards a Design Flow for Reversible Logic, 57-91, 2010", "authors": ["R Wille", "R Drechsler", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SIv7DqKytYAC", "title": "Top-Level Verification", "published_by": "Quality-Driven SystemC Design, 129-154, 2010", "authors": ["D Gro\u00dfe", "R Drechsler", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HJSXoJQnj-YC", "title": "Learning about the Design", "published_by": "Debugging at the Electronic System Level, 105-141, 2010", "authors": ["F Rogin", "R Drechsler", "F Rogin", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YsrPvlHIBpEC", "title": "Formal Verification and Debugging", "published_by": "Towards a Design Flow for Reversible Logic, 143-174, 2010", "authors": ["R Wille", "R Drechsler", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KNjnJ3z-R6IC", "title": "Formal Verification of Abstract SystemC Models", "published_by": "Dagstuhl Seminar Proceedings, 2010", "authors": ["D Gro\u00dfe", "HM Le", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1DsIQWDZLl8C", "title": "System-Level Verification", "published_by": "Quality-Driven SystemC Design, 33-72, 2010", "authors": ["D Gro\u00dfe", "R Drechsler", "D Gro\u00dfe", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZZwcLRaXOV4C", "title": "Efficient Satisfiability Solving Algorithms for Test Pattern Generation", "published_by": "IT-INFORMATION TECHNOLOGY 51 (2), 102-111, 2009", "authors": ["R Drechsler", "S Eggersgluess", "G Fey", "J Schloeffel", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:h168fVGZblEC", "title": "Effiziente Erf\u00fcllbarkeitsalgorithmen f\u00fcr die Generierung von Testmustern Efficient Satisfiability Solving Algorithms for Test Pattern Generation", "published_by": "Oldenbourg Wissenschaftsverlag GmbH 51 (2), 102-111, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u00df", "G Fey", "J Schl\u00f6ffel", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0urtJCGzaFQC", "title": "GECCO 2009: Genetic and Evolutionary Computation Conference", "published_by": "ACM, 2009", "authors": ["CR Raidl", "E Alba", "J Bacardit", "HG Beyer", "M Birattari", "C Blum", "PAN Bosman", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:h9G0ZmjYpDoC", "title": "GECCO 2009: Proceedings of the 11th Annual Conference on Genetic and Evolutionary Computation", "published_by": "11th Annual Conference on Genetic and Evolutionary Computation, 2009", "authors": ["GR Raidl", "E Alba", "J Bacardit", "HG Beyer", "M Birattari", "C Blum", "PAN Bosman", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BAanoTsO0WEC", "title": "Integration into Industrial Flow", "published_by": "Test Pattern Generation using Boolean Proof Engines, 119-135, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ndLnGcHYRF0C", "title": "Improved Circuit-to-CNF Conversion", "published_by": "Test Pattern Generation using Boolean Proof Engines, 89-111, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:N4u4nq0IxgcC", "title": "Delay Faults", "published_by": "Test Pattern Generation using Boolean Proof Engines, 137-171, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dAp6zn-oMfAC", "title": "Effiziente Erfullbarkeitsalgorithmen fur die Generierung von TestmusternEfficient Satisfiability Solving Algorithms for Test Pattern Generation", "published_by": "IT-Information Technology 51 (2), 102, 2009", "authors": ["D Tille", "R Drechsler", "S Eggersgluss", "G Fey", "J Schloffel"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1100&pagesize=100&citation_for_view=9v_MAAIAAAAJ:X0DADzN9RKwC", "title": "Boolean Satisfiability", "published_by": "Test Pattern Generation using Boolean Proof Engines, 29-42, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:unp9ATQDT5gC", "title": "Learning Techniques", "published_by": "Test Pattern Generation using Boolean Proof Engines, 53-70, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qE4H1tSSYIIC", "title": "Branching Strategies", "published_by": "Test Pattern Generation using Boolean Proof Engines, 113-117, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:An6A6Jpfc1oC", "title": "Multiple-Valued Logic", "published_by": "Test Pattern Generation using Boolean Proof Engines, 71-87, 2009", "authors": ["R Drechsler", "S Eggersgl\u00fc\u03b2", "G Fey", "D Tille"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wSy_KLzO7YEC", "title": "Modeling and proving functional completeness in formal verification of counting heads", "published_by": "International journal on software tools for technology transfer 10, 521-534, 2008", "authors": ["S Kinder", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:bbjcffOLshcC", "title": "Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don", "published_by": "38th International Symposium on Multiple Valued Logic, 214-219, 2008", "authors": ["R Wille", "GW Dueck", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FsLZdJ3BAzkC", "title": "Synthesis for detection of transient faults", "published_by": "\u96fb\u5b50\u60c5\u5831\u901a\u4fe1\u5b66\u4f1a\u6280\u8853\u7814\u7a76\u5831\u544a= IEICE technical report: \u4fe1\u5b66\u6280\u5831 107 (558\u00a0\u2026, 2008", "authors": ["G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:z-B63o8J19IC", "title": "\u30b7\u30b9\u30c6\u30e0 LSI \u8a2d\u8a08\u6280\u8853\u30fb\u7d44\u8fbc\u307f\u30b7\u30b9\u30c6\u30e0\u30fb\u7d44\u8fbc\u6280\u8853\u3068\u30cd\u30c3\u30c8\u30ef\u30fc\u30af\u306b\u95a2\u3059\u308b\u30ef\u30fc\u30af\u30b7\u30e7\u30c3\u30d7 ETNET2008", "published_by": "\u60c5\u5831\u51e6\u7406\u5b66\u4f1a\u7814\u7a76\u5831\u544a. SLDM,[\u30b7\u30b9\u30c6\u30e0 LSI \u8a2d\u8a08\u6280\u8853] 134, 161-166, 2008", "authors": ["G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:R1TrASrH5esC", "title": "Proceedings of the 2008 conference on Applications of evolutionary computing", "published_by": "Springer-Verlag, 2008", "authors": ["M Giacobini", "A Brabazon", "S Cagnoni", "GA Di Caro", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oQ8ZOKt5vhAC", "title": "Applications of Evolutionary Computing 2008", "published_by": "LECTURE NOTES IN COMPUTER SCIENCE 4974, 1-698, 2008", "authors": ["MDL Giacobini", "A Brabazon", "S Cagnoni", "GA DI CARO", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9LrdxYebArsC", "title": "Preliminary Proceedings of the 7th International Workshop on Compiler Optimization meets Compiler Verification (COCV 2008)", "published_by": "Budapest University of Technology and Economics, 2008", "authors": ["R Drechsler", "S Glesner", "J Knoop", "W Zimmermann"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xyvS_IvSCKsC", "title": "Property Generation", "published_by": "Robustness and Usability in Modern Design Flows, 75-97, 2008", "authors": ["G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5p9vMBpPSXYC", "title": "Lecture Notes in Computer Science (Including Subseries Lecture Notes in Artificial Intelligence and Lecture Notes): Preface", "published_by": "Lecture Notes in Computer Science (including subseries Lecture Notes in\u00a0\u2026, 2007", "authors": ["A Sakurai"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:W2uZP3ddy8sC", "title": "Proving Completeness of Properties in Formal Verification of Counting Heads for Railways", "published_by": "10th Euromicro Conference on Digital System Design Architectures, Methods\u00a0\u2026, 2007", "authors": ["S Kinder", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:U3qCfcK-7lkC", "title": "Technical Documentation of Soft-and Hardware in Embedded Systems", "published_by": "IT-MUNCHEN- 49 (2), 110, 2007", "authors": ["B Muranko", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M0leSnx2MbUC", "title": "Verbesserte SAT basierte Fehlerdiagnose durch Widerspruchanalyse.", "published_by": "MBMV, 101-110, 2007", "authors": ["A S\u00fclflow", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LK8CI43ZvvMC", "title": "Visualized SystemC Debugging", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:H_jBuBxbQIAC", "title": "SAT techniques for verification", "published_by": "Design, Automation, and Test in Europe: Proceedings of the conference on\u00a0\u2026, 2007", "authors": ["R Bloem", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:I8rxH6phXEkC", "title": "Modern decision procedures", "published_by": "Design, Automation, and Test in Europe: Proceedings of the conference on\u00a0\u2026, 2006", "authors": ["G Cabodi", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ijdKiLOsEJMC", "title": "Stuck-At-Fault Testability of SPP Three-Level Logic Forms", "published_by": "VLSI-SOC: From Systems to Chips: IFIP TC 10/WG 10.5 Twelfth International\u00a0\u2026, 2006", "authors": ["V Ciriani", "A Bernasconi", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-nhnvRiOwuoC", "title": "Sequential optimisation, clocking and Boolean matching", "published_by": "Design, Automation, and Test in Europe: Proceedings of the conference on\u00a0\u2026, 2006", "authors": ["T Shiple", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EsEWqaRxkBgC", "title": "Controlling the memory during manipulation of word-level decision diagrams", "published_by": "35th International Symposium on Multiple-Valued Logic (ISMVL'05), 250-255, 2005", "authors": ["S Kinder", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tUtwDVdCwjgC", "title": "Proceedings of the 3rd European conference on Applications of Evolutionary Computing", "published_by": "Springer-Verlag, 2005", "authors": ["F Rothlauf", "J Branke", "S Cagnoni", "DW Corne", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QndmRo8phpgC", "title": "9D. 3 Post-Verification Debugging of Hierarchical Designs", "published_by": "IEEE ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN 2005, 871, 2005", "authors": ["MF Ali", "S Safarpour", "A Veneris", "MS Abadir", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nWoA1JPTheMC", "title": "Applications of Evolutionary Computing: Evoworkshops: EvoBIO, EvoCOMNET, EvoHot, EvoIASP, EvoMUSART, and EvoSTOC", "published_by": "Springer, 2005", "authors": ["F Rothauf", "J Branke", "S Cagnoni", "D Corne", "R Drechsler", "Y Jin", "P Machado", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:JH5k92_tO-AC", "title": "Heuristic Node Minimization", "published_by": "Advanced BDD Optimization, 121-143, 2005", "authors": ["R Ebendt", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YB4bud6kWLwC", "title": "Path Minimization", "published_by": "Advanced BDD Optimization, 145-195, 2005", "authors": ["R Ebendt", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kJDgFkosVoMC", "title": "Formale Verifikation des Befehlssatzes eines SystemC modellierten Mikroprozessors", "published_by": "Informatk 2005. Informatik Live! Band 1, 2005", "authors": ["D Gro\u00dfe", "U K\u00fchne", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UuEBAcK4md4C", "title": "Exact Node Minimization", "published_by": "Advanced BDD Optimization, 45-119, 2005", "authors": ["R Ebendt", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eO3_k5sD8BwC", "title": "Relation between SAT and BDDS", "published_by": "Advanced BDD Optimization, 197-209, 2005", "authors": ["R Ebendt", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jODAHDUrbwUC", "title": "Minimization of the Expected Path Length in BDDs Based on Local Changes", "published_by": "null, 865-870, 2004", "authors": ["G Wolfgang", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:GjXqcohcbckC", "title": "Towards Formal Verification on the System Level (Invited Talk)", "published_by": "Shortening the Path from Specification to Prototype, 0, 2004", "authors": ["R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Z7R3Ocg27JUC", "title": "Method for construction of recursive algorithms for Reed-Muller-Fourier polarity matrices calculation", "published_by": "Journal of Multiple-Valued Logic and Soft Computing, 2004", "authors": ["D Jankovi\u0107", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ej9njvOgR2oC", "title": "A Tight Lower Bound for Dynamic BDD Reordering.", "published_by": "MBMV, 233-242, 2004", "authors": ["R Ebendt", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HqhvjgTjE9cC", "title": "Too Much Knowledge Hurts: Acceleration of Genetic Programs for Learning", "published_by": "Computational Intelligence. Theory and Applications: International\u00a0\u2026, 2003", "authors": ["F Schmiedle", "D Gro\u00dfe", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_AeoHAGD03cC", "title": "Using games for benchmarking and representing the complete solution space using symbolic techniques", "published_by": "33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings\u00a0\u2026, 2003", "authors": ["G Fey", "S Kinder", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2v_ZtQDX9iAC", "title": "A genetic algorithm for the minimization of OPKFDDs", "published_by": "IEICE transactions on fundamentals of electronics, communications and\u00a0\u2026, 2002", "authors": ["M Jung", "G Lee", "S Park", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FkBsMxS_Bp0C", "title": "DRAGAN JANKOVI\u0106\u00b9, RADOMIR S. STANKOVI\u0106\u00b9", "published_by": "Advanced Computer Systems: Eighth International Conference, ACS\u20192001 Mielno\u00a0\u2026, 2002", "authors": ["R DRECHSLER"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XDrR66g3YHsC", "title": "Implementation and Visualization of a BDD Package in JAVA.", "published_by": "MBMV, 219-228, 2002", "authors": ["R Drechsler", "J R\u00f6mmler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:R22Rs3tN8aoC", "title": "Symbolic Simulation of Algorithms Specified in HDL", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ji7lAbPyDbYC", "title": "Layout Driven Synthesis", "published_by": "Towards One-Pass Synthesis, 137-159, 2002", "authors": ["R Drechsler", "W G\u00fcnther", "R Drechsler", "W G\u00fcnther"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OzeSX8-yOCQC", "title": "Classical Synthesis Approaches", "published_by": "Towards One-Pass Synthesis, 35-44, 2002", "authors": ["R Drechsler", "W G\u00fcnther", "R Drechsler", "W G\u00fcnther"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-6RzNnnwWf8C", "title": "Circuits Derived from Decision Diagrams", "published_by": "Towards One-Pass Synthesis, 71-111, 2002", "authors": ["R Drechsler", "W G\u00fcnther", "R Drechsler", "W G\u00fcnther"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qwy9JoKyICEC", "title": "Technology Dependent Synthesis", "published_by": "Towards One-Pass Synthesis, 113-135, 2002", "authors": ["R Drechsler", "W G\u00fcnther", "R Drechsler", "W G\u00fcnther"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ziOE8S1-AIUC", "title": "Tabular Techniques for MV Logic", "published_by": "Advanced Computer Systems: Eighth International Conference, ACS \u20182001 Mielno\u00a0\u2026, 2002", "authors": ["D Jankovi\u0107", "RS Stankovi\u0107", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uVUOdF_882EC", "title": "Exact Minimization", "published_by": "Towards One-Pass Synthesis, 45-69, 2002", "authors": ["R Drechsler", "W G\u00fcnther", "R Drechsler", "W G\u00fcnther"], "cited_by_link": NaN, "cited_by": NaN, "year": 2002.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:T_ojBgVMvoEC", "title": "Minimization of OPKFDDs using genetic algorithms", "published_by": "Proceedings Euromicro Symposium on Digital Systems Design, 72-78, 2001", "authors": ["M Jung", "G Lee", "S Park", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lBZ7XAAYe3oC", "title": "Verification of hardware", "published_by": "MOVEP'2002: modeling and verification of parallel processes (Nantes, 17-21\u00a0\u2026, 2001", "authors": ["R DRESCHLER"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3A3nxV7CjKIC", "title": "Beitrage-Equivalence Checking of Digital Circuits in an Industrial Environment", "published_by": "Informationstechnik und Technische Informatik 43 (4), 200-205, 2001", "authors": ["R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wyM6WWKXmoIC", "title": "The Boolean Domain", "published_by": "Spectral Techniques in VLSI CAD, 7-18, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9NZAP19TdFAC", "title": "Logic Synthesis", "published_by": "Spectral Techniques in VLSI CAD, 157-199, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nPTYJWkExTIC", "title": "The Spectral Domain", "published_by": "Spectral Techniques in VLSI CAD, 19-50, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DyXnQzXoVgIC", "title": "Decision Diagrams", "published_by": "Spectral Techniques in VLSI CAD, 51-81, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QsaTk4IG4EwC", "title": "BDD Minimization", "published_by": "Spectral Techniques in VLSI CAD, 117-156, 2001", "authors": ["MA Thornton", "R Drechsler", "DM Miller", "MA Thornton", "R Drechsler", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2001.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sJPMR1oEGYQC", "title": "Verification of HDLs", "published_by": "Formal Verification of Circuits, 157-164, 2000", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TaaCk18tZOkC", "title": "Implementation of WLDDs", "published_by": "Formal Verification of Circuits, 41-56, 2000", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8dzOF9BpDQoC", "title": "Theoretical Aspects of WLDDs", "published_by": "Formal Verification of Circuits, 25-40, 2000", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ghEM2AJqZyQC", "title": "Arithmetic Circuits", "published_by": "Formal Verification of Circuits, 131-156, 2000", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PkcyUWeTMh0C", "title": "Minimization of DDs", "published_by": "Formal Verification of Circuits, 57-129, 2000", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 2000.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:s85pQhAUCrAC", "title": "Probabilistic IP verification", "published_by": "1999 IEEE Pacific Rim Conference on Communications, Computers and Signal\u00a0\u2026, 1999", "authors": ["R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:eH23hyXCXa4C", "title": "VLSI CAD and the integration of evolutionary techniques", "published_by": "Evolution of Engineering and Information Systems and Their Applications 11, 277, 1999", "authors": ["R Drechsler", "N Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TEVcCiyi8yIC", "title": "Minimization of Free BDDs", "published_by": "Asia and South Pacific Design Automation Conference, 323-323, 1999", "authors": ["G Wolfgang", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 1999.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:iKswqCX-FLkC", "title": "Experimentelle Ergebnisse", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SrKkpNFED5gC", "title": "Ausblick und weitere Anwendungen", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oqD4_j7ulsYC", "title": "Implementierung", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3lUAU8Oskd0C", "title": "Theoretical Aspects", "published_by": "Binary Decision Diagrams: Theory and Implementation, 31-43, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aDl3D7KC1E4C", "title": "Algorithmen f\u00fcr Decision Diagrams", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vnF2_uLGgtgC", "title": "Minimization of Decision Diagrams: Classical Methods", "published_by": "Binary Decision Diagrams: Theory and Implementation, 45-56, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aEW5N-EHWIMC", "title": "Implementational Concepts", "published_by": "Binary Decision Diagrams: Theory and Implementation, 127-164, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KTwcwpFFj4wC", "title": "Applications of EAs", "published_by": "Evolutionary Algorithms for VLSI CAD, 57-145, 1998", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:7H_jS4BsgvYC", "title": "Minimization Using Symmetries", "published_by": "Binary Decision Diagrams: Theory and Implementation, 57-91, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wLxue7F8ec0C", "title": "Word-level Decision Diagrams", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jmjb1lOE9QIC", "title": "Alternative Minimization Concepts", "published_by": "Binary Decision Diagrams: Theory and Implementation, 93-125, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:c59VksA5Vz4C", "title": "Notations and Definitions", "published_by": "Binary Decision Diagrams: Theory and Implementation, 5-8, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-yGd096yOn8C", "title": "A Case Study: Two-Level AND/EXOR Minimization", "published_by": "Binary Decision Diagrams: Theory and Implementation, 165-182, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:IsPWOBWtZBwC", "title": "Characteristics of Problem Instances", "published_by": "Evolutionary Algorithms for VLSI CAD, 19-21, 1998", "authors": ["R Drechsler", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pS0ncopqnHgC", "title": "Darstellungsgr\u00f6\u00dfe von Decision Diagrams", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BrOSOlqYqPUC", "title": "Weitere Ans\u00e4tze mit Decision Diagrams", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:VN7nJs4JPk0C", "title": "Bit-level Decision Diagrams", "published_by": "Graphenbasierte Funktionsdarstellung: Boolesche und Pseudo-Boolesche\u00a0\u2026, 1998", "authors": ["R Drechsler", "B Becker", "R Drechsler", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1998.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zGdJYJv2LkUC", "title": "Sympathy-MV: Fast exact minimization of fixed polarity multi-valued linear expressions", "published_by": "Proceedings 1997 27th International Symposium on Multiple-Valued Logic, 66-71, 1997", "authors": ["R Drechsler", "M Keim", "B Becker"], "cited_by_link": NaN, "cited_by": NaN, "year": 1997.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:5AlGpL-oHpAC", "title": "Fast OFDD based Minimization of Fixed Polarity", "published_by": "Proceedings: EURO-DAC'94 with EURO-VHDL'94, September 19-23 1994 Grenoble\u00a0\u2026, 1994", "authors": ["R Drechsler", "M Theobald"], "cited_by_link": NaN, "cited_by": NaN, "year": 1994.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:l2sC-qQILUoC", "title": "On the Implementation of an Efficient Performance Driven", "published_by": "Euro-DAC'93, European Design Automation Conference with Euro-VHDL'93\u00a0\u2026, 1993", "authors": ["B Becker", "R Drechsler", "P Molitor"], "cited_by_link": NaN, "cited_by": NaN, "year": 1993.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zUl2_INMlC4C", "title": "Konstruktion vollst\u00e4ndig testbarer Addiererschaltkreise unter dem\" robust Path-Delay-Fault\" Fehlermodell", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 1992.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lR2ECBI0YV4C", "title": "Workshop:\u201eAktuelle Entwicklungen und Perspektiven (an Hochschulen) im Bereich Data Science \u201c", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:PbVfkCSoiPoC", "title": "Scientific Papers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QNfnWKgKwv8C", "title": "Polynomial Formal Verification exploiting Constant Cutwidth", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w2Aknop99M4C", "title": "Addressing physically aware diagnosis challenges in hierarchical core based designs........ 1 Bharath Nandakumar, Sameer Chillarige, Robert C Redburn, Jeff Zimmerman and\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:whNN5KpgZFsC", "title": "A Cross-domain Heterogeneous ABV-Library for Mixed-signal Virtual Prototypes in SystemC/AMS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Cd1N8iHLSCsC", "title": "RC-IJTAG: A Methodology for Designing Remotely-Controlled IEEE 1687 Scan Networks", "published_by": "Power 4 (2), 2p, 0", "authors": ["P Habiby", "S Huhn", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zEYdoEEwLqEC", "title": "Efficient ML-Based Performance Estimation Approach across Different Microarchitectures for RISC-V Processors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HNqp4bORoCIC", "title": "Odd/Even Cube Covering for Minimizing ESOP Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BZGggv0hN9sC", "title": "Expanding RISC-V Horizons: Streamlining Heterogeneous Systems Evaluation with Open Source RISC-V AMS VP Framework", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lf0D1wPZyaoC", "title": "INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN 2023", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:HygtOXotxAUC", "title": "Polynomial Formal Verification of Adder Circuits Using Answer Set Programming", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YDt8mvgFZ2cC", "title": "HARDWARE PROJECT MANAGEMENT", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XdYaqolBBq8C", "title": "Spectral Techniques in VLSI CAD [electronic resource]", "published_by": "Boston, MA: Springer US: Imprint: Springer,, 0", "authors": ["MA Thornton", "R Drechsler", "DM Miller"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Dh4RK7yvr34C", "title": "Evolutionary Algorithms for Embedded System Design [electronic resource]", "published_by": "Boston, MA: Springer US: Imprint: Springer,, 0", "authors": ["R Drechsler", "N Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4_yl7nwqy4oC", "title": "Equivalence Checking of Majority-based Function Mapping on ReRAM Crossbars", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BQCiT8P4igIC", "title": "Towards Comprehensive Verification of Hardware and Software for RISC-V based Embedded Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:OLNndOjO69MC", "title": "Applications of Evolutionary Computing [electronic resource]: EvoWorkshops 2004: EvoBIO, EvoCOMNET, EvoHOT, EvoISAP, EvoMUSART, and EvoSTOC, Coimbra, Portugal, April 5-7, 2004\u00a0\u2026", "published_by": "Berlin, Heidelberg: Springer Berlin Heidelberg,, 0", "authors": ["GR Raidl", "S Cagnoni", "J Branke", "DW Corne", "R Drechsler", "Y Jin", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1200&pagesize=100&citation_for_view=9v_MAAIAAAAJ:D_25heFg6JwC", "title": "Session 1-Application-specific designs for vision", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zJAXUfKFhq0C", "title": "New Directions for Equivalence Checking of System-Level and SPICE-Level Models of Linear Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Pm-n7EBaiV4C", "title": "ORDERED AND SHARED, LINEARLY-INDEPENDENT, VARIABLE-PAIR DECISION DIAGRAMS FOR INCOMPLETELY SPECIFIED FUNCTIONS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kyHTWmgVackC", "title": "Session details: Tutorial: Polynomial Formal Verification: Ensuring Correctness under Resource Constraints", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:23Hg5vt_rPQC", "title": "Ank\u00fcndigung f\u00fcr disziplin-\u00fcbergreifendes Seminar:\u201eForschungsdatenmanagement und Data Science (03-M-GS-13)\u201c", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:p7qoFRH4VUUC", "title": "Systems on Chip Session chair: Prof. Dimitrios Soudris, NTUA", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_09KEOFGu60C", "title": "One is not Enough: Using Hybrid Proof Engines for Polynomial Formal Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LwieBGrN4GEC", "title": "2022 IEEE 30th International Requirements Engineering Conference Workshops (REW)| 978-1-6654-6000-2/22/$31.00\u00a9 2022 IEEE| DOI: 10.1109/REW56159. 2022.00054", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:StPPYsf1FV0C", "title": "2022 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)| 978-1-6654-6605-9/22/$31.00\u00a9 2022 IEEE| DOI: 10.1109/ISVLSI54635. 2022.00103", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-A4928QJj7oC", "title": "Mapping Quantum Circuits to 2-D Quantum Architectures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:_IwLajd9sWMC", "title": "2022 International Symposium on Electrical, Electronics and Information Engineering (ISEEIE)| 978-1-6654-6874-9/22/$31.00\u00a9 2022 IEEE| DOI: 10.1109/ISEEIE55684. 2022.00061", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QSG1pgF8pGAC", "title": "AQuCiDe: Architecture Aware Quantum Circuit Decomposition", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Usae8uB1euoC", "title": "A Genetic Algorithm for the Construction of Small and Highly Testable OKFDD-Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:V-j82LJCZ3MC", "title": "Session details: Modern decision procedures", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:aJ-3-MYELVsC", "title": "Session details: SAT techniques for verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:R0GtuAMwyXEC", "title": "Information Storage", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WTkkuPxyGkUC", "title": "System-Level Design Toward the Design of Fault-Tolerance-Aware and Peak-Power-Aware Multicore Mixed-Criticality Systems\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BMiRioqqltAC", "title": "A Memory-Upscaled Boolean Satisfiability Solver for Complex On-Chip Self-Verification Tasks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xXdmTUQ9lisC", "title": "System Level Verification of Analog/Mixed-Signal Systems using Metamorphic Relations", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9w-KRoa3VEQC", "title": "RISC-V Processor Verification with Coverage-guided Aging", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:vYYylRVofzEC", "title": "An ILP-based Global Optimum Test Scheduler for IEEE 1687 Multi-Power Domain Networks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DoBzxrgsGIIC", "title": "WELCOME TO ICCAD 2021", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EVUe1p4rgj0C", "title": "Co-Simulation-Based Verification of a Register-Transfer Level RISC-V Implementation in Reference to a Virtual Prototype", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:t7izwRedFcYC", "title": "Yuan, Yigui 25 Zhan, Jinyu 21, 27, 33 Zhao, Yinyuan", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-cHHJ4ChvFsC", "title": "Modeling for Explainability: Ethical Decision-Making in Automated Resource Allocation", "published_by": "APPLICATION IN LIFE SCIENCES AND BEYOND, 119, 0", "authors": ["C Cociancig", "C L\u00fcth", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6_6x9JMR98MC", "title": "SAT-based Exact Physical Design for Field-coupled Nanocomputing Technologies", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BzPC9jo9PWgC", "title": "2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)| 978-1-6654-3946-6/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109/ISVLSI51109. 2021.00092", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LYDvBi7O6RsC", "title": "2021 IEEE 51st International Symposium on Multiple-Valued Logic (ISMVL)| 978-1-7281-9224-6/21/$31.00\u00a9 2021 IEEE| DOI: 10.1109/ISMVL51352. 2021.00044", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:YXeC4bxG7-IC", "title": "ISMVL2021 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Sw8WaQuuSIgC", "title": "Program Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:SNyOjmPOlygC", "title": "Session details: Panel: future SoC verification methodology: UVM evolution or revolution?", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8moDcb_GFzgC", "title": "Session details: Formal methods for hardware and software verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:BSZS1fLCB98C", "title": "Session details: Sequential optimisation, clocking and Boolean matching", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:96M4k3P_OWMC", "title": "Session details: Advanced verification and diagnosis techniques", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:9UF2BbDYXHIC", "title": "Noch analog oder lebst Du schon?", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gNZucvRojEcC", "title": "Bremen Research Cluster for Dynamics in Logistics", "published_by": "University of Bremen, 0", "authors": ["M Beetz", "GP Calliess", "R Drechsler", "A F\u00f6rster", "HD Haasis", "O Herzog", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cUMtEw7vMgQC", "title": "MicroRV32-A SpinalHDL based RV32I Implementation Suitable for FPGAs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wyCGhLAOp5UC", "title": "Test Scheduling Optimization Model for IEEE 1687 Multi-Power Domain Networks Using Boolean Satisfiability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-0tLmPFCw2kC", "title": "Harsha P, Sri 732 Hashimoto, Masanori 429, 522 He, Linjun 6 He, Zhezhi 130, 533", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kOdZbmsmKqcC", "title": "Publicity Chair", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dgXhHFWAKKUC", "title": "Clustering-Guided SMT (L \ubaa8\uae14) Learning", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0d9pApVQ-n0C", "title": "On behalf of the Programme Committee, we would like to welcome you to the 22nd Euromicro Conference on Digital Systems Design (DSD 2019). This year the DSD conference is held\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Ltc9rfRcsxEC", "title": "Technical Program Chair J\u00f6rg Henkel Karlsruhe Institute of Technology.", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:edV_OwlUe4UC", "title": "EFFICIENT TEST GENERATION WITH MAXIMAL CROSSTALK-INDUCED NOISE USING UNCONSTRAINED AGGRESSOR EXCITATION", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cAWJABFkdiUC", "title": "Einwich, Karsten 147", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dyiPZ63SVtYC", "title": "1997 Annual Index, Volume 14", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:C6rTQemI8T8C", "title": "Ein Projekt zur F\u00f6rderung von Technikinteresse", "published_by": "Innovationen in der Lehre, 20, 0", "authors": ["CSG von Claudia Sobich", "R Drechsler", "L M\u00e4dler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:wUCFpcnEedwC", "title": "2003 Index IEEE Transactions on Computers Vol. 52", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:EcS_2O1c4Q0C", "title": "Coverage-Directed Stimuli Generation for Characterization of RF Amplifiers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:TuM7UPshZo8C", "title": "Fuzzing Embedded Binaries leveraging SystemC-based Virtual Prototypes", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:NObE97JSLecC", "title": "A Document-oriented, Heterogeneous Database Model for Large Experimental Data Sets", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lL5f5cZgq8MC", "title": "ICCAD 2019 Executive Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MDQ-9Oe3GGUC", "title": "IP3 Interactive Presentations", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nnITTVbzT6kC", "title": "DSD 2019", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Gs1AF5H0x94C", "title": "Die Spiegelglasmanufaktur Gr\u00fcnenplan im 18. Jh.: eine Studie zu ihrer Betriebstechnologie und Arbeiterschaft", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DrOLxFoABAwC", "title": "AHS 2019", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pZ2CosqRuhkC", "title": "Schmitt, Bruno 13", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MtS25d97-7AC", "title": "Symposium Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0kLwNjf3oFwC", "title": "Advanced Boolean Techniques", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UEFpDhwOD2kC", "title": "Languages, Design Methods, and Tools for Electronic System Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CmbFvBriOyMC", "title": "ETS 2022 Steering and Program Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rUnQDpM0TEQC", "title": "RISC-V based Virtual Prototype: An Open Source Platform for Modeling and Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3jqAvCjcdfEC", "title": "IEEE Officers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xckinRaLORAC", "title": "SPECifIC\u2014A New Design Flow for Cyber-Physical Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:P2d6BWbXU0IC", "title": "ICCAD 2018 Executive Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:dJ_BR67V0s4C", "title": "Better Late Than Never", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Q_E8KsG3g9MC", "title": "IEEE Officers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XR3BWSlh_xcC", "title": "H. Fatih Ugurdag, Ozyegin University Tanya Vladimirova, University of Leicester Massimo Violante, Politecnico di Torino Antonio Miele, Politecnico di Milano", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pbQCAAeKvsAC", "title": "DSD 2018 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:S0CDQJw8Yr4C", "title": "2018 IEEE 24th International Symposium on On-Line Testing and Robust System Design (IOLTS 2018)", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QI7uKX5mnFEC", "title": "Eggersgluess, Stephan, 159, 171 Ergin, Oguz, 143 Fan, Xin, 19 Farbeh, Hamed, 13 Fedi, Andrea, 135", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:G7txJ4jiatkC", "title": "Haralampos-G. Stratigopoulos", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:w5CyTnyFq80C", "title": "VLSID & ES 2018\u2013List of Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RdUpO4xyVKMC", "title": "SWAP Gate Insertion for Nearest Neighbor Quantum Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nj26e0utjpAC", "title": "ICCAD 2017 executive committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:M8meJADSprsC", "title": "Efficient Minimization and Manipulation of Linearly Transformed Binary Decision Diagrams", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CLhUwle04lcC", "title": "Technical Program Commitee Members", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:E2bRg1zSkIsC", "title": "DSD 2017 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:DwWRdx-KAo4C", "title": "Verbesserung der Fehlersuche in inkonsistenten formalen Modellen", "published_by": "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von\u00a0\u2026, 0", "authors": ["N Przigoda", "R Wille", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:anDooRL1HQEC", "title": "ISED 2016", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UKB2i6g6GNMC", "title": "Technical Program Co-Chair", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:f2PrUAIjnKUC", "title": "VLSID 2017", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oYwriLWYh5YC", "title": "ISMVL-2007 Program", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:1Aeql8wG3wEC", "title": "StackADrop: A Modular Digital Microfluidic Biochip Research Platform", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:e9bUPLv0EjcC", "title": "Non-Linear Waveforms for Quick Trace Navigation", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Lo8V22OuN40C", "title": "ICCAD 2016 Executive Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tFzHCjejgA0C", "title": "Duarte, Rui Policarpo, 261 Duhem, Fran\u00e7ois, 306 Economakos, George, 372 Ehrenstrahle, Carl, 306 Emeretlis, A., 360", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:e0LTWoPxLYMC", "title": "Verification-driven Design Across Abstraction Levels", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8JTMrWI6FdcC", "title": "SC Nandy BL Narayan", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:gkldIfsazJcC", "title": "Visualization of SAT Solver Internals for Computer Aided Hardware Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oXKBmVzQOggC", "title": "Towards a Model-Based Verification Methodology for Complex Swarm Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:FQ36aI_S1AEC", "title": "ISMVL-2016 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:uEM9VtRl8xsC", "title": "Session 1A: Soft Errors and Reliability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8gBurD7jEYQC", "title": "Change Management using CHIMPANC", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:za7pDTvVV8kC", "title": "BioViz: An Interactive Visualization Engine for Microfluidic Biochips", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:U5uP8zs9lfgC", "title": "Chair: UG Baitinger, IPVR\u2014University of Stuttgart, Germany", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cdwqcPQS8ssC", "title": "ISED 2014", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xii_ZKWM4-0C", "title": "Parallel Simulation and Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oynPyU19kbsC", "title": "Formal Models & Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:XtJa11BXPS4C", "title": "Chair: Peter Flake, Elda Technology Ltd Co-Chair: Frank Oppenheimer, OFFIS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1300&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CRzUtm-VnGAC", "title": "Interactive Visualization of ESL Designs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8RAEygVn5_EC", "title": "Risto Punkkinen", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ojlX30-wUrgC", "title": "Symposium committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:3vbIHxFL9FgC", "title": "Ali Ahmadinia, Glasgow Caledonian University, UK", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Nw_I7GeUguwC", "title": "Third IEEE International Workshop on Electronic Design, Test and Applications", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:inmFHauC9wsC", "title": "xxi", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8uzoZH4hB9AC", "title": "ISMVL-2012 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:qCpRzq7zkD8C", "title": "cucumber-verilog: Behavior Driven Development for Circuit Design and Verification", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RXiHnyRawswC", "title": "EUROMICRO DSD 2013 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:0sTkTiv_uMkC", "title": "Martin Lukac Hajime Machida Theodore Manikas Atsushi Matsumoto Michael Miller", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KI9T_ytC6pkC", "title": "Applications of evolutionary computing (Coimbra, 5-7 April 2004)", "published_by": "Lecture notes in computer science, 0", "authors": ["GR Raidl", "S Cagnoni", "J Branke", "DW Corne", "R Drechsler", "Y Jin", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Y9VhQm-5nPIC", "title": "ISMVL 2010 Program Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:lbI08cpqPnQC", "title": "Hardware-Software-Hardware Software Co-Design Hw-Sw-Co-Design Hw Sw Co Design WS 2008/09", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:kUhpeDhEZMUC", "title": "Increasing the Accuracy of SAT-based Debugging", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ifOnle78iJkC", "title": "Efficient Design-Flow for Counting Heads", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:WWeOtg8bX_EC", "title": "xxxi", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rOcdG6UcVlcC", "title": "Documentation Driven Software Development for Embedded Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yTLRzDEmwhEC", "title": "EH-2005", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Y0-TYkg6YM4C", "title": "Formal Analysis Techniques: A Basis for High-Quality Designs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tz746QTLzJkC", "title": "Verification of Embedded Systems Using Modeling and Implementation Languages", "published_by": "ESWeek Workshop, 67, 0", "authors": ["M Soeken", "H Riener", "R Wille", "G Fey", "R Drechsler"], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:L24QuVWYgZ0C", "title": "Computation of Spectral Information from Logic Netlists \u0e03", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:cBPnxVikjH8C", "title": "email: goeckel@ informatik. uni-freiburg. de 2 Department of Computer Science, Johann Wolfgang Goethe-University, 60054 Frankfurt am Main, Germany", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rCNdntzdTkkC", "title": "RobuCheck: A Formal Verification Tool for Fault Tolerant Systems", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:6VlyvFCUEfcC", "title": "VisSAT: Visualization of SAT Solver Internals", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:xm0LlTxljI0C", "title": "ISMVL-2012 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:KS-xo-ZNxMsC", "title": "Formale Modellextraktion von SystemC Entw\u00fcrfen", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:oTdOBqtIf_kC", "title": "Schematic Array Models for Associative and Non-Associative Memory Circuits................ S. Bose and A. Nandi 1582 On Reducing Test Application Time for Scan Circuits Using\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:orDZ08hpP44C", "title": "A Note on Symbolic Simulation using Decision Diagrams", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:pYKElYtJMmwC", "title": "Crossing Reduction by Windows Optimization Thomas Eschbach1, Wolfgang Giunther2, Rolf Drechsler3, and Bernd Becker1 1 Institute for Computer Science Albert-Ludwigs-University\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jlhcAiayVhoC", "title": "Local Organization", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:m92CDrhVnKEC", "title": "Testability of SPP Three-Level Logic Networks", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:yY3RG6sOEgwC", "title": "A Formal Repair Environment for Simple C", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QVtou7C4vgoC", "title": "HIERARCHICAL SYNTHESIS OF EMBEDDED SYSTEMS USING EVOLUTIONARY ALGORITHMS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jtI9f0ekYq0C", "title": "Greetings to all! The International Symposium on Electronic System Design (ISED), which was first held in 2010 in Bhubaneswar, has become an annual event since then. In 2011\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:nPT8s1NX_-sC", "title": "Expressions for Symmetric Functions", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LGlY6t8CeOMC", "title": "Institute of Computer Science Dept. of Electrical Engineering Albert-Ludwigs-University Darmstadt University of Technology 79110 Freiburg im Breisgau, Germany 64283 Darmstadt\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RtRctb2lSbAC", "title": "BioSciencesWorld 2010", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mel-f30kHHgC", "title": "Mark Aagaard", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:hvmnpdAuIbkC", "title": "Qualit\u00e4tsorientierter Hardware-Entwurf", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:RuPIJ_LgqDgC", "title": "Universit at Freiburg Institut f ur Informatik", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:4aZ_i-5WJEQC", "title": "Complete BDDs for Fast and Efficient Equivalence Checking\u00a3", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ZqE1mSdD_DYC", "title": "MESSAGE FROM THE SYMPOSIUM CHAIRS", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AzKEL7Gb_04C", "title": "Sanjeev Kumar Jain Niraj K. Jha Xin Jia Wen-Ben Jone Michael Joseph", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:CNPyR2KL9-0C", "title": "Harry Hengster Horst Schafer 2 Joachim Hartmann 3 Bernd Becker Inst. of Comp. Science 2 Dept. of Comp. Science 3 DACOS Software GmbH Albert-Ludwigs-University JW Goethe\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:zwpXiJ37cpgC", "title": "ISMVL 2013", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:MIg0yeAD4ggC", "title": "Modellierung eines Mikroprozessors in SystemC", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:D_tqNUsBuKoC", "title": "IEEE Computer Society Technical Committee on Simulation and IEEE Computer Society Technical Committee on Design and Automation. Their sponsorship, as well as the support of\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:tHtfpZlB6tUC", "title": "Abd El Ghany, Mohamed 295 Arbet, Daniel 124, 263 Atef, Mohamed 72 Aunet, Snorre 135, 193", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:L_l9e5I586QC", "title": "Visualization of Diagnosis Results for Design Debugging", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Wq2b2clWBLsC", "title": "Technische Dokumentation im V-Modell XT", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:AYInfyleIOsC", "title": "On the Implementation of an E cient Performance Driven Generator for Conditional-Sum-Adders", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:2ywjKiB__4kC", "title": "The IEEE/IFIP Symposium on Rapid System Prototyping is co-sponsored by the IEEE Reliability Society and the IFIP (WG 10.5). Their sponsorship, as well as the support of their\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:v6i8RKmR8ToC", "title": "Dimitrios Kritharidis, Intracom SA Telecom", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:8Xgff_V0N9gC", "title": "lips: An IDE for System Design based on Natural Language Processing", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:Xz60mAmATU4C", "title": "Applications of evolutionary computing (Lausanne, 30 March-1 April 2005)", "published_by": "Lecture notes in computer science, 0", "authors": ["F Rothlauf", "J Branke", "S Cagnoni", "D Corne", "R Drechsler", "Y Jin", "P Machado", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:UmS_249rOGwC", "title": "2.1 Circuits", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:sA9dB-pw3HoC", "title": "Robust Tests for Transition Faults with Long Propagation Paths Using Boolean Satisfiability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:LXmCCkuhhTsC", "title": "A Framework for Quasi-Exact Optimization using Relaxed Ordered Best-First Search", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:k_7cPK9k7w8C", "title": "EMERGING 2009 Reviewers", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:65Yg0jNCQDAC", "title": "SWORD-A Module-based SMT Solver", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:jSAVyFp_754C", "title": "ICAIS 2009", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:rbm3iO8VlycC", "title": "36th International Symposium on Multiple-Valued Logic", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:69ZgNCALVd0C", "title": "A Two-Stage SAT-based ATPG Approach with Reduced Switching Activity", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:mWEH9CqjF64C", "title": "DSD Steering Committee", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:QUX0mv85b1cC", "title": "On Timing-Aware ATPG using Pseudo-Boolean Optimization", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:-95Q15plzcUC", "title": "AnaSyC: Static and Dynamic Analysis of SystemC Designs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=9v_MAAIAAAAJ&cstart=1400&pagesize=100&citation_for_view=9v_MAAIAAAAJ:ce2CqMG-AY4C", "title": "Algorithms for Taylor Expansion Diagrams \u0403", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["20823", "66", "488"], "Since 2018": ["8386", "39", "244"]}, "chart": {"1995": 120, "1996": 155, "1997": 223, "1998": 157, "1999": 256, "2000": 218, "2001": 289, "2002": 346, "2003": 286, "2004": 348, "2005": 391, "2006": 385, "2007": 479, "2008": 509, "2009": 609, "2010": 731, "2011": 603, "2012": 741, "2013": 922, "2014": 974, "2015": 937, "2016": 1174, "2017": 1114, "2018": 1208, "2019": 1317, "2020": 1496, "2021": 1426, "2022": 1653, "2023": 1279}}, "co_authors": [], "interests": ["algorithms", "data structures", "system design", "verification", "test"], "link": "https://scholar.google.com/citations?hl=en&user=9v_MAAIAAAAJ", "name": "Rolf Drechsler", "affiliates": [{"name": "University of Bremen", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=15421803288417240838"}]}