{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Parse Yosys JSON netlist\n",
    "TODO: \n",
    "* wire up VCC and GND\n",
    "* Stop kicad from allowing unused outputs to be tied together"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 438,
   "metadata": {},
   "outputs": [
    {
     "ename": "ModuleNotFoundError",
     "evalue": "No module named 'pcbnew'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mModuleNotFoundError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[438], line 13\u001b[0m\n\u001b[1;32m     11\u001b[0m     lib_path \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mC:/Program Files/KiCad/8.0/share/kicad/footprints/\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m     12\u001b[0m     board_path \u001b[38;5;241m=\u001b[39m \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mC:/Users/Ethan/Desktop/modular_8bit_computer/verilog_kicad_test/verilog_kicad_test.kicad_pcb\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[0;32m---> 13\u001b[0m     \u001b[38;5;28;01mimport\u001b[39;00m \u001b[38;5;21;01mpcbnew\u001b[39;00m \u001b[38;5;28;01mas\u001b[39;00m \u001b[38;5;21;01mpb\u001b[39;00m\n\u001b[1;32m     15\u001b[0m footprints \u001b[38;5;241m=\u001b[39m {\n\u001b[1;32m     16\u001b[0m     \u001b[38;5;241m16\u001b[39m: \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mDIP-16_W7.62mm\u001b[39m\u001b[38;5;124m'\u001b[39m,\n\u001b[1;32m     17\u001b[0m     \u001b[38;5;241m14\u001b[39m: \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mDIP-14_W7.62mm\u001b[39m\u001b[38;5;124m'\u001b[39m\n\u001b[1;32m     18\u001b[0m     }\n\u001b[1;32m     21\u001b[0m \u001b[38;5;66;03m# generate pinouts\u001b[39;00m\n",
      "\u001b[0;31mModuleNotFoundError\u001b[0m: No module named 'pcbnew'"
     ]
    }
   ],
   "source": [
    "# exec(open(\"C:/Users/Ethan/Desktop/modular_8bit_computer/verilog_kicad_test/verilog-kicad.py\").read())\n",
    "KICAD = True\n",
    "\n",
    "import json\n",
    "footprint_path = '../74xx/**/**.dig'\n",
    "json_path = '../out.json'\n",
    "\n",
    "if KICAD:\n",
    "    footprint_path = 'C:/Users/Ethan/Documents/Digital/lib/DIL Chips/74xx/**/**.dig'\n",
    "    json_path = '\\\\\\\\wsl$\\\\Ubuntu\\\\home\\\\ethan\\\\verilog-kicad\\\\out.json'\n",
    "    lib_path = 'C:/Program Files/KiCad/8.0/share/kicad/footprints/'\n",
    "    board_path = 'C:/Users/Ethan/Desktop/modular_8bit_computer/verilog_kicad_test/verilog_kicad_test.kicad_pcb'\n",
    "    import pcbnew as pb\n",
    "    board = pb.BOARD()\n",
    "\n",
    "footprints = {\n",
    "    16: 'DIP-16_W7.62mm',\n",
    "    14: 'DIP-14_W7.62mm'\n",
    "    }\n",
    "\n",
    "\n",
    "# generate pinouts\n",
    "import glob\n",
    "import os\n",
    "paths = glob.glob(footprint_path)\n",
    "paths\n",
    "\n",
    "import xml.etree.ElementTree as ET\n",
    "\n",
    "pinouts = {}\n",
    "sizes = {}\n",
    "for path in paths:\n",
    "    chip_name = os.path.basename(path)\n",
    "    chip_name = chip_name[:chip_name.find('.dig')]\n",
    "    p = ET.parse(path).getroot()\n",
    "    pinout = {}\n",
    "    size = 0\n",
    "    visualElements = None # will contain all pins\n",
    "    for child in p:\n",
    "        if child.tag == 'visualElements':\n",
    "            visualElements = child\n",
    "            break\n",
    "\n",
    "    for ve_list in visualElements:\n",
    "        valid = False\n",
    "        pin_name = None\n",
    "        pin_num = None\n",
    "        for ve_list_item in ve_list:\n",
    "            if ve_list_item.tag == 'elementName':\n",
    "                t = ve_list_item.text\n",
    "                if t == 'In' or t == 'Out':\n",
    "                    valid = True\n",
    "            if ve_list_item.tag == 'elementAttributes':\n",
    "                for a in ve_list_item:\n",
    "                    check = False\n",
    "                    label = None\n",
    "                    for b in a:\n",
    "                        if b.tag == 'string':\n",
    "                            if not b.text == 'Label':\n",
    "                                label = b.text\n",
    "                            else:\n",
    "                                check = True\n",
    "                    if check:\n",
    "                        pin_name = label\n",
    "\n",
    "                for a in ve_list_item:\n",
    "                    check1 = False\n",
    "                    num = None\n",
    "                    for b in a:\n",
    "                        if b.tag == 'string':\n",
    "                            if not b.text == 'pinNumber':\n",
    "                                num = b.text\n",
    "                            else:\n",
    "                                check1 = True\n",
    "                    if check1:\n",
    "                        pinout[pin_name] = num\n",
    "                        if int(num) > size:\n",
    "                            size = int(num)\n",
    "    sizes[chip_name] = size\n",
    "    pinouts[chip_name] = pinout\n",
    "    # print(chip_name, size, pinout, sep='    \\t')\n",
    "\n",
    "\n",
    "\n",
    "# Parse yosys JSON\n",
    "with open(json_path) as fp:\n",
    "    js = json.load(fp)\n",
    "\n",
    "modules = js['modules']\n",
    "\n",
    "top = modules['counter_card']\n",
    "\n",
    "netlist = {}\n",
    "\n",
    "for k in top['ports']:\n",
    "    port = top['ports'][k]\n",
    "    bits = port['bits']\n",
    "    # print(k, bits)\n",
    "    for i in range(len(bits)):\n",
    "        bit = int(bits[i]) # this will turn VCC and GND nets from strings to ints\n",
    "        name = k\n",
    "        if i > 0:\n",
    "            name = name + str(i)\n",
    "        netlist[bit] = name\n",
    "\n",
    "print('IO ports:', netlist)\n",
    "\n",
    "# Pass 1 - add all nets\n",
    "for c in top['cells'].keys():\n",
    "    type = top['cells'][c]['type']\n",
    "    if not type.startswith('\\\\74') or type.startswith('\\\\74AC'):\n",
    "        # print('Error: ' + type + ' is not a 74-series IC! Skipping logic implementation\\n')\n",
    "        continue\n",
    "\n",
    "    type = type.replace('\\\\', '') # remove backslashes\n",
    "\n",
    "    wires = top['cells'][c]['connections']\n",
    "\n",
    "    for k in wires.keys():\n",
    "        wire = wires[k]\n",
    "        assert len(wire) == 1\n",
    "        wire = int(wire[0])\n",
    "        # print(k, wire)\n",
    "        if wire not in netlist.keys():\n",
    "            netlist[wire] = 'n' + str(wire)\n",
    "\n",
    "print('Full netlist:', netlist)\n",
    "\n",
    "# TODO Here: add kicad nets\n",
    "if KICAD:\n",
    "    for key in netlist.keys():\n",
    "        net = pb.NETINFO_ITEM(board, netlist[key])\n",
    "        board.Add(net)\n",
    "        netlist[key] = net\n",
    "# end kicad net code\n",
    "\n",
    "# Pass 2 - add chips\n",
    "i = 0\n",
    "for c in top['cells'].keys():\n",
    "    type = top['cells'][c]['type']\n",
    "    if not type.startswith('\\\\74') or type.startswith('\\\\74AC'):\n",
    "        # print('Error: ' + type + ' is not a 74-series IC! Skipping logic implementation\\n')\n",
    "        continue\n",
    "\n",
    "    type = type.replace('\\\\', '') # remove backslashes\n",
    "    \n",
    "    size = sizes[type]            # get pinout size\n",
    "    wires = top['cells'][c]['connections']\n",
    "    footprint = footprints[size]\n",
    "\n",
    "    # TODO here: create footprint and position\n",
    "    if KICAD:\n",
    "        m = pb.FootprintLoad(lib_path + 'Package_DIP.pretty', footprint)\n",
    "        m.SetX(pb.pcbIUScale.mmToIU(i*50/2.54))\n",
    "        m.SetY(pb.pcbIUScale.mmToIU(i*0))\n",
    "        board.Add(m)\n",
    "        m.SetReference(type + '_' + str(i))\n",
    "        print('Added:' + str(m))\n",
    "    # end footprint code\n",
    "\n",
    "    for k in wires.keys():\n",
    "        wire = wires[k]\n",
    "        assert len(wire) == 1\n",
    "        wire = int(wire[0])\n",
    "        # print(k, wire)\n",
    "        # TODO here: add nets\n",
    "        if KICAD:\n",
    "            pin_name = k.replace('\\\\', '')\n",
    "            pin_num = pinouts[type][pin_name]\n",
    "            m.Pads()[int(pin_num)-1].SetNetCode(netlist[wire].GetNetCode())\n",
    "            print(type, pin_name, pin_num)\n",
    "        # end net code\n",
    "\n",
    "    i += 1\n",
    "    # print(type, end=':\\n')\n",
    "    # print('\\t', wires)\n",
    "    # print('\\t', pinouts[type])\n",
    "\n",
    "if KICAD:\n",
    "    board.Save(board_path)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
