INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_debug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/imm_sel_ext_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_sel_ext_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/load_select_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_select_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/seven_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/seven_seg_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sources_1/new/store_select_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_select_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Albert/Desktop/FPGA_Projects/riscv32i_cpu/riscv32i_cpu.srcs/sim_1/new/tb_cpu_regular.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_regular
