// Seed: 1603940776
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  wire id_3, id_4;
  module_2(
      id_3, id_3, id_4, id_3, id_3
  );
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  tri   id_4
);
  wire id_6;
  module_0(
      id_2, id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6, id_7;
endmodule
