{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650111383460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650111383461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 16:16:23 2022 " "Processing started: Sat Apr 16 16:16:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650111383461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111383461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111383461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650111383934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650111383934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111390022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4isa_proccessor_main.v 1 1 " "Found 1 design units, including 1 entities, in source file armv4isa_proccessor_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111390024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111390026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111390027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650111390029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390029 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano_soc_baseline " "Elaborating entity \"de0_nano_soc_baseline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650111390062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_module main_module:main_module " "Elaborating entity \"main_module\" for hierarchy \"main_module:main_module\"" {  } { { "de0_nano_soc_baseline.v" "main_module" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111390063 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ARMv4ISA_Proccessor_MAIN.v(40) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(40): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ARMv4ISA_Proccessor_MAIN.v(43) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(43): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ARMv4ISA_Proccessor_MAIN.v(43) " "Verilog HDL assignment warning at ARMv4ISA_Proccessor_MAIN.v(43): truncated value with size 32 to match size of target (2)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_increment_flag ARMv4ISA_Proccessor_MAIN.v(48) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(48): inferring latch(es) for variable \"program_increment_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_signal ARMv4ISA_Proccessor_MAIN.v(48) " "Verilog HDL Always Construct warning at ARMv4ISA_Proccessor_MAIN.v(48): inferring latch(es) for variable \"program_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_signal ARMv4ISA_Proccessor_MAIN.v(48) " "Inferred latch for \"program_signal\" at ARMv4ISA_Proccessor_MAIN.v(48)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_increment_flag ARMv4ISA_Proccessor_MAIN.v(48) " "Inferred latch for \"program_increment_flag\" at ARMv4ISA_Proccessor_MAIN.v(48)" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390064 "|de0_nano_soc_baseline|main_module:main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter main_module:main_module\|program_counter:program_counter " "Elaborating entity \"program_counter\" for hierarchy \"main_module:main_module\|program_counter:program_counter\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_counter" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increment_flag program_counter.v(14) " "Verilog HDL Always Construct warning at program_counter.v(14): variable \"increment_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "program_counter program_counter.v(15) " "Verilog HDL Always Construct warning at program_counter.v(15): variable \"program_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 program_counter.v(15) " "Verilog HDL assignment warning at program_counter.v(15): truncated value with size 32 to match size of target (8)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "program_counter program_counter.v(12) " "Verilog HDL Always Construct warning at program_counter.v(12): inferring latch(es) for variable \"program_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[0\] program_counter.v(12) " "Inferred latch for \"program_counter\[0\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[1\] program_counter.v(12) " "Inferred latch for \"program_counter\[1\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[2\] program_counter.v(12) " "Inferred latch for \"program_counter\[2\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[3\] program_counter.v(12) " "Inferred latch for \"program_counter\[3\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[4\] program_counter.v(12) " "Inferred latch for \"program_counter\[4\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[5\] program_counter.v(12) " "Inferred latch for \"program_counter\[5\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[6\] program_counter.v(12) " "Inferred latch for \"program_counter\[6\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "program_counter\[7\] program_counter.v(12) " "Inferred latch for \"program_counter\[7\]\" at program_counter.v(12)" {  } { { "program_counter.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_counter.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390065 "|de0_nano_soc_baseline|main_module:main_module|program_counter:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory main_module:main_module\|program_memory:program_memory " "Elaborating entity \"program_memory\" for hierarchy \"main_module:main_module\|program_memory:program_memory\"" {  } { { "ARMv4ISA_Proccessor_MAIN.v" "program_memory" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/ARMv4ISA_Proccessor_MAIN.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111390066 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 program_memory.v(17) " "Verilog HDL warning at program_memory.v(17): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 17 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1650111390068 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction program_memory.v(22) " "Verilog HDL Always Construct warning at program_memory.v(22): inferring latch(es) for variable \"instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650111390069 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.data_a 0 program_memory.v(11) " "Net \"instrmem.data_a\" at program_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.waddr_a 0 program_memory.v(11) " "Net \"instrmem.waddr_a\" at program_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instrmem.we_a 0 program_memory.v(11) " "Net \"instrmem.we_a\" at program_memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] program_memory.v(22) " "Inferred latch for \"instruction\[0\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] program_memory.v(22) " "Inferred latch for \"instruction\[1\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] program_memory.v(22) " "Inferred latch for \"instruction\[2\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] program_memory.v(22) " "Inferred latch for \"instruction\[3\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] program_memory.v(22) " "Inferred latch for \"instruction\[4\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] program_memory.v(22) " "Inferred latch for \"instruction\[5\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] program_memory.v(22) " "Inferred latch for \"instruction\[6\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] program_memory.v(22) " "Inferred latch for \"instruction\[7\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] program_memory.v(22) " "Inferred latch for \"instruction\[8\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] program_memory.v(22) " "Inferred latch for \"instruction\[9\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] program_memory.v(22) " "Inferred latch for \"instruction\[10\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] program_memory.v(22) " "Inferred latch for \"instruction\[11\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390072 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] program_memory.v(22) " "Inferred latch for \"instruction\[12\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] program_memory.v(22) " "Inferred latch for \"instruction\[13\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] program_memory.v(22) " "Inferred latch for \"instruction\[14\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] program_memory.v(22) " "Inferred latch for \"instruction\[15\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] program_memory.v(22) " "Inferred latch for \"instruction\[16\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] program_memory.v(22) " "Inferred latch for \"instruction\[17\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] program_memory.v(22) " "Inferred latch for \"instruction\[18\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] program_memory.v(22) " "Inferred latch for \"instruction\[19\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] program_memory.v(22) " "Inferred latch for \"instruction\[20\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] program_memory.v(22) " "Inferred latch for \"instruction\[21\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] program_memory.v(22) " "Inferred latch for \"instruction\[22\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] program_memory.v(22) " "Inferred latch for \"instruction\[23\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] program_memory.v(22) " "Inferred latch for \"instruction\[24\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] program_memory.v(22) " "Inferred latch for \"instruction\[25\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] program_memory.v(22) " "Inferred latch for \"instruction\[26\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] program_memory.v(22) " "Inferred latch for \"instruction\[27\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] program_memory.v(22) " "Inferred latch for \"instruction\[28\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] program_memory.v(22) " "Inferred latch for \"instruction\[29\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] program_memory.v(22) " "Inferred latch for \"instruction\[30\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] program_memory.v(22) " "Inferred latch for \"instruction\[31\]\" at program_memory.v(22)" {  } { { "program_memory.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/program_memory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390073 "|de0_nano_soc_baseline|main_module:main_module|program_memory:program_memory"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650111390446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650111390446 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK_50 " "No output dependent on input pin \"FPGA_CLK_50\"" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/de0_nano_soc_baseline.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650111390470 "|de0_nano_soc_baseline|FPGA_CLK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650111390470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650111390470 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650111390470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650111390470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650111390488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 16:16:30 2022 " "Processing ended: Sat Apr 16 16:16:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650111390488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650111390488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650111390488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650111390488 ""}
