# CH32V20x

- CH32V203: RISC-V4B, 224KB Flash, up to 64KB SRAM, 144MHz, USB2.0
- CH32V208: RISC-V4C, 480KB Flash, up to 64KB SRAM, 144MHz, USB2.0, ETH10M

> **Note**: Flash memory consists of zero-wait application area (R<sub>0WAIT</sub>) and non-zero-wait data area.
> For the V203 series, non-zero-wait area size is (224K - R<sub>0WAIT</sub>).
> For the V208 series, non-zero-wait area size is (480K - R<sub>0WAIT</sub>).
>
> CH32V203RB and CH32V208 series support user-selected memory configuration:
> - 128K R<sub>0WAIT</sub> flash + 64K SRAM or
> - 144K R<sub>0WAIT</sub> flash + 48K SRAM or
> - 160K R<sub>0WAIT</sub> flash + 32K SRAM.

Official Resources

- [Product Page CH32V203](https://www.wch-ic.com/products/CH32V203.html)
- [Datasheet (CH32V203DS0)](https://www.wch-ic.com/downloads/CH32V203DS0_PDF.html)
- [Product Page CH32V208](https://www.wch-ic.com/products/CH32V208.html)
- [Datasheet (CH32V20x_30xDS0)](https://www.wch-ic.com/downloads/CH32V20x_30xDS0_PDF.html)
- [Reference Manual (CH32FV2x_V3xRM)](https://www.wch-ic.com/downloads/CH32FV2x_V3xRM_PDF.html)
- [QingKeV4 Processor Manual](https://www.wch-ic.com/downloads/QingKeV4_Processor_Manual_PDF.html)
- [GitHub openwch/ch32v203](https://github.com/openwch/ch32v203)

## Development Boards

- [CH32V203F6P6 DevBoard] by wagiminator
- [FlappyBoard] - CH32V203G6U6
- [nanoCH32V203] by MuseLab - CH32V203C8T6

[CH32V203F6P6 DevBoard]: https://github.com/wagiminator/Development-Boards/tree/main/CH32V203F6P6_DevBoard
[FlappyBoard]: https://github.com/metro94/FlappyBoard
[nanoCH32V203]: https://github.com/wuxx/nanoCH32V203

## Debug Support

- PA13 SWDIO
- PA14 SWCLK

## Notes

- Erased bytes `39 e3 39 e3`

## Chips

```
 * CH32V203C8U6-0x203005x0
 * CH32V203C8T6-0x203105x0
 * CH32V203K8T6-0x203205x0
 * CH32V203C6T6-0x203305x0
 * CH32V203K6T6-0x203505x0
 * CH32V203G6U6-0x203605x0
 * CH32V203G8R6-0x203B05x0
 * CH32V203F8U6-0x203E05x0
 * CH32V203F6P6-0x203705x0-0x203905x0
 * CH32V203F8P6-0x203A05x0
 * CH32V203RBT6-0x203405xC
 * CH32V208WBU6-0x208005xC
 * CH32V208RBT6-0x208105xC
 * CH32V208CBU6-0x208205xC
 * CH32V208GBU6-0x208305xC
 ```

[ch32v20x_dbgmcu.c#L108-L122](https://github.com/openwch/ch32v20x/blob/3ae6808745019e50879367c753010f6e49683636/EVT/EXAM/SRC/Peripheral/src/ch32v20x_dbgmcu.c#L108-L122)
