
****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Sep 21 21:07:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/synthesize.tcl
# set_param general.maxThreads 8
# set vivado_ver [version -short]
# set fpo_ver 7.1
# if {[regexp -nocase {2015\.1.*}  match]} {
#     set fpo_ver 7.0
# }
# read_vhdl -vhdl2008 [glob /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/*.vhd]
# source /home/shundroid/dynamatic/tools/backend/synth-resources/addf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name addf_vitis_hls_single_precision_lat_8
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Add \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name addf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips addf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files addf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files addf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'addf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'addf_vitis_hls_single_precision_lat_8'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/cmpf_vitis_hls_single_precision_lat_0.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name cmpf_vitis_hls_single_precision_lat_0
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 0 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 1 \
##                           CONFIG.c_result_fraction_width 0 \
##                           CONFIG.component_name cmpf_vitis_hls_single_precision_lat_0 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken false \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Compare \
##                           CONFIG.result_precision_type Custom \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips cmpf_vitis_hls_single_precision_lat_0] -quiet
## set_property generate_synth_checkpoint false [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
## generate_target {synthesis simulation} [get_files cmpf_vitis_hls_single_precision_lat_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cmpf_vitis_hls_single_precision_lat_0'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/divf_vitis_hls_single_precision_lat_28.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name divf_vitis_hls_single_precision_lat_28
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 28 \
##                           CONFIG.c_mult_usage No_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name divf_vitis_hls_single_precision_lat_28 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Divide \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips divf_vitis_hls_single_precision_lat_28] -quiet
## set_property generate_synth_checkpoint false [get_files divf_vitis_hls_single_precision_lat_28.xci]
## generate_target {synthesis simulation} [get_files divf_vitis_hls_single_precision_lat_28.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'divf_vitis_hls_single_precision_lat_28'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'divf_vitis_hls_single_precision_lat_28'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/mulf_vitis_hls_single_precision_lat_4.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name mulf_vitis_hls_single_precision_lat_4
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Both \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 4 \
##                           CONFIG.c_mult_usage Max_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name mulf_vitis_hls_single_precision_lat_4 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Multiply \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips mulf_vitis_hls_single_precision_lat_4] -quiet
## set_property generate_synth_checkpoint false [get_files mulf_vitis_hls_single_precision_lat_4.xci]
## generate_target {synthesis simulation} [get_files mulf_vitis_hls_single_precision_lat_4.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mulf_vitis_hls_single_precision_lat_4'...
# source /home/shundroid/dynamatic/tools/backend/synth-resources/subf_vitis_hls_single_precision_lat_8.tcl
## create_ip -name floating_point -version $fpo_ver -vendor xilinx.com -library ip -module_name subf_vitis_hls_single_precision_lat_8
## set_property -dict [list CONFIG.a_precision_type Single \
##                           CONFIG.a_tuser_width 1 \
##                           CONFIG.add_sub_value Subtract \
##                           CONFIG.b_tuser_width 1 \
##                           CONFIG.c_a_exponent_width 8 \
##                           CONFIG.c_a_fraction_width 24 \
##                           CONFIG.c_compare_operation Programmable \
##                           CONFIG.c_has_divide_by_zero false \
##                           CONFIG.c_has_invalid_op false \
##                           CONFIG.c_has_overflow false \
##                           CONFIG.c_has_underflow false \
##                           CONFIG.c_latency 8 \
##                           CONFIG.c_mult_usage Full_Usage \
##                           CONFIG.c_optimization Speed_Optimized \
##                           CONFIG.c_rate 1 \
##                           CONFIG.c_result_exponent_width 8 \
##                           CONFIG.c_result_fraction_width 24 \
##                           CONFIG.component_name subf_vitis_hls_single_precision_lat_8 \
##                           CONFIG.flow_control NonBlocking \
##                           CONFIG.has_a_tlast false \
##                           CONFIG.has_a_tuser false \
##                           CONFIG.has_aclken true \
##                           CONFIG.has_aresetn false \
##                           CONFIG.has_b_tlast false \
##                           CONFIG.has_b_tuser false \
##                           CONFIG.has_operation_tlast false \
##                           CONFIG.has_operation_tuser false \
##                           CONFIG.has_result_tready false \
##                           CONFIG.maximum_latency false \
##                           CONFIG.operation_tuser_width 1 \
##                           CONFIG.operation_type Add_Subtract \
##                           CONFIG.result_precision_type Single \
##                           CONFIG.result_tlast_behv Null] -objects [get_ips subf_vitis_hls_single_precision_lat_8] -quiet
## set_property generate_synth_checkpoint false [get_files subf_vitis_hls_single_precision_lat_8.xci]
## generate_target {synthesis simulation} [get_files subf_vitis_hls_single_precision_lat_8.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'subf_vitis_hls_single_precision_lat_8'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'subf_vitis_hls_single_precision_lat_8'...
# read_xdc /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc
# synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top subdiag_fast -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 392915
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2198.137 ; gain = 440.711 ; free physical = 7659 ; free virtual = 15614
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39440]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39512]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39872]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:39944]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:59670]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:59742]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:60102]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:60174]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75419]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75491]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75851]
CRITICAL WARNING: [Synth 8-9872] overwriting existing secondary unit 'arch' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:75923]
INFO: [Synth 8-638] synthesizing module 'subdiag_fast' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/subdiag_fast.vhd:49]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_0_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_0.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_0_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_0.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_1_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_1.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_priority' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:76]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressing' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:106]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_addressReady' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_read_arbiter_data' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter_data' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_read_arbiter' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:248]
INFO: [Synth 8-638] synthesizing module 'handshake_mem_controller_2_control' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2_control' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'handshake_mem_controller_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mem_controller_2.vhd:335]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_0.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_0.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_0_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_1_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_1.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_0.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_merge' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_merge' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_control_merge_0_fork_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0_fork' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'handshake_control_merge_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_control_merge_0.vhd:284]
INFO: [Synth 8-638] synthesizing module 'handshake_source_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_source_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_source_0.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_1.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_0.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_1_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_1.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'handshake_addf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'InputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-256] done synthesizing module 'InputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3673]
INFO: [Synth 8-638] synthesizing module 'OutputIEEE_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-256] done synthesizing module 'OutputIEEE_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'FloatingPointAdder' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-3491] module 'RightShifterSticky24_by_max_26_Freq450_uid4' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:22' bound to instance 'RightShifterComponent' of component 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:492]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky24_by_max_26_Freq450_uid4' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:30]
INFO: [Synth 8-3491] module 'IntAdder_27_Freq450_uid6' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:104' bound to instance 'fracAdder' of component 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:504]
INFO: [Synth 8-638] synthesizing module 'IntAdder_27_Freq450_uid6' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_27_Freq450_uid6' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:112]
INFO: [Synth 8-3491] module 'Normalizer_Z_28_28_28_Freq450_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:182' bound to instance 'LZCAndShifter' of component 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:512]
INFO: [Synth 8-638] synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'Normalizer_Z_28_28_28_Freq450_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:189]
INFO: [Synth 8-3491] module 'IntAdder_34_Freq450_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:262' bound to instance 'roundingAdder' of component 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:527]
INFO: [Synth 8-638] synthesizing module 'IntAdder_34_Freq450_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_34_Freq450_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:270]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointAdder' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'handshake_addf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_addr_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_addr_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_addr_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_addr_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:66]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_data_one_slot_break_r' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-638] synthesizing module 'handshake_load_2_data_one_slot_break_r_dataless' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_data_one_slot_break_r_dataless' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2_data_one_slot_break_r' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'handshake_load_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_load_2.vhd:239]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_buff' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_buff' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'handshake_mulf_0_one_slot_break_dv' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0_one_slot_break_dv' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:132]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-3491] module 'IntMultiplier_Freq711_uid5' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:714' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1125]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_Freq711_uid5' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq711_uid9' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:572' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:845]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq711_uid9' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq711_uid9' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:579]
INFO: [Synth 8-3491] module 'DSPBlock_7x24_Freq711_uid11' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:610' bound to instance 'tile_1_mult' of component 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:896]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_7x24_Freq711_uid11' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_7x24_Freq711_uid11' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:617]
INFO: [Synth 8-3491] module 'IntAdder_32_Freq711_uid14' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:649' bound to instance 'bitheapFinalAdd_bh7' of component 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:945]
INFO: [Synth 8-638] synthesizing module 'IntAdder_32_Freq711_uid14' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_32_Freq711_uid14' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:657]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_Freq711_uid5' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:721]
INFO: [Synth 8-3491] module 'IntAdder_33_Freq711_uid17' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:977' bound to instance 'RoundingAdder' of component 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq711_uid17' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq711_uid17' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:985]
INFO: [Synth 8-226] default block is never used [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1154]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1059]
INFO: [Synth 8-256] done synthesizing module 'handshake_mulf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mulf_0.vhd:176]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_1_fifo_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1_fifo' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_1.vhd:116]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpf_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPComparator_32bit' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-3491] module 'IntComparator_31_111_F500_uid8' declared at '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4116' bound to instance 'ExpFracCmp' of component 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4238]
INFO: [Synth 8-638] synthesizing module 'IntComparator_31_111_F500_uid8' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'IntComparator_31_111_F500_uid8' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4125]
INFO: [Synth 8-256] done synthesizing module 'FPComparator_32bit' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:4172]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpf_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpf_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_2_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_2.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_2.vhd:64]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_0_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_buffer_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'handshake_buffer_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_buffer_3.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_1_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_2.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_2.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_constant_3.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_addi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_addi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_addi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_or_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_or_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'handshake_fork_3_inner_regblock' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner_regblock' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_fork_3.vhd:134]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cmpi_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-638] synthesizing module 'handshake_cond_br_2_inner_join_and_n' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join_and_n' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner_join' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2_inner' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'handshake_cond_br_2' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_cond_br_2.vhd:140]
INFO: [Synth 8-638] synthesizing module 'handshake_trunci_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_trunci_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_trunci_1.vhd:25]
INFO: [Synth 8-638] synthesizing module 'handshake_mux_1' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'handshake_mux_1' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_mux_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'handshake_extsi_3' [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'handshake_extsi_3' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/handshake_extsi_3.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'subdiag_fast' (0#1) [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/subdiag_fast.vhd:49]
WARNING: [Synth 8-7129] Port clk in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_control_merge_0_merge is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module handshake_trunci_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_2_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_addi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module handshake_source_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cond_br_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module IntComparator_31_111_F500_uid8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0_inner is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_7x24_Freq711_uid11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module DSPBlock_17x24_Freq711_uid9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module handshake_trunci_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_extsi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.645 ; gain = 637.219 ; free physical = 7471 ; free virtual = 15429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.645 ; gain = 637.219 ; free physical = 7471 ; free virtual = 15429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2394.645 ; gain = 637.219 ; free physical = 7471 ; free virtual = 15429
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2394.645 ; gain = 0.000 ; free physical = 7471 ; free virtual = 15429
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2475.109 ; gain = 0.000 ; free physical = 7466 ; free virtual = 15422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2475.145 ; gain = 0.000 ; free physical = 7465 ; free virtual = 15421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.145 ; gain = 717.719 ; free physical = 7561 ; free virtual = 15522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7561 ; free virtual = 15522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7561 ; free virtual = 15522
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d3_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d2_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'level1_d1_reg' and it is trimmed from '26' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d2_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'level2_d1_reg' and it is trimmed from '26' to '2' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:57]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d2_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'level3_d1_reg' and it is trimmed from '26' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_d1_reg' and it is trimmed from '26' to '8' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d3_reg' and it is trimmed from '5' to '1' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d2_reg' and it is trimmed from '5' to '3' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'ps_d1_reg' and it is trimmed from '5' to '4' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:49]
WARNING: [Synth 8-3936] Found unconnected internal register 'newY_d1_reg' and it is trimmed from '34' to '23' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:419]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_d1_reg' and it is trimmed from '48' to '47' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:1107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7565 ; free virtual = 15528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   34 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               47 Bit    Registers := 1     
	               34 Bit    Registers := 10    
	               32 Bit    Registers := 7     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 106   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	   2 Input   28 Bit        Muxes := 5     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:676]
WARNING: [Synth 8-3936] Found unconnected internal register 'ip/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_d1_reg' and it is trimmed from '13' to '12' bits. [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/hdl/flopoco_ip_cores.vhd:677]
DSP Report: Generating DSP ip/SignificandMultiplication/tile_0_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_0_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_0_mult/Mint.
DSP Report: Generating DSP ip/SignificandMultiplication/tile_1_mult/Mint, operation Mode is: A*B.
DSP Report: operator ip/SignificandMultiplication/tile_1_mult/Mint is absorbed into DSP ip/SignificandMultiplication/tile_1_mult/Mint.
WARNING: [Synth 8-7129] Port clk in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpf_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_mux_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_mux_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2483.113 ; gain = 725.688 ; free physical = 7653 ; free virtual = 15613
---------------------------------------------------------------------------------
 Sort Area is  ip/SignificandMultiplication/tile_0_mult/Mint_0 : 0 0 : 2881 2881 : Used 1 time 0
 Sort Area is  ip/SignificandMultiplication/tile_1_mult/Mint_2 : 0 0 : 1032 1032 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | A*B         | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DSPBlock_7x24_Freq711_uid11 | A*B         | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2509.113 ; gain = 751.688 ; free physical = 7643 ; free virtual = 15603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2718.715 ; gain = 961.289 ; free physical = 7253 ; free virtual = 15215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2735.738 ; gain = 978.312 ; free physical = 7242 ; free virtual = 15203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|subdiag_fast | addf0/ip/fracAdder/Y_0_d3_reg[10]               | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|subdiag_fast | addf0/ip/fracAdder/X_0_d5_reg[10]               | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/ip/fracAdder/Y_1_d3_reg[14]               | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|subdiag_fast | addf0/ip/fracAdder/X_1_d5_reg[13]               | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|subdiag_fast | addf0/ip/extendedExpInc_d7_reg[8]               | 7      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|subdiag_fast | addf0/ip/signR_d7_reg                           | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/RightShifterComponent/level1_d3_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/RightShifterComponent/ps_d3_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | addf0/ip/excRt_d8_reg[1]                        | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|subdiag_fast | addf0/ip/EffSub_d7_reg                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/ip/sign_d4_reg                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|subdiag_fast | mulf0/ip/exc_d4_reg[1]                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------+-------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq711_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSPBlock_7x24_Freq711_uid11 | (A*B)'      | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    57|
|2     |DSP48E1 |     2|
|3     |LUT1    |    10|
|4     |LUT2    |   147|
|5     |LUT3    |   273|
|6     |LUT4    |   104|
|7     |LUT5    |   306|
|8     |LUT6    |   320|
|9     |SRL16E  |    67|
|10    |FDRE    |   755|
|11    |FDSE    |    20|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2837.551 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2837.551 ; gain = 999.625 ; free physical = 7116 ; free virtual = 15078
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2837.559 ; gain = 1080.125 ; free physical = 7116 ; free virtual = 15078
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.559 ; gain = 0.000 ; free physical = 7203 ; free virtual = 15165
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc:2]
Finished Parsing XDC File [/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/period_10.000.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.578 ; gain = 0.000 ; free physical = 7234 ; free virtual = 15196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d849034c
INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 72 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2893.613 ; gain = 1322.312 ; free physical = 7242 ; free virtual = 15204
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2336.545; main = 2273.652; forked = 333.338
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3686.711; main = 2893.582; forked = 967.992
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/utilization_post_syn.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/timing_post_syn.rpt
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3026.500 ; gain = 116.922 ; free physical = 7106 ; free virtual = 15070

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 25e2fd150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.500 ; gain = 0.000 ; free physical = 7106 ; free virtual = 15070

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25e2fd150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25e2fd150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Phase 1 Initialization | Checksum: 25e2fd150

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25e2fd150

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25e2fd150

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Phase 2 Timer Update And Timing Data Collection | Checksum: 25e2fd150

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 39 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d484cf48

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Retarget | Checksum: 1d484cf48
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d484cf48

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Constant propagation | Checksum: 1d484cf48
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Phase 5 Sweep | Checksum: 29aa77319

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3182.438 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Sweep | Checksum: 29aa77319
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 29aa77319

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887
BUFG optimization | Checksum: 29aa77319
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 29aa77319

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887
Shift Register Optimization | Checksum: 29aa77319
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 29aa77319

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887
Post Processing Netlist | Checksum: 29aa77319
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17623c18e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17623c18e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887
Phase 9 Finalization | Checksum: 17623c18e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17623c18e

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3214.453 ; gain = 32.016 ; free physical = 6923 ; free virtual = 14887

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17623c18e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17623c18e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
Ending Netlist Obfuscation Task | Checksum: 17623c18e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6923 ; free virtual = 14887
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6935 ; free virtual = 14899
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d35c610b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6935 ; free virtual = 14899
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6935 ; free virtual = 14899

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2b952d3

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3214.453 ; gain = 0.000 ; free physical = 6935 ; free virtual = 14899

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e1ca5d03

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3253.496 ; gain = 39.043 ; free physical = 6935 ; free virtual = 14899

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e1ca5d03

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3253.496 ; gain = 39.043 ; free physical = 6935 ; free virtual = 14899
Phase 1 Placer Initialization | Checksum: 1e1ca5d03

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3253.496 ; gain = 39.043 ; free physical = 6935 ; free virtual = 14899

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f09fb418

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3253.496 ; gain = 39.043 ; free physical = 6921 ; free virtual = 14885

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19735a6db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3253.496 ; gain = 39.043 ; free physical = 6980 ; free virtual = 14944

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19735a6db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3253.496 ; gain = 39.043 ; free physical = 6980 ; free virtual = 14944

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b1513c06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7051 ; free virtual = 15015

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1a4688d99

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7050 ; free virtual = 15014

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 43 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 0 LUT, combined 18 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 7049 ; free virtual = 15013

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             18  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             18  |                    18  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b0eb4764

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7049 ; free virtual = 15012
Phase 2.5 Global Place Phase2 | Checksum: 17d415332

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7047 ; free virtual = 15011
Phase 2 Global Placement | Checksum: 17d415332

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7047 ; free virtual = 15011

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12e1ff00d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7017 ; free virtual = 14981

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a9056e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7001 ; free virtual = 14965

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b28dbaad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7001 ; free virtual = 14965

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e01cc4b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7000 ; free virtual = 14964

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2225229a5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7030 ; free virtual = 14994

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 228bc5246

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7030 ; free virtual = 14994

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26c82570e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7030 ; free virtual = 14994
Phase 3 Detail Placement | Checksum: 26c82570e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 7030 ; free virtual = 14994

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 266efeea3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.549 | TNS=-19.760 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a1f634e0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6967 ; free virtual = 14931
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2e8e9e126

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6963 ; free virtual = 14927
Phase 4.1.1.1 BUFG Insertion | Checksum: 266efeea3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6963 ; free virtual = 14927

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.628. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20f14260f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950
Phase 4.1 Post Commit Optimization | Checksum: 20f14260f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20f14260f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20f14260f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950
Phase 4.3 Placer Reporting | Checksum: 20f14260f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6987 ; free virtual = 14950

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 167cbdc25

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950
Ending Placer Task | Checksum: 1585e5b6d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.500 ; gain = 47.047 ; free physical = 6987 ; free virtual = 14950
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6987 ; free virtual = 14950
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.702 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8040eabd ConstDB: 0 ShapeSum: 37191c73 RouteDB: a104543d
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out0_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out0_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "e_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "e_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d2_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d2_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: db38042e | NumContArr: b2806f4d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3130a68b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6966 ; free virtual = 14930

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3130a68b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6966 ; free virtual = 14930

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3130a68b5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6966 ; free virtual = 14930
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 30ab8a12e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6951 ; free virtual = 14915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.179  | TNS=0.000  | WHS=-0.148 | THS=-19.677|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 2fd77e873

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6951 ; free virtual = 14915

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1621
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1621
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ba851ebb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6951 ; free virtual = 14915

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2ba851ebb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6951 ; free virtual = 14915

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 201db7f18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6951 ; free virtual = 14915
Phase 4 Initial Routing | Checksum: 201db7f18

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6951 ; free virtual = 14915

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.153  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1c62532bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
Phase 5 Rip-up And Reroute | Checksum: 1c62532bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1c62532bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c62532bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
Phase 6 Delay and Skew Optimization | Checksum: 1c62532bd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.240  | TNS=0.000  | WHS=0.090  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2076ee9d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
Phase 7 Post Hold Fix | Checksum: 2076ee9d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.113644 %
  Global Horizontal Routing Utilization  = 0.141731 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2076ee9d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2076ee9d3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b4e8dfd7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b4e8dfd7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.240  | TNS=0.000  | WHS=0.090  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1b4e8dfd7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
Total Elapsed time in route_design: 10.25 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1266b6b39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1266b6b39

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6954 ; free virtual = 14918
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.245 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/utilization_post_pr.rpt
# report_timing > /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/timing_post_pr.rpt
# write_checkpoint -force /home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/impl.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6953 ; free virtual = 14917
Wrote PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6950 ; free virtual = 14915
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14915
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3261.500 ; gain = 0.000 ; free physical = 6949 ; free virtual = 14915
INFO: [Common 17-1381] The checkpoint '/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/impl.dcp' has been generated.
# set outFile [open "/home/shundroid/dynamatic/integration-test/subdiag_fast/out_standard/synth/primitive_counts.txt" w]
# proc count_primitives {cells outFile} {
#     set primitive_counts {}
#     set total_primitive_counts 0
#     foreach cell $cells {
#         if {[get_property IS_PRIMITIVE $cell]} {
#             set group [get_property PRIMITIVE_GROUP $cell]
#             if {[dict exists $primitive_counts $group]} {
#                 dict incr $primitive_counts $group
#             } else {
#                 dict set $primitive_counts $group 1
#             }
#         } else {
#             puts "not primitive cell: $cell"
#         }
#         incr total_primitive_counts [get_property PRIMITIVE_COUNT $cell]
#     }
#     puts $outFile "Total Primitive Count: $total_primitive_counts"
#     puts $outFile $primitive_counts
#     return $primitive_counts
# }
# puts $outFile "All Primitives:"
# count_primitives [get_cells -leaf] $outFile
# puts $outFile "Spec*:"
WARNING: [Vivado 12-180] No cells matched 'spec*'.
# count_primitives [get_cells spec* -leaf] $outFile
# puts $outFile "Buffers:"
# count_primitives [get_cells buffer* -leaf] $outFile
# puts $outFile "Others:"
# count_primitives [get_cells -leaf -filter {NAME !~ "buffer*" && NAME !~ "spec*"}] $outFile
# close $outFile
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 21:08:50 2025...
