ISim log file
Running: D:\HZIEE\2-COCP\works\1-final\ex5_mm\mm\mm_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/HZIEE/2-COCP/works/1-final/ex5_mm/mm/mm_tb_isim_beh.wdb 
ISim P.58f (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/HZIEE/2-COCP/works/1-final/ex5_mm/mm/mm.v" Line 41.  For instance uut/FA0/, width 33 of formal port W_Data is not equal to width 32 of actual signal W_Data.
WARNING: File "D:/HZIEE/2-COCP/works/1-final/ex5_mm/mm/ram.v" Line 31.  For instance FA1/Data_RAM/, width 4 of formal port addra is not equal to width 1 of actual signal addra.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module mm_tb.uut.FA1.Data_RAM.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
