<stg><name>coloringFB_top_m</name>


<trans_list>

<trans id="730" from="1" to="66">
<condition id="154">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="1" to="2">
<condition id="156">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="2" to="66">
<condition id="260">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="2" to="3">
<condition id="324">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="3" to="4">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="4" to="5">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="5" to="6">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="6" to="7">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="7" to="8">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="8" to="9">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="9" to="10">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="10" to="11">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="11" to="12">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="12" to="13">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="13" to="14">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="14" to="15">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="15" to="16">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="16" to="17">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="17" to="18">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="18" to="19">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="19" to="20">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="20" to="21">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="21" to="22">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="22" to="23">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="23" to="24">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="24" to="25">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="25" to="26">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="26" to="27">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="27" to="28">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="28" to="29">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="29" to="30">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="30" to="31">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="31" to="32">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="32" to="33">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="33" to="34">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="34" to="35">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="35" to="36">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="36" to="37">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="37" to="38">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="38" to="39">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="39" to="40">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="40" to="41">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="41" to="42">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="42" to="43">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="43" to="44">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="44" to="45">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="45" to="46">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="46" to="47">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="47" to="48">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="48" to="49">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="49" to="50">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="50" to="51">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="51" to="52">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="52" to="53">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="53" to="54">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="54" to="55">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="55" to="56">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="56" to="57">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="57" to="58">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="58" to="59">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="59" to="60">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="60" to="61">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="61" to="62">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="62" to="63">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="63" to="64">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="64" to="65">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="65" to="2">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="66" to="67">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="67" to="68">
<condition id="325">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="67" to="67">
<condition id="326">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="68" to="78">
<condition id="232">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="68" to="69">
<condition id="234">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="69" to="69">
<condition id="236">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="69" to="70">
<condition id="238">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="70" to="71">
<condition id="240">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="70" to="78">
<condition id="259">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="71" to="73">
<condition id="327">
<or_exp><and_exp><literal name="tmp_273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="71" to="72">
<condition id="329">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="72" to="71">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="73" to="74">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="74" to="77">
<condition id="330">
<or_exp><and_exp><literal name="tmp_275" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="74" to="75">
<condition id="333">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="75" to="76">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="76" to="74">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="77" to="70">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_1_V_V), !map !332

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Input_2_V_V), !map !336

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_1_V_V), !map !340

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @coloringFB_top_m_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:4  call void (...)* @_ssdm_op_SpecInterface(i32* %Input_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:5  call void (...)* @_ssdm_op_SpecInterface(i32* %Input_2_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:6  call void (...)* @_ssdm_op_SpecInterface(i32* %Output_1_V_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:7  %tmp_V = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:8  %coloringFB_top_m_in_2 = load i32* @coloringFB_top_m_in_1, align 4

]]></Node>
<StgValue><ssdm name="coloringFB_top_m_in_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:9  %tmp_3 = add nsw i32 %coloringFB_top_m_in_2, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:10  store i32 %tmp_3, i32* @coloringFB_top_m_in_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16">
<![CDATA[
codeRepl1:11  %t_V_1 = load i16* @counter_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl1:12  %tmp_4 = icmp eq i16 %t_V_1, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:13  br i1 %tmp_4, label %.preheader329.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
.preheader329.preheader:0  br label %.preheader329

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader329:0  %t_V = phi i9 [ %i_V, %0 ], [ 0, %.preheader329.preheader ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader329:1  %tmp_5 = icmp eq i9 %t_V, -256

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader329:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader329:3  %i_V = add i9 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader329:4  br i1 %tmp_5, label %.loopexit.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:3  %tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %t_V, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="16">
<![CDATA[
:4  %tmp_7 = zext i16 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %frame_buffer_V_addr = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_8 = or i16 %tmp_6, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:7  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_8)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %frame_buffer_V_addr_2 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:387  store i8 0, i8* %frame_buffer_V_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:388  store i8 0, i8* %frame_buffer_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_12 = or i16 %tmp_6, 2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:10  %tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_12)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %frame_buffer_V_addr_12 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_12"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %tmp_17 = or i16 %tmp_6, 3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:13  %tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_17)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %frame_buffer_V_addr_3 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:389  store i8 0, i8* %frame_buffer_V_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:390  store i8 0, i8* %frame_buffer_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  %tmp_21 = or i16 %tmp_6, 4

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:16  %tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_21)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %frame_buffer_V_addr_4 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %tmp_23 = or i16 %tmp_6, 5

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:19  %tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_23)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %frame_buffer_V_addr_5 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_5"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:391  store i8 0, i8* %frame_buffer_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:392  store i8 0, i8* %frame_buffer_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  %tmp_25 = or i16 %tmp_6, 6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:22  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %frame_buffer_V_addr_6 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  %tmp_27 = or i16 %tmp_6, 7

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:25  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_27)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %frame_buffer_V_addr_7 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_7"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:393  store i8 0, i8* %frame_buffer_V_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:394  store i8 0, i8* %frame_buffer_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  %tmp_29 = or i16 %tmp_6, 8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:28  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %frame_buffer_V_addr_8 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_8"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  %tmp_31 = or i16 %tmp_6, 9

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:31  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_31)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %frame_buffer_V_addr_9 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_9"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:395  store i8 0, i8* %frame_buffer_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:396  store i8 0, i8* %frame_buffer_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %tmp_33 = or i16 %tmp_6, 10

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:34  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_33)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %frame_buffer_V_addr_10 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_10"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_35 = or i16 %tmp_6, 11

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:37  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_35)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %frame_buffer_V_addr_11 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_11"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:397  store i8 0, i8* %frame_buffer_V_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:398  store i8 0, i8* %frame_buffer_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_37 = or i16 %tmp_6, 12

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:40  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_37)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %frame_buffer_V_addr_23 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_23"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:42  %tmp_39 = or i16 %tmp_6, 13

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:43  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_39)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %frame_buffer_V_addr_13 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_13"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:399  store i8 0, i8* %frame_buffer_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:400  store i8 0, i8* %frame_buffer_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:45  %tmp_41 = or i16 %tmp_6, 14

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:46  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_41)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %frame_buffer_V_addr_14 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_14"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:48  %tmp_43 = or i16 %tmp_6, 15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:49  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_43)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %frame_buffer_V_addr_15 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_15"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:401  store i8 0, i8* %frame_buffer_V_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:402  store i8 0, i8* %frame_buffer_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:51  %tmp_45 = or i16 %tmp_6, 16

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:52  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_45)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %frame_buffer_V_addr_16 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_16"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54  %tmp_47 = or i16 %tmp_6, 17

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:55  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_47)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %frame_buffer_V_addr_17 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_17"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:403  store i8 0, i8* %frame_buffer_V_addr_16, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:404  store i8 0, i8* %frame_buffer_V_addr_17, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %tmp_49 = or i16 %tmp_6, 18

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:58  %tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_49)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %frame_buffer_V_addr_18 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_50

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_18"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:60  %tmp_51 = or i16 %tmp_6, 19

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:61  %tmp_52 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_51)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %frame_buffer_V_addr_19 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_19"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:405  store i8 0, i8* %frame_buffer_V_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:406  store i8 0, i8* %frame_buffer_V_addr_19, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:63  %tmp_53 = or i16 %tmp_6, 20

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:64  %tmp_54 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_53)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %frame_buffer_V_addr_20 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_20"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:66  %tmp_55 = or i16 %tmp_6, 21

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:67  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %frame_buffer_V_addr_21 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_21"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:407  store i8 0, i8* %frame_buffer_V_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:408  store i8 0, i8* %frame_buffer_V_addr_21, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:69  %tmp_57 = or i16 %tmp_6, 22

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:70  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_57)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %frame_buffer_V_addr_22 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_22"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:72  %tmp_59 = or i16 %tmp_6, 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:73  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_59)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %frame_buffer_V_addr_124 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_124"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:409  store i8 0, i8* %frame_buffer_V_addr_22, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:410  store i8 0, i8* %frame_buffer_V_addr_124, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:75  %tmp_61 = or i16 %tmp_6, 24

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:76  %tmp_62 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %frame_buffer_V_addr_24 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_62

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_24"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %tmp_63 = or i16 %tmp_6, 25

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:79  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_63)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %frame_buffer_V_addr_25 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_64

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_25"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:411  store i8 0, i8* %frame_buffer_V_addr_24, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:412  store i8 0, i8* %frame_buffer_V_addr_25, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:81  %tmp_65 = or i16 %tmp_6, 26

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:82  %tmp_66 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_65)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %frame_buffer_V_addr_26 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_66

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_26"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %tmp_67 = or i16 %tmp_6, 27

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:85  %tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_67)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %frame_buffer_V_addr_27 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_27"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:413  store i8 0, i8* %frame_buffer_V_addr_26, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:414  store i8 0, i8* %frame_buffer_V_addr_27, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %tmp_69 = or i16 %tmp_6, 28

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:88  %tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_69)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %frame_buffer_V_addr_28 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_70

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_28"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %tmp_71 = or i16 %tmp_6, 29

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:91  %tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_71)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %frame_buffer_V_addr_29 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_29"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:415  store i8 0, i8* %frame_buffer_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:416  store i8 0, i8* %frame_buffer_V_addr_29, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %tmp_73 = or i16 %tmp_6, 30

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:94  %tmp_74 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_73)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %frame_buffer_V_addr_30 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_30"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_75 = or i16 %tmp_6, 31

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:97  %tmp_76 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_75)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %frame_buffer_V_addr_31 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_31"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:417  store i8 0, i8* %frame_buffer_V_addr_30, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:418  store i8 0, i8* %frame_buffer_V_addr_31, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:99  %tmp_77 = or i16 %tmp_6, 32

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:100  %tmp_78 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_77)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %frame_buffer_V_addr_32 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_32"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp_79 = or i16 %tmp_6, 33

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:103  %tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_79)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %frame_buffer_V_addr_33 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_33"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:419  store i8 0, i8* %frame_buffer_V_addr_32, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:420  store i8 0, i8* %frame_buffer_V_addr_33, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:105  %tmp_81 = or i16 %tmp_6, 34

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:106  %tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_81)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %frame_buffer_V_addr_34 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_34"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp_83 = or i16 %tmp_6, 35

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:109  %tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_83)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %frame_buffer_V_addr_35 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_35"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:421  store i8 0, i8* %frame_buffer_V_addr_34, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:422  store i8 0, i8* %frame_buffer_V_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:111  %tmp_85 = or i16 %tmp_6, 36

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:112  %tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_85)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %frame_buffer_V_addr_36 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_36"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %tmp_87 = or i16 %tmp_6, 37

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:115  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_87)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %frame_buffer_V_addr_37 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_37"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:423  store i8 0, i8* %frame_buffer_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:424  store i8 0, i8* %frame_buffer_V_addr_37, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:117  %tmp_89 = or i16 %tmp_6, 38

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="252" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:118  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_89)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %frame_buffer_V_addr_38 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_38"/></StgValue>
</operation>

<operation id="254" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %tmp_91 = or i16 %tmp_6, 39

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="255" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:121  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_91)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="256" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %frame_buffer_V_addr_39 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_39"/></StgValue>
</operation>

<operation id="257" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:425  store i8 0, i8* %frame_buffer_V_addr_38, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:426  store i8 0, i8* %frame_buffer_V_addr_39, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:123  %tmp_93 = or i16 %tmp_6, 40

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:124  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %frame_buffer_V_addr_40 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_40"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:126  %tmp_95 = or i16 %tmp_6, 41

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:127  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_95)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %frame_buffer_V_addr_41 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_41"/></StgValue>
</operation>

<operation id="265" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:427  store i8 0, i8* %frame_buffer_V_addr_40, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:428  store i8 0, i8* %frame_buffer_V_addr_41, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:129  %tmp_97 = or i16 %tmp_6, 42

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:130  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_97)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %frame_buffer_V_addr_42 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_42"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:132  %tmp_99 = or i16 %tmp_6, 43

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:133  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %frame_buffer_V_addr_43 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_43"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:429  store i8 0, i8* %frame_buffer_V_addr_42, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:430  store i8 0, i8* %frame_buffer_V_addr_43, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="275" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp_101 = or i16 %tmp_6, 44

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="276" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:136  %tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_101)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="277" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %frame_buffer_V_addr_44 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_44"/></StgValue>
</operation>

<operation id="278" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:138  %tmp_103 = or i16 %tmp_6, 45

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="279" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:139  %tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="280" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %frame_buffer_V_addr_45 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_45"/></StgValue>
</operation>

<operation id="281" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:431  store i8 0, i8* %frame_buffer_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:432  store i8 0, i8* %frame_buffer_V_addr_45, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp_105 = or i16 %tmp_6, 46

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:142  %tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_105)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="285" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %frame_buffer_V_addr_46 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_46"/></StgValue>
</operation>

<operation id="286" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %tmp_107 = or i16 %tmp_6, 47

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="287" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:145  %tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="288" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %frame_buffer_V_addr_47 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_47"/></StgValue>
</operation>

<operation id="289" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:433  store i8 0, i8* %frame_buffer_V_addr_46, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:434  store i8 0, i8* %frame_buffer_V_addr_47, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="291" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147  %tmp_109 = or i16 %tmp_6, 48

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="292" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:148  %tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_109)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="293" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %frame_buffer_V_addr_48 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_48"/></StgValue>
</operation>

<operation id="294" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:150  %tmp_111 = or i16 %tmp_6, 49

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="295" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:151  %tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_111)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %frame_buffer_V_addr_49 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_49"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:435  store i8 0, i8* %frame_buffer_V_addr_48, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:436  store i8 0, i8* %frame_buffer_V_addr_49, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="299" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %tmp_113 = or i16 %tmp_6, 50

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="300" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:154  %tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_113)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="301" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %frame_buffer_V_addr_50 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_50"/></StgValue>
</operation>

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:156  %tmp_115 = or i16 %tmp_6, 51

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:157  %tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_115)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %frame_buffer_V_addr_51 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_51"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:437  store i8 0, i8* %frame_buffer_V_addr_50, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:438  store i8 0, i8* %frame_buffer_V_addr_51, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="307" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  %tmp_117 = or i16 %tmp_6, 52

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:160  %tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_117)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %frame_buffer_V_addr_52 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_52"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:162  %tmp_119 = or i16 %tmp_6, 53

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:163  %tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_119)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %frame_buffer_V_addr_53 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_53"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:439  store i8 0, i8* %frame_buffer_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:440  store i8 0, i8* %frame_buffer_V_addr_53, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_121 = or i16 %tmp_6, 54

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:166  %tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_121)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %frame_buffer_V_addr_54 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_54"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:168  %tmp_123 = or i16 %tmp_6, 55

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:169  %tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_123)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="320" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %frame_buffer_V_addr_55 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_55"/></StgValue>
</operation>

<operation id="321" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:441  store i8 0, i8* %frame_buffer_V_addr_54, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:442  store i8 0, i8* %frame_buffer_V_addr_55, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="323" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp_125 = or i16 %tmp_6, 56

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:172  %tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %frame_buffer_V_addr_56 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_56"/></StgValue>
</operation>

<operation id="326" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %tmp_127 = or i16 %tmp_6, 57

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="327" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:175  %tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_127)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="328" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %frame_buffer_V_addr_57 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_57"/></StgValue>
</operation>

<operation id="329" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:443  store i8 0, i8* %frame_buffer_V_addr_56, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:444  store i8 0, i8* %frame_buffer_V_addr_57, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  %tmp_129 = or i16 %tmp_6, 58

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:178  %tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_129)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %frame_buffer_V_addr_58 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_58"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %tmp_131 = or i16 %tmp_6, 59

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:181  %tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_131)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %frame_buffer_V_addr_59 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_132

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_59"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:445  store i8 0, i8* %frame_buffer_V_addr_58, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:446  store i8 0, i8* %frame_buffer_V_addr_59, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:183  %tmp_133 = or i16 %tmp_6, 60

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:184  %tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_133)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %frame_buffer_V_addr_60 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_134

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_60"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_135 = or i16 %tmp_6, 61

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:187  %tmp_136 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_135)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %frame_buffer_V_addr_61 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_136

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_61"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:447  store i8 0, i8* %frame_buffer_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:448  store i8 0, i8* %frame_buffer_V_addr_61, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:189  %tmp_137 = or i16 %tmp_6, 62

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:190  %tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_137)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %frame_buffer_V_addr_62 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_138

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_62"/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %tmp_139 = or i16 %tmp_6, 63

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:193  %tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_139)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %frame_buffer_V_addr_63 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_63"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:449  store i8 0, i8* %frame_buffer_V_addr_62, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:450  store i8 0, i8* %frame_buffer_V_addr_63, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="355" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:195  %tmp_141 = or i16 %tmp_6, 64

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:196  %tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_141)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="357" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %frame_buffer_V_addr_64 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_64"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198  %tmp_143 = or i16 %tmp_6, 65

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:199  %tmp_144 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_143)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %frame_buffer_V_addr_65 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_65"/></StgValue>
</operation>

<operation id="361" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:451  store i8 0, i8* %frame_buffer_V_addr_64, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:452  store i8 0, i8* %frame_buffer_V_addr_65, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp_145 = or i16 %tmp_6, 66

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="364" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:202  %tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_145)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="365" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %frame_buffer_V_addr_66 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_146

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_66"/></StgValue>
</operation>

<operation id="366" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp_147 = or i16 %tmp_6, 67

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="367" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:205  %tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_147)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="368" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %frame_buffer_V_addr_67 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_148

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_67"/></StgValue>
</operation>

<operation id="369" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:453  store i8 0, i8* %frame_buffer_V_addr_66, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:454  store i8 0, i8* %frame_buffer_V_addr_67, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="371" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:207  %tmp_149 = or i16 %tmp_6, 68

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="372" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:208  %tmp_150 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="373" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %frame_buffer_V_addr_68 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_68"/></StgValue>
</operation>

<operation id="374" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:210  %tmp_151 = or i16 %tmp_6, 69

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="375" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:211  %tmp_152 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_151)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="376" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %frame_buffer_V_addr_69 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_69"/></StgValue>
</operation>

<operation id="377" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:455  store i8 0, i8* %frame_buffer_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:456  store i8 0, i8* %frame_buffer_V_addr_69, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %tmp_153 = or i16 %tmp_6, 70

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:214  %tmp_154 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_153)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %frame_buffer_V_addr_70 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_154

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_70"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:216  %tmp_155 = or i16 %tmp_6, 71

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:217  %tmp_156 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_155)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %frame_buffer_V_addr_71 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_156

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_71"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:457  store i8 0, i8* %frame_buffer_V_addr_70, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:458  store i8 0, i8* %frame_buffer_V_addr_71, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="387" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %tmp_157 = or i16 %tmp_6, 72

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="388" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:220  %tmp_158 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_157)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="389" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %frame_buffer_V_addr_72 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_158

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_72"/></StgValue>
</operation>

<operation id="390" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:222  %tmp_159 = or i16 %tmp_6, 73

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="391" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:223  %tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_159)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="392" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %frame_buffer_V_addr_73 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_160

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_73"/></StgValue>
</operation>

<operation id="393" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:459  store i8 0, i8* %frame_buffer_V_addr_72, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:460  store i8 0, i8* %frame_buffer_V_addr_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="395" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:225  %tmp_161 = or i16 %tmp_6, 74

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="396" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:226  %tmp_162 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_161)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="397" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %frame_buffer_V_addr_74 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_74"/></StgValue>
</operation>

<operation id="398" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:228  %tmp_163 = or i16 %tmp_6, 75

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="399" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:229  %tmp_164 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_163)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="400" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %frame_buffer_V_addr_75 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_164

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_75"/></StgValue>
</operation>

<operation id="401" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:461  store i8 0, i8* %frame_buffer_V_addr_74, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:462  store i8 0, i8* %frame_buffer_V_addr_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="403" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:231  %tmp_165 = or i16 %tmp_6, 76

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="404" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:232  %tmp_166 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_165)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="405" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233  %frame_buffer_V_addr_76 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_166

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_76"/></StgValue>
</operation>

<operation id="406" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:234  %tmp_167 = or i16 %tmp_6, 77

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="407" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:235  %tmp_168 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_167)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="408" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %frame_buffer_V_addr_77 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_168

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_77"/></StgValue>
</operation>

<operation id="409" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:463  store i8 0, i8* %frame_buffer_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:464  store i8 0, i8* %frame_buffer_V_addr_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="411" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237  %tmp_169 = or i16 %tmp_6, 78

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="412" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:238  %tmp_170 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_169)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="413" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %frame_buffer_V_addr_78 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_170

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_78"/></StgValue>
</operation>

<operation id="414" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:240  %tmp_171 = or i16 %tmp_6, 79

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="415" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:241  %tmp_172 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_171)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="416" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %frame_buffer_V_addr_79 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_172

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_79"/></StgValue>
</operation>

<operation id="417" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:465  store i8 0, i8* %frame_buffer_V_addr_78, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:466  store i8 0, i8* %frame_buffer_V_addr_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:243  %tmp_173 = or i16 %tmp_6, 80

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:244  %tmp_174 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_173)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %frame_buffer_V_addr_80 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_174

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_80"/></StgValue>
</operation>

<operation id="422" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:246  %tmp_175 = or i16 %tmp_6, 81

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="423" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:247  %tmp_176 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_175)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="424" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %frame_buffer_V_addr_81 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_176

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_81"/></StgValue>
</operation>

<operation id="425" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:467  store i8 0, i8* %frame_buffer_V_addr_80, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:468  store i8 0, i8* %frame_buffer_V_addr_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="427" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249  %tmp_177 = or i16 %tmp_6, 82

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="428" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:250  %tmp_178 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_177)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %frame_buffer_V_addr_82 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_178

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_82"/></StgValue>
</operation>

<operation id="430" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:252  %tmp_179 = or i16 %tmp_6, 83

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="431" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:253  %tmp_180 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_179)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="432" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %frame_buffer_V_addr_83 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_180

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_83"/></StgValue>
</operation>

<operation id="433" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:469  store i8 0, i8* %frame_buffer_V_addr_82, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:470  store i8 0, i8* %frame_buffer_V_addr_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="435" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:255  %tmp_181 = or i16 %tmp_6, 84

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:256  %tmp_182 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_181)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %frame_buffer_V_addr_84 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_182

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_84"/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp_183 = or i16 %tmp_6, 85

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:259  %tmp_184 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_183)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %frame_buffer_V_addr_85 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_184

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_85"/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:471  store i8 0, i8* %frame_buffer_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:472  store i8 0, i8* %frame_buffer_V_addr_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="443" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:261  %tmp_185 = or i16 %tmp_6, 86

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="444" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:262  %tmp_186 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_185)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="445" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263  %frame_buffer_V_addr_86 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_186

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_86"/></StgValue>
</operation>

<operation id="446" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %tmp_187 = or i16 %tmp_6, 87

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="447" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:265  %tmp_188 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_187)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %frame_buffer_V_addr_87 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_188

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_87"/></StgValue>
</operation>

<operation id="449" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:473  store i8 0, i8* %frame_buffer_V_addr_86, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:474  store i8 0, i8* %frame_buffer_V_addr_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="451" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:267  %tmp_189 = or i16 %tmp_6, 88

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="452" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:268  %tmp_190 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_189)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="453" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269  %frame_buffer_V_addr_88 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_190

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_88"/></StgValue>
</operation>

<operation id="454" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:270  %tmp_191 = or i16 %tmp_6, 89

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="455" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:271  %tmp_192 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_191)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="456" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %frame_buffer_V_addr_89 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_192

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_89"/></StgValue>
</operation>

<operation id="457" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:475  store i8 0, i8* %frame_buffer_V_addr_88, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:476  store i8 0, i8* %frame_buffer_V_addr_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="459" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:273  %tmp_193 = or i16 %tmp_6, 90

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="460" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:274  %tmp_194 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_193)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="461" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275  %frame_buffer_V_addr_90 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_194

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_90"/></StgValue>
</operation>

<operation id="462" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %tmp_195 = or i16 %tmp_6, 91

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="463" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:277  %tmp_196 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_195)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="464" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %frame_buffer_V_addr_91 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_91"/></StgValue>
</operation>

<operation id="465" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:477  store i8 0, i8* %frame_buffer_V_addr_90, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:478  store i8 0, i8* %frame_buffer_V_addr_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="467" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:279  %tmp_197 = or i16 %tmp_6, 92

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="468" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:280  %tmp_198 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_197)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="469" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %frame_buffer_V_addr_92 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_198

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_92"/></StgValue>
</operation>

<operation id="470" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:282  %tmp_199 = or i16 %tmp_6, 93

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="471" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:283  %tmp_200 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_199)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="472" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %frame_buffer_V_addr_93 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_200

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_93"/></StgValue>
</operation>

<operation id="473" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:479  store i8 0, i8* %frame_buffer_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:480  store i8 0, i8* %frame_buffer_V_addr_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="475" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:285  %tmp_201 = or i16 %tmp_6, 94

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="476" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:286  %tmp_202 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_201)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="477" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %frame_buffer_V_addr_94 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_202

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_94"/></StgValue>
</operation>

<operation id="478" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288  %tmp_203 = or i16 %tmp_6, 95

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="479" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:289  %tmp_204 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_203)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="480" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %frame_buffer_V_addr_95 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_204

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_95"/></StgValue>
</operation>

<operation id="481" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:481  store i8 0, i8* %frame_buffer_V_addr_94, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:482  store i8 0, i8* %frame_buffer_V_addr_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="483" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:291  %tmp_205 = or i16 %tmp_6, 96

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="484" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:292  %tmp_206 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_205)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="485" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %frame_buffer_V_addr_96 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_206

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_96"/></StgValue>
</operation>

<operation id="486" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %tmp_207 = or i16 %tmp_6, 97

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="487" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:295  %tmp_208 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_207)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="488" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %frame_buffer_V_addr_97 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_97"/></StgValue>
</operation>

<operation id="489" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:483  store i8 0, i8* %frame_buffer_V_addr_96, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:484  store i8 0, i8* %frame_buffer_V_addr_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="491" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:297  %tmp_209 = or i16 %tmp_6, 98

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="492" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:298  %tmp_210 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_209)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="493" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %frame_buffer_V_addr_98 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_210

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_98"/></StgValue>
</operation>

<operation id="494" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:300  %tmp_211 = or i16 %tmp_6, 99

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="495" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:301  %tmp_212 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_211)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="496" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %frame_buffer_V_addr_99 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_212

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_99"/></StgValue>
</operation>

<operation id="497" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:485  store i8 0, i8* %frame_buffer_V_addr_98, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:486  store i8 0, i8* %frame_buffer_V_addr_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="499" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:303  %tmp_213 = or i16 %tmp_6, 100

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="500" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:304  %tmp_214 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_213)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="501" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %frame_buffer_V_addr_100 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_214

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_100"/></StgValue>
</operation>

<operation id="502" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:306  %tmp_215 = or i16 %tmp_6, 101

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="503" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:307  %tmp_216 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_215)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="504" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %frame_buffer_V_addr_101 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_216

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_101"/></StgValue>
</operation>

<operation id="505" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:487  store i8 0, i8* %frame_buffer_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:488  store i8 0, i8* %frame_buffer_V_addr_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="507" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:309  %tmp_217 = or i16 %tmp_6, 102

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="508" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:310  %tmp_218 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_217)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="509" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311  %frame_buffer_V_addr_102 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_218

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_102"/></StgValue>
</operation>

<operation id="510" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %tmp_219 = or i16 %tmp_6, 103

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="511" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:313  %tmp_220 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_219)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="512" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %frame_buffer_V_addr_103 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_220

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_103"/></StgValue>
</operation>

<operation id="513" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:489  store i8 0, i8* %frame_buffer_V_addr_102, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:490  store i8 0, i8* %frame_buffer_V_addr_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="515" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:315  %tmp_221 = or i16 %tmp_6, 104

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="516" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:316  %tmp_222 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_221)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="517" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317  %frame_buffer_V_addr_104 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_222

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_104"/></StgValue>
</operation>

<operation id="518" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:318  %tmp_223 = or i16 %tmp_6, 105

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="519" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:319  %tmp_224 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_223)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="520" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %frame_buffer_V_addr_105 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_224

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_105"/></StgValue>
</operation>

<operation id="521" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:491  store i8 0, i8* %frame_buffer_V_addr_104, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:492  store i8 0, i8* %frame_buffer_V_addr_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="523" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %tmp_225 = or i16 %tmp_6, 106

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="524" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:322  %tmp_226 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_225)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="525" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %frame_buffer_V_addr_106 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_226

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_106"/></StgValue>
</operation>

<operation id="526" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:324  %tmp_227 = or i16 %tmp_6, 107

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="527" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:325  %tmp_228 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_227)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="528" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %frame_buffer_V_addr_107 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_228

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_107"/></StgValue>
</operation>

<operation id="529" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:493  store i8 0, i8* %frame_buffer_V_addr_106, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:494  store i8 0, i8* %frame_buffer_V_addr_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="531" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:327  %tmp_229 = or i16 %tmp_6, 108

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="532" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:328  %tmp_230 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_229)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %frame_buffer_V_addr_108 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_230

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_108"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:330  %tmp_231 = or i16 %tmp_6, 109

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="535" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:331  %tmp_232 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_231)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="536" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %frame_buffer_V_addr_109 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_232

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_109"/></StgValue>
</operation>

<operation id="537" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:495  store i8 0, i8* %frame_buffer_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:496  store i8 0, i8* %frame_buffer_V_addr_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="539" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:333  %tmp_233 = or i16 %tmp_6, 110

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:334  %tmp_234 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_233)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %frame_buffer_V_addr_110 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_234

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_110"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:336  %tmp_235 = or i16 %tmp_6, 111

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:337  %tmp_236 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_235)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %frame_buffer_V_addr_111 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_236

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_111"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:497  store i8 0, i8* %frame_buffer_V_addr_110, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:498  store i8 0, i8* %frame_buffer_V_addr_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="547" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:339  %tmp_237 = or i16 %tmp_6, 112

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="548" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:340  %tmp_238 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_237)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="549" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341  %frame_buffer_V_addr_112 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_238

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_112"/></StgValue>
</operation>

<operation id="550" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:342  %tmp_239 = or i16 %tmp_6, 113

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="551" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:343  %tmp_240 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_239)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %frame_buffer_V_addr_113 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_240

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_113"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:499  store i8 0, i8* %frame_buffer_V_addr_112, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:500  store i8 0, i8* %frame_buffer_V_addr_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="555" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:345  %tmp_241 = or i16 %tmp_6, 114

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="556" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:346  %tmp_242 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_241)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="557" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %frame_buffer_V_addr_114 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_242

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_114"/></StgValue>
</operation>

<operation id="558" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %tmp_243 = or i16 %tmp_6, 115

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="559" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:349  %tmp_244 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_243)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="560" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %frame_buffer_V_addr_115 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_244

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_115"/></StgValue>
</operation>

<operation id="561" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:501  store i8 0, i8* %frame_buffer_V_addr_114, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:502  store i8 0, i8* %frame_buffer_V_addr_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="563" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:351  %tmp_245 = or i16 %tmp_6, 116

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="564" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:352  %tmp_246 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_245)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="565" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353  %frame_buffer_V_addr_116 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_246

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_116"/></StgValue>
</operation>

<operation id="566" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:354  %tmp_247 = or i16 %tmp_6, 117

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="567" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:355  %tmp_248 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_247)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="568" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356  %frame_buffer_V_addr_117 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_248

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_117"/></StgValue>
</operation>

<operation id="569" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:503  store i8 0, i8* %frame_buffer_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:504  store i8 0, i8* %frame_buffer_V_addr_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="571" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:357  %tmp_249 = or i16 %tmp_6, 118

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="572" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:358  %tmp_250 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_249)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="573" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359  %frame_buffer_V_addr_118 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_250

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_118"/></StgValue>
</operation>

<operation id="574" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:360  %tmp_251 = or i16 %tmp_6, 119

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="575" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:361  %tmp_252 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_251)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="576" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %frame_buffer_V_addr_119 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_252

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_119"/></StgValue>
</operation>

<operation id="577" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:505  store i8 0, i8* %frame_buffer_V_addr_118, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:506  store i8 0, i8* %frame_buffer_V_addr_119, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="579" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:363  %tmp_253 = or i16 %tmp_6, 120

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="580" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:364  %tmp_254 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_253)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="581" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365  %frame_buffer_V_addr_120 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_254

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_120"/></StgValue>
</operation>

<operation id="582" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:366  %tmp_255 = or i16 %tmp_6, 121

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="583" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:367  %tmp_256 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_255)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="584" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %frame_buffer_V_addr_121 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_256

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_121"/></StgValue>
</operation>

<operation id="585" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:507  store i8 0, i8* %frame_buffer_V_addr_120, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:508  store i8 0, i8* %frame_buffer_V_addr_121, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="587" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:369  %tmp_257 = or i16 %tmp_6, 122

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="588" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:370  %tmp_258 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_257)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="589" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371  %frame_buffer_V_addr_122 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_258

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_122"/></StgValue>
</operation>

<operation id="590" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:372  %tmp_259 = or i16 %tmp_6, 123

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="591" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:373  %tmp_260 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_259)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="592" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374  %frame_buffer_V_addr_123 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_260

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_123"/></StgValue>
</operation>

<operation id="593" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:509  store i8 0, i8* %frame_buffer_V_addr_122, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:510  store i8 0, i8* %frame_buffer_V_addr_123, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="595" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:375  %tmp_261 = or i16 %tmp_6, 124

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="596" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:376  %tmp_262 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_261)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377  %frame_buffer_V_addr_128 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_262

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_128"/></StgValue>
</operation>

<operation id="598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:378  %tmp_263 = or i16 %tmp_6, 125

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="599" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:379  %tmp_264 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_263)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="600" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:380  %frame_buffer_V_addr_125 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_264

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_125"/></StgValue>
</operation>

<operation id="601" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:511  store i8 0, i8* %frame_buffer_V_addr_128, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:512  store i8 0, i8* %frame_buffer_V_addr_125, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="603" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="605" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381  %tmp_265 = or i16 %tmp_6, 126

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="607" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:382  %tmp_266 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_265)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="608" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383  %frame_buffer_V_addr_126 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_266

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_126"/></StgValue>
</operation>

<operation id="609" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:384  %tmp_267 = or i16 %tmp_6, 127

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="610" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
:385  %tmp_268 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 0, i16 %tmp_267)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="611" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386  %frame_buffer_V_addr_127 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_268

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_127"/></StgValue>
</operation>

<operation id="612" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:513  store i8 0, i8* %frame_buffer_V_addr_126, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:514  store i8 0, i8* %frame_buffer_V_addr_127, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:515  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="615" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
:516  br label %.preheader329

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="616" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="32">
<![CDATA[
.loopexit:0  %tmp_269 = trunc i32 %tmp_V to i16

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="618" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="619" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %coloringFB_top_m_in_4 = phi i32 [ %tmp_3, %.loopexit ], [ %tmp_s, %2 ]

]]></Node>
<StgValue><ssdm name="coloringFB_top_m_in_4"/></StgValue>
</operation>

<operation id="620" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %t_V_2 = phi i16 [ 0, %.loopexit ], [ %i_V_1, %2 ]

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="621" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %exitcond1 = icmp eq i16 %t_V_2, %tmp_269

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="622" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %i_V_1 = add i16 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="623" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="626" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="628" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_s = add nsw i32 1, %coloringFB_top_m_in_4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="629" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_s, i32* @coloringFB_top_m_in_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %pixels_y_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="pixels_y_V"/></StgValue>
</operation>

<operation id="631" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %pixels_color_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="pixels_color_V"/></StgValue>
</operation>

<operation id="632" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %r_V = xor i8 %pixels_y_V, -128

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="633" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="8">
<![CDATA[
:9  %tmp_8_cast = sext i8 %r_V to i17

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="634" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="32">
<![CDATA[
:10  %tmp_270 = trunc i32 %tmp_V_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="635" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
:11  %tmp_271 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %tmp_270, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="636" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="17" op_0_bw="15">
<![CDATA[
:12  %tmp_276_cast = zext i15 %tmp_271 to i17

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="637" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:13  %tmp_272 = add i17 %tmp_276_cast, %tmp_8_cast

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="638" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="17">
<![CDATA[
:14  %tmp_277_cast = sext i17 %tmp_272 to i64

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="639" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %frame_buffer_V_addr_1 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="640" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="8" op_1_bw="15">
<![CDATA[
:16  store i8 %pixels_color_V, i8* %frame_buffer_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="642" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="643" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_2 = add i16 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="644" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_9 = icmp eq i16 %tmp_2, 3192

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="645" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_9, label %.preheader328.preheader, label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
.preheader328.preheader:0  br label %.preheader328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="647" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader328:0  %l = phi i5 [ %l_1, %4 ], [ 0, %.preheader328.preheader ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="648" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader328:1  %exitcond2 = icmp eq i5 %l, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="649" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader328:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="650" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader328:3  %l_1 = add i5 %l, 1

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="651" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader328:4  br i1 %exitcond2, label %.preheader327.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="652" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 16400)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32">
<![CDATA[
:1  %coloringFB_top_m_out_1 = load i32* @coloringFB_top_m_out, align 4

]]></Node>
<StgValue><ssdm name="coloringFB_top_m_out_1"/></StgValue>
</operation>

<operation id="654" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_11 = add nsw i32 %coloringFB_top_m_out_1, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="655" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_11, i32* @coloringFB_top_m_out, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader328

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="657" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
.preheader327.preheader:0  br label %.preheader327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="658" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader327:0  %i = phi i9 [ %i_1, %.preheader327.loopexit ], [ 0, %.preheader327.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="659" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader327:1  %exitcond3 = icmp eq i9 %i, -256

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="660" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader327:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="661" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader327:3  %i_1 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="662" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader327:4  br i1 %exitcond3, label %mergeST.loopexit, label %.preheader326.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
.preheader326.preheader:0  br label %.preheader326

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
mergeST.loopexit:0  br label %mergeST

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="665" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader326:0  %k = phi i8 [ %k_1, %5 ], [ 0, %.preheader326.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="666" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader326:1  %tmp_273 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %k, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="667" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader326:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="668" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader326:3  br i1 %tmp_273, label %.preheader.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_hs.volatile.i32P(i32* %Input_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="670" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %k_1 = add i8 %k, 4

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="671" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="673" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="674" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32">
<![CDATA[
:5  %coloringFB_top_m_out_2 = load i32* @coloringFB_top_m_out, align 4

]]></Node>
<StgValue><ssdm name="coloringFB_top_m_out_2"/></StgValue>
</operation>

<operation id="676" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_14 = add nsw i32 %coloringFB_top_m_out_2, 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="677" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %tmp_14, i32* @coloringFB_top_m_out, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
:8  %coloringFB_top_m_in_3 = load i32* @coloringFB_top_m_in_s, align 4

]]></Node>
<StgValue><ssdm name="coloringFB_top_m_in_3"/></StgValue>
</operation>

<operation id="679" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_15 = add nsw i32 %coloringFB_top_m_in_3, 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="680" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %tmp_15, i32* @coloringFB_top_m_in_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str8, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="682" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="tmp_273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader326

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="683" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp_274 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="684" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="17" op_0_bw="16">
<![CDATA[
.preheader.preheader:1  %tmp_279_cast = zext i16 %tmp_274 to i17

]]></Node>
<StgValue><ssdm name="tmp_279_cast"/></StgValue>
</operation>

<operation id="685" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="686" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i8 [ %j_1, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="687" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader:1  %tmp_275 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %j, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="688" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="689" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %tmp_275, label %.preheader327.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="7" op_0_bw="8">
<![CDATA[
:0  %tmp_276 = trunc i8 %j to i7

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="691" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="17" op_0_bw="8">
<![CDATA[
:4  %tmp_20_cast = zext i8 %j to i17

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="692" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:5  %tmp_277 = add i17 %tmp_20_cast, %tmp_279_cast

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="693" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="17">
<![CDATA[
:6  %tmp_280_cast = zext i17 %tmp_277 to i64

]]></Node>
<StgValue><ssdm name="tmp_280_cast"/></StgValue>
</operation>

<operation id="694" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %frame_buffer_V_addr_129 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_129"/></StgValue>
</operation>

<operation id="695" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="15">
<![CDATA[
:8  %frame_buffer_V_load = load i8* %frame_buffer_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load"/></StgValue>
</operation>

<operation id="696" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_20_s = or i7 %tmp_276, 1

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="697" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:10  %tmp_278 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i, i7 %tmp_20_s)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="698" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="16">
<![CDATA[
:11  %tmp_279 = zext i16 %tmp_278 to i64

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="699" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %frame_buffer_V_addr_130 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_279

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_130"/></StgValue>
</operation>

<operation id="700" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="15">
<![CDATA[
:13  %frame_buffer_V_load_1 = load i8* %frame_buffer_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="701" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="15">
<![CDATA[
:8  %frame_buffer_V_load = load i8* %frame_buffer_V_addr_129, align 4

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load"/></StgValue>
</operation>

<operation id="702" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="8" op_0_bw="15">
<![CDATA[
:13  %frame_buffer_V_load_1 = load i8* %frame_buffer_V_addr_130, align 1

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load_1"/></StgValue>
</operation>

<operation id="703" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp_20_1 = or i7 %tmp_276, 2

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="704" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:15  %tmp_280 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i, i7 %tmp_20_1)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="705" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="16">
<![CDATA[
:16  %tmp_281 = zext i16 %tmp_280 to i64

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="706" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %frame_buffer_V_addr_131 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_281

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_131"/></StgValue>
</operation>

<operation id="707" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="15">
<![CDATA[
:18  %frame_buffer_V_load_2 = load i8* %frame_buffer_V_addr_131, align 2

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load_2"/></StgValue>
</operation>

<operation id="708" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %tmp_20_2 = or i7 %tmp_276, 3

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="709" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
:20  %tmp_282 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i, i7 %tmp_20_2)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="710" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="16">
<![CDATA[
:21  %tmp_283 = zext i16 %tmp_282 to i64

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="711" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %frame_buffer_V_addr_132 = getelementptr [32768 x i8]* @frame_buffer_V, i64 0, i64 %tmp_283

]]></Node>
<StgValue><ssdm name="frame_buffer_V_addr_132"/></StgValue>
</operation>

<operation id="712" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="15">
<![CDATA[
:23  %frame_buffer_V_load_3 = load i8* %frame_buffer_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load_3"/></StgValue>
</operation>

<operation id="713" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %j_1 = add i8 4, %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="714" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="716" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="15">
<![CDATA[
:18  %frame_buffer_V_load_2 = load i8* %frame_buffer_V_addr_131, align 2

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load_2"/></StgValue>
</operation>

<operation id="718" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="15">
<![CDATA[
:23  %frame_buffer_V_load_3 = load i8* %frame_buffer_V_addr_132, align 1

]]></Node>
<StgValue><ssdm name="frame_buffer_V_load_3"/></StgValue>
</operation>

<operation id="719" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:24  %tmp_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %frame_buffer_V_load_3, i8 %frame_buffer_V_load_2, i8 %frame_buffer_V_load_1, i8 %frame_buffer_V_load)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="720" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  call void @_ssdm_op_Write.ap_hs.volatile.i32P(i32* %Output_1_V_V, i32 %tmp_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32">
<![CDATA[
:26  %coloringFB_top_m_out_3 = load i32* @coloringFB_top_m_out, align 4

]]></Node>
<StgValue><ssdm name="coloringFB_top_m_out_3"/></StgValue>
</operation>

<operation id="722" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_19 = add nsw i32 1, %coloringFB_top_m_out_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="723" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  store i32 %tmp_19, i32* @coloringFB_top_m_out, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:29  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str9, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="725" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="726" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
.preheader327.loopexit:0  br label %.preheader327

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="727" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
mergeST:0  %counter_V_new = phi i16 [ %tmp_2, %3 ], [ 0, %mergeST.loopexit ]

]]></Node>
<StgValue><ssdm name="counter_V_new"/></StgValue>
</operation>

<operation id="728" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST:1  store i16 %counter_V_new, i16* @counter_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0">
<![CDATA[
mergeST:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
