/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  reg [17:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  reg [22:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[108]) & (in_data[170] | in_data[159]));
  assign celloutsig_1_0z = in_data[119] | ~(in_data[124]);
  assign celloutsig_0_9z = celloutsig_0_4z | celloutsig_0_7z;
  assign celloutsig_0_1z = in_data[11] ^ in_data[67];
  assign celloutsig_0_16z = celloutsig_0_4z ^ celloutsig_0_15z[4];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } / { 1'h1, in_data[170:162] };
  assign celloutsig_1_14z = { in_data[143:139], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z } >= { celloutsig_1_13z[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_13z };
  assign celloutsig_1_15z = in_data[100:97] >= { celloutsig_1_4z[0], celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_14z } >= { in_data[176:163], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_6z = celloutsig_0_5z[14:2] >= { in_data[45:35], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[113], celloutsig_1_1z, celloutsig_1_2z } >= { in_data[154], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z[13:5], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z } > { celloutsig_0_5z[15:7], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_2z = in_data[128:124] > { in_data[180:179], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[186:185], celloutsig_1_2z, celloutsig_1_4z } > { in_data[132], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_19z = { celloutsig_0_17z[8:7], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_11z } || { celloutsig_0_0z[13:6], celloutsig_0_2z };
  assign celloutsig_1_7z = celloutsig_1_5z & ~(celloutsig_1_0z);
  assign celloutsig_1_16z = in_data[152] & ~(celloutsig_1_0z);
  assign celloutsig_0_10z = celloutsig_0_7z & ~(in_data[50]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[64]);
  assign celloutsig_1_9z = { celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } % { 1'h1, in_data[121:108], celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_11z[2:1], celloutsig_1_11z[1] } % { 1'h1, celloutsig_1_9z[6:5] };
  assign celloutsig_0_12z = { celloutsig_0_11z, celloutsig_0_0z } % { 1'h1, celloutsig_0_0z[12:0], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_0z[12:7], celloutsig_0_6z } % { 1'h1, in_data[33:29], celloutsig_0_2z };
  assign celloutsig_0_14z = { celloutsig_0_12z[4:3], celloutsig_0_8z } % { 1'h1, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_12z[13:5], celloutsig_0_9z } % { 1'h1, celloutsig_0_0z[8:1], in_data[0] };
  assign celloutsig_0_24z = celloutsig_0_12z[4:2] % { 1'h1, celloutsig_0_13z[2:1] };
  assign celloutsig_0_25z = - { in_data[30:23], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_1_8z = & { celloutsig_1_5z, celloutsig_1_0z, in_data[163:161] };
  assign celloutsig_1_12z = & { celloutsig_1_11z[2:1], celloutsig_1_9z[2] };
  assign celloutsig_0_7z = | { celloutsig_0_5z[11:7], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_4z = | { celloutsig_0_2z, in_data[60:52] };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, in_data[112:102] };
  assign celloutsig_1_19z = { celloutsig_1_4z[9:8], celloutsig_1_8z, celloutsig_1_14z } >> { celloutsig_1_4z[3:1], celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_9z[15:12] >> celloutsig_1_4z[6:3];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[46:33];
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 23'h000000;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_10z[2], celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_5z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[4:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = ~((celloutsig_0_8z & celloutsig_0_10z) | (celloutsig_0_8z & celloutsig_0_0z[8]));
  assign { celloutsig_0_17z[10], celloutsig_0_17z[7], celloutsig_0_17z[5], celloutsig_0_17z[9], celloutsig_0_17z[6], celloutsig_0_17z[8] } = ~ { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_11z[2:1] = ~ { celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_17z[4:0] = { celloutsig_0_17z[5], celloutsig_0_17z[8], celloutsig_0_17z[9], celloutsig_0_17z[5], celloutsig_0_17z[9] };
  assign celloutsig_1_11z[0] = celloutsig_1_11z[1];
  assign { out_data[150:128], out_data[99:96], out_data[34:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
