# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do bday_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday {C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:45 on Jan 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv 
# -- Compiling package bday_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:19:45 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday {C:/Users/home/Downloads/digital_design/bday/bday.sv}
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:45 on Jan 04,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:19:45 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:54 on Jan 04,2020
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# ** Error: C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(31): (vlog-2730) Undefined variable: 'start'.
# End time: 16:19:54 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:20 on Jan 04,2020
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:20:20 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# vsim work.bday_tb 
# Start time: 16:20:24 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
add wave -position insertpoint  \
sim:/bday_tb/rst_b \
sim:/bday_tb/clk \
sim:/bday_tb/led \
{sim:/bday_tb/led[3]} \
{sim:/bday_tb/led[2]} \
{sim:/bday_tb/led[1]} \
{sim:/bday_tb/led[0]} \
sim:/bday_tb/clk_d
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:28 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:24:28 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:28 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:24:28 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:17 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:25:17 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:17 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:25:18 on Jan 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:59 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:25:59 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:25:59 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:25:59 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:40 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:27:40 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:40 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:27:40 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:14 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:29:14 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:14 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:29:14 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vsim work.bday_tb
# End time: 16:29:28 on Jan 04,2020, Elapsed time: 0:09:04
# Errors: 0, Warnings: 0
# vsim work.bday_tb 
# Start time: 16:29:28 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
vsim work.bday_tb
# End time: 16:31:07 on Jan 04,2020, Elapsed time: 0:01:39
# Errors: 0, Warnings: 0
# vsim work.bday_tb 
# Start time: 16:31:07 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:47 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:32:47 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# End time: 16:32:49 on Jan 04,2020, Elapsed time: 0:01:42
# Errors: 0, Warnings: 0
# vsim work.bday_tb 
# Start time: 16:32:50 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:54 on Jan 04,2020
# vlog -reportprogress 300 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:32:54 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# End time: 16:33:03 on Jan 04,2020, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim work.bday_tb 
# Start time: 16:33:03 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:32 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:33:33 on Jan 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.bday_tb
# End time: 16:33:37 on Jan 04,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim work.bday_tb 
# Start time: 16:33:37 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
add wave -position insertpoint  \
sim:/bday_tb/rst_b \
sim:/bday_tb/clk \
sim:/bday_tb/start \
sim:/bday_tb/led \
sim:/bday_tb/clk_d \
sim:/bday_tb/state
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:09 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:36:10 on Jan 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:10 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:36:10 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:09 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:44:09 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:09 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:44:10 on Jan 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in bday_tb for port 'start'.
#    Time: 0 ps  Iteration: 0  Instance: /bday_tb/dut File: C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Warning: (vsim-3017) C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /bday_tb/dut File: C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Warning: (vsim-3722) C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10): [TFMPC] - Missing connection for port 'start'.
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:38 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:52:38 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:38 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv 
# -- Compiling package bday_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:52:38 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:38 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:52:38 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# vsim work.bday_tb 
# Start time: 16:33:37 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# ** Error: (vsim-13) Recompile work.bday_sv_unit because work.bday_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.bday after work.bday_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.bday because work.bday_pkg has changed.
# Error loading design
# End time: 16:52:41 on Jan 04,2020, Elapsed time: 0:19:04
# Errors: 4, Warnings: 2
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:49 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:52:49 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:49 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv 
# -- Compiling package bday_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:52:49 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:49 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:52:49 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:49 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:52:50 on Jan 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:50 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:52:50 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# vsim work.bday_tb 
# Start time: 16:52:52 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
# ** Error: (vsim-3694) The implicit port connection (.*) did not find a matching port, net, variable or interface instance in bday_tb for port 'start'.
#    Time: 0 ps  Iteration: 0  Instance: /bday_tb/dut File: C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Warning: (vsim-3017) C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /bday_tb/dut File: C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Warning: (vsim-3722) C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(10): [TFMPC] - Missing connection for port 'start'.
# Error loading design
# End time: 16:52:52 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:28 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:56:28 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:28 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday_pkg.sv 
# -- Compiling package bday_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:56:28 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:28 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 16:56:29 on Jan 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:29 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:56:29 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:29 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 16:56:29 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.bday_tb
# vsim work.bday_tb 
# Start time: 16:56:30 on Jan 04,2020
# Loading sv_std.std
# Loading work.bday_pkg
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
# Warning in wave window restart: (vish-4014) No objects found matching '/bday_tb/start'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/bday_tb/state'. 
add wave -position insertpoint  \
sim:/bday_tb/rst_b \
sim:/bday_tb/clk \
sim:/bday_tb/led \
sim:/bday_tb/clk_d
add wave -position insertpoint  \
sim:/bday_tb/rst_b \
sim:/bday_tb/clk \
sim:/bday_tb/led \
sim:/bday_tb/clk_d
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 1200 ps  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
add wave -position insertpoint  \
sim:/bday_tb/rst_b \
sim:/bday_tb/clk \
sim:/bday_tb/led \
{sim:/bday_tb/led[3]} \
{sim:/bday_tb/led[2]} \
{sim:/bday_tb/led[1]} \
{sim:/bday_tb/led[0]} \
sim:/bday_tb/clk_d
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:53 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 17:00:53 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:00:53 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 17:00:53 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
vlog -O0 -sv -work work +incdir+C:/Users/home/Downloads/digital_design/bday C:/Users/home/Downloads/digital_design/bday/bday.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:57 on Jan 04,2020
# vlog -reportprogress 300 -O0 -sv -work work "+incdir+C:/Users/home/Downloads/digital_design/bday" C:/Users/home/Downloads/digital_design/bday/bday.sv 
# -- Compiling package bday_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday
# 
# Top level modules:
# 	bday
# End time: 17:02:57 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv
# ** Note: (vlog-1901) OptionFile "C:/Users/home/Documents/Fpga_proj/moore_binary_counter/simulation/modelsim/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:57 on Jan 04,2020
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Downloads/digital_design/bday/bday_tb.sv 
# -- Compiling package bday_tb_sv_unit
# -- Importing package bday_pkg
# -- Compiling module bday_tb
# 
# Top level modules:
# 	bday_tb
# End time: 17:02:57 on Jan 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.bday_tb_sv_unit
# Loading work.bday_tb
# Loading work.bday_sv_unit
# Loading work.bday
run
# ** Note: $finish    : C:/Users/home/Downloads/digital_design/bday/bday_tb.sv(17)
#    Time: 2 ns  Iteration: 0  Instance: /bday_tb
# 1
# Break in Module bday_tb at C:/Users/home/Downloads/digital_design/bday/bday_tb.sv line 17
# End time: 21:20:30 on Jan 04,2020, Elapsed time: 4:24:00
# Errors: 2, Warnings: 0
