digraph "CFG for 'pdev_iommuv2_enable' function" {
	label="CFG for 'pdev_iommuv2_enable' function";

	Node0x561b947ee450 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-0:\l  %retval = alloca i32, align 4\l  %pdev.addr = alloca %struct.pci_dev*, align 8\l  %reset_enable = alloca i8, align 1\l  %reqs = alloca i32, align 4\l  %ret = alloca i32, align 4\l  store %struct.pci_dev* %pdev, %struct.pci_dev** %pdev.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.pci_dev** %pdev.addr, metadata\l... !6070, metadata !DIExpression()), !dbg !6071\l  call void @llvm.dbg.declare(metadata i8* %reset_enable, metadata !6072,\l... metadata !DIExpression()), !dbg !6073\l  call void @llvm.dbg.declare(metadata i32* %reqs, metadata !6074, metadata\l... !DIExpression()), !dbg !6075\l  call void @llvm.dbg.declare(metadata i32* %ret, metadata !6076, metadata\l... !DIExpression()), !dbg !6077\l  store i32 32, i32* %reqs, align 4, !dbg !6078\l  %0 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6079\l  %call = call zeroext i1 @pdev_pri_erratum(%struct.pci_dev* %0, i32 1) #8,\l... !dbg !6081\l  br i1 %call, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-2, !dbg !6082\l|{<s0>T|<s1>F}}"];
	Node0x561b947ee450:s0 -> Node0x561b947eeec0;
	Node0x561b947ee450:s1 -> Node0x561b947eef10;
	Node0x561b947eeec0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-1: \l  store i32 1, i32* %reqs, align 4, !dbg !6083\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-2, !dbg !6084\l}"];
	Node0x561b947eeec0 -> Node0x561b947eef10;
	Node0x561b947eef10 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-2: \l  %1 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6085\l  %call1 = call zeroext i1 @pdev_pri_erratum(%struct.pci_dev* %1, i32 0) #8,\l... !dbg !6086\l  %frombool = zext i1 %call1 to i8, !dbg !6087\l  store i8 %frombool, i8* %reset_enable, align 1, !dbg !6087\l  %2 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6088\l  %call2 = call i32 @pci_enable_pasid(%struct.pci_dev* %2, i32 0) #8, !dbg\l... !6089\l  store i32 %call2, i32* %ret, align 4, !dbg !6090\l  %3 = load i32, i32* %ret, align 4, !dbg !6091\l  %tobool = icmp ne i32 %3, 0, !dbg !6091\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-3, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-4, !dbg !6093\l|{<s0>T|<s1>F}}"];
	Node0x561b947eef10:s0 -> Node0x561b947eef60;
	Node0x561b947eef10:s1 -> Node0x561b947eefb0;
	Node0x561b947eef60 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-3: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-15, !dbg !6094\l}"];
	Node0x561b947eef60 -> Node0x561b947ef320;
	Node0x561b947eefb0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-4: \l  %4 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6095\l  %call5 = call i32 @pci_reset_pri(%struct.pci_dev* %4) #8, !dbg !6096\l  store i32 %call5, i32* %ret, align 4, !dbg !6097\l  %5 = load i32, i32* %ret, align 4, !dbg !6098\l  %tobool6 = icmp ne i32 %5, 0, !dbg !6098\l  br i1 %tobool6, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-5, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-6, !dbg !6100\l|{<s0>T|<s1>F}}"];
	Node0x561b947eefb0:s0 -> Node0x561b947ef000;
	Node0x561b947eefb0:s1 -> Node0x561b947ef050;
	Node0x561b947ef000 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-5: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-15, !dbg !6101\l}"];
	Node0x561b947ef000 -> Node0x561b947ef320;
	Node0x561b947ef050 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-6: \l  %6 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg !6102\l  %7 = load i32, i32* %reqs, align 4, !dbg !6103\l  %call9 = call i32 @pci_enable_pri(%struct.pci_dev* %6, i32 %7) #8, !dbg !6104\l  store i32 %call9, i32* %ret, align 4, !dbg !6105\l  %8 = load i32, i32* %ret, align 4, !dbg !6106\l  %tobool10 = icmp ne i32 %8, 0, !dbg !6106\l  br i1 %tobool10, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-7, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-8, !dbg !6108\l|{<s0>T|<s1>F}}"];
	Node0x561b947ef050:s0 -> Node0x561b947ef0a0;
	Node0x561b947ef050:s1 -> Node0x561b947ef0f0;
	Node0x561b947ef0a0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-7: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-15, !dbg !6109\l}"];
	Node0x561b947ef0a0 -> Node0x561b947ef320;
	Node0x561b947ef0f0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-8: \l  %9 = load i8, i8* %reset_enable, align 1, !dbg !6110\l  %tobool13 = trunc i8 %9 to i1, !dbg !6110\l  br i1 %tobool13, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-9, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-12, !dbg !6112\l|{<s0>T|<s1>F}}"];
	Node0x561b947ef0f0:s0 -> Node0x561b947ef140;
	Node0x561b947ef0f0:s1 -> Node0x561b947ef230;
	Node0x561b947ef140 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-9: \l  %10 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg\l... !6113\l  %call15 = call i32 @pri_reset_while_enabled(%struct.pci_dev* %10) #8, !dbg\l... !6115\l  store i32 %call15, i32* %ret, align 4, !dbg !6116\l  %11 = load i32, i32* %ret, align 4, !dbg !6117\l  %tobool16 = icmp ne i32 %11, 0, !dbg !6117\l  br i1 %tobool16, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-10, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-11, !dbg !6119\l|{<s0>T|<s1>F}}"];
	Node0x561b947ef140:s0 -> Node0x561b947ef190;
	Node0x561b947ef140:s1 -> Node0x561b947ef1e0;
	Node0x561b947ef190 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-10: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-15, !dbg !6120\l}"];
	Node0x561b947ef190 -> Node0x561b947ef320;
	Node0x561b947ef1e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-11: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-12, !dbg !6121\l}"];
	Node0x561b947ef1e0 -> Node0x561b947ef230;
	Node0x561b947ef230 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-12: \l  %12 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg\l... !6122\l  %call20 = call i32 @pci_enable_ats(%struct.pci_dev* %12, i32 12) #8, !dbg\l... !6123\l  store i32 %call20, i32* %ret, align 4, !dbg !6124\l  %13 = load i32, i32* %ret, align 4, !dbg !6125\l  %tobool21 = icmp ne i32 %13, 0, !dbg !6125\l  br i1 %tobool21, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-13, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-14, !dbg !6127\l|{<s0>T|<s1>F}}"];
	Node0x561b947ef230:s0 -> Node0x561b947ef280;
	Node0x561b947ef230:s1 -> Node0x561b947ef2d0;
	Node0x561b947ef280 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-13: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-15, !dbg !6128\l}"];
	Node0x561b947ef280 -> Node0x561b947ef320;
	Node0x561b947ef2d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-14: \l  store i32 0, i32* %retval, align 4, !dbg !6129\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-16, !dbg !6129\l}"];
	Node0x561b947ef2d0 -> Node0x561b947ef370;
	Node0x561b947ef320 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-15: \l  call void @llvm.dbg.label(metadata !6130), !dbg !6131\l  %14 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg\l... !6132\l  call void @pci_disable_pri(%struct.pci_dev* %14) #8, !dbg !6133\l  %15 = load %struct.pci_dev*, %struct.pci_dev** %pdev.addr, align 8, !dbg\l... !6134\l  call void @pci_disable_pasid(%struct.pci_dev* %15) #8, !dbg !6135\l  %16 = load i32, i32* %ret, align 4, !dbg !6136\l  store i32 %16, i32* %retval, align 4, !dbg !6137\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-pdev_iommuv2_enable-16, !dbg !6137\l}"];
	Node0x561b947ef320 -> Node0x561b947ef370;
	Node0x561b947ef370 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-p\l...dev_iommuv2_enable-16: \l  %17 = load i32, i32* %retval, align 4, !dbg !6138\l  ret i32 %17, !dbg !6138\l}"];
}
