{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519048414746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519048414748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:23:34 2018 " "Processing started: Mon Feb 19 19:23:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519048414748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048414748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048414748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519048414947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519048414948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "../DUT.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/DUT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430971 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "../DUT.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/DUT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430972 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Reg-behave " "Found design unit 1: Scan_Reg-behave" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430973 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Reg " "Found entity 1: Scan_Reg" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scan_Chain-behave " "Found design unit 1: Scan_Chain-behave" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_chain.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430974 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scan_Chain " "Found entity 1: Scan_Chain" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_chain.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd 7 3 " "Found 7 design units, including 3 entities, in source file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components2 " "Found design unit 1: EE224_Components2" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX21-Behave " "Found design unit 2: MUX21-Behave" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 MUX4-Behave " "Found design unit 3: MUX4-Behave" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 rightshift-behave " "Found design unit 4: rightshift-behave" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4 " "Found entity 2: MUX4" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""} { "Info" "ISGN_ENTITY_NAME" "3 rightshift " "Found entity 3: rightshift" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd 5 2 " "Found 5 design units, including 2 entities, in source file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components3 " "Found design unit 1: EE224_Components3" {  } { { "../leftshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430976 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX2-Behave " "Found design unit 2: MUX2-Behave" {  } { { "../leftshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430976 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 leftshift-behave " "Found design unit 3: leftshift-behave" {  } { { "../leftshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430976 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../leftshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430976 ""} { "Info" "ISGN_ENTITY_NAME" "2 leftshift " "Found entity 2: leftshift" {  } { { "../leftshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd 7 3 " "Found 7 design units, including 3 entities, in source file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components1 " "Found design unit 1: EE224_Components1" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HD-Behave " "Found design unit 2: HD-Behave" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FD-Behave " "Found design unit 3: FD-Behave" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 eightbitsub-behave " "Found design unit 4: eightbitsub-behave" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""} { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""} { "Info" "ISGN_ENTITY_NAME" "2 FD " "Found entity 2: FD" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""} { "Info" "ISGN_ENTITY_NAME" "3 eightbitsub " "Found entity 3: eightbitsub" {  } { { "../eightbitsub.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd 7 3 " "Found 7 design units, including 3 entities, in source file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE224_Components " "Found design unit 1: EE224_Components" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 HA-Behave " "Found design unit 2: HA-Behave" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FA-Behave " "Found design unit 3: FA-Behave" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 eightbitadder-behave " "Found design unit 4: eightbitadder-behave" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""} { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""} { "Info" "ISGN_ENTITY_NAME" "2 FA " "Found entity 2: FA" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""} { "Info" "ISGN_ENTITY_NAME" "3 eightbitadder " "Found entity 3: eightbitadder" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "../alu.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430979 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519048430979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048430979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519048431035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Chain Scan_Chain:scan_instance " "Elaborating entity \"Scan_Chain\" for hierarchy \"Scan_Chain:scan_instance\"" {  } { { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "scan_instance" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused scan_chain.vhdl(46) " "Verilog HDL or VHDL warning at scan_chain.vhdl(46): object \"unused\" assigned a value but never read" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_chain.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1519048431039 "|TopLevel|Scan_Chain:scan_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:In_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\"" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_chain.vhdl" "In_Reg" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scan_Reg Scan_Chain:scan_instance\|Scan_Reg:Out_Reg " "Elaborating entity \"Scan_Reg\" for hierarchy \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\"" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_chain.vhdl" "Out_Reg" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_chain.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:dut " "Elaborating entity \"alu\" for hierarchy \"alu:dut\"" {  } { { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "dut" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitadder alu:dut\|eightbitadder:a " "Elaborating entity \"eightbitadder\" for hierarchy \"alu:dut\|eightbitadder:a\"" {  } { { "../alu.vhd" "a" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA alu:dut\|eightbitadder:a\|HA:HA_1 " "Elaborating entity \"HA\" for hierarchy \"alu:dut\|eightbitadder:a\|HA:HA_1\"" {  } { { "../eightbitadder.vhd" "HA_1" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA alu:dut\|eightbitadder:a\|FA:FA_1 " "Elaborating entity \"FA\" for hierarchy \"alu:dut\|eightbitadder:a\|FA:FA_1\"" {  } { { "../eightbitadder.vhd" "FA_1" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leftshift alu:dut\|leftshift:b " "Elaborating entity \"leftshift\" for hierarchy \"alu:dut\|leftshift:b\"" {  } { { "../alu.vhd" "b" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 alu:dut\|leftshift:b\|MUX2:MUX2_3a " "Elaborating entity \"MUX2\" for hierarchy \"alu:dut\|leftshift:b\|MUX2:MUX2_3a\"" {  } { { "../leftshift.vhd" "MUX2_3a" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/leftshift.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rightshift alu:dut\|rightshift:c " "Elaborating entity \"rightshift\" for hierarchy \"alu:dut\|rightshift:c\"" {  } { { "../alu.vhd" "c" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 alu:dut\|rightshift:c\|MUX21:MUX2_3a " "Elaborating entity \"MUX21\" for hierarchy \"alu:dut\|rightshift:c\|MUX21:MUX2_3a\"" {  } { { "../rightshift.vhd" "MUX2_3a" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitsub alu:dut\|eightbitsub:d " "Elaborating entity \"eightbitsub\" for hierarchy \"alu:dut\|eightbitsub:d\"" {  } { { "../alu.vhd" "d" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD alu:dut\|eightbitsub:d\|HD:HD_1 " "Elaborating entity \"HD\" for hierarchy \"alu:dut\|eightbitsub:d\|HD:HD_1\"" {  } { { "../eightbitsub.vhd" "HD_1" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD alu:dut\|eightbitsub:d\|FD:FD_1 " "Elaborating entity \"FD\" for hierarchy \"alu:dut\|eightbitsub:d\|FD:FD_1\"" {  } { { "../eightbitsub.vhd" "FD_1" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitsub.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519048431064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519048431787 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519048431787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519048431787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519048431787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519048431841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 19:23:51 2018 " "Processing ended: Mon Feb 19 19:23:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519048431841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519048431841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519048431841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519048431841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1519048432941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519048432941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:23:52 2018 " "Processing started: Mon Feb 19 19:23:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519048432941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519048432941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519048432942 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519048433004 ""}
{ "Info" "0" "" "Project  = alu" {  } {  } 0 0 "Project  = alu" 0 0 "Fitter" 0 0 1519048433005 ""}
{ "Info" "0" "" "Revision = alu" {  } {  } 0 0 "Revision = alu" 0 0 "Fitter" 0 0 1519048433006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519048433052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519048433052 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"alu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519048433057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519048433135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519048433135 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519048433175 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519048433180 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519048433244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519048433244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519048433244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519048433244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1519048433244 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519048433244 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu.sdc " "Synopsys Design Constraints File file not found: 'alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519048433294 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519048433295 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1519048433303 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1519048433303 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519048433303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519048433303 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000         TCLK " "   1.000         TCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1519048433303 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1519048433303 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519048433310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519048433310 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1519048433318 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "TCLK Global clock " "Automatically promoted signal \"TCLK\" to use Global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 16 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1519048433335 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TCLK " "Pin \"TCLK\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { TCLK } } } { "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCLK" } } } } { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/" { { 0 { 0 ""} 0 510 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1519048433335 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "TRST Global clock " "Automatically promoted some destinations of signal \"TRST\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:Out_Reg\|L1\[0\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 42 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[8\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[0\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "alu:dut\|eightbitadder:a\|HA:HA_1\|s " "Destination \"alu:dut\|eightbitadder:a\|HA:HA_1\|s\" may be non-global or may not use global clock" {  } { { "../eightbitadder.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/eightbitadder.vhd" 26 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[8\]~0 " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|PO\[8\]~0\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[2\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[1\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[11\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[11\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[15\] " "Destination \"Scan_Chain:scan_instance\|Scan_Reg:In_Reg\|L2\[15\]\" may be non-global or may not use global clock" {  } { { "../../../alu_scan_chain/vhdlfiles/scan_reg.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/scan_reg.vhdl" 55 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "alu:dut\|rightshift:c\|MUX21:MUX2_2d\|o~0 " "Destination \"alu:dut\|rightshift:c\|MUX21:MUX2_2d\|o~0\" may be non-global or may not use global clock" {  } { { "../rightshift.vhd" "" { Text "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/rightshift.vhd" 24 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1519048433335 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1519048433335 ""}  } { { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1519048433335 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "TRST " "Pin \"TRST\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { TRST } } } { "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/navnit1224/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "../../../alu_scan_chain/vhdlfiles/TopLevel.vhdl" "" { Text "/home/navnit1224/EEsem4/214/alu_scan_chain/vhdlfiles/TopLevel.vhdl" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/" { { 0 { 0 ""} 0 511 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1519048433336 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1519048433336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1519048433337 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1519048433352 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1519048433378 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1519048433379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1519048433379 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519048433379 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519048433390 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1519048433397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519048433515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519048433628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519048433630 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519048434006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519048434006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519048434026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1519048434200 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519048434200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1519048434790 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519048434790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519048434792 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1519048434806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519048434815 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1519048434828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/output_files/alu.fit.smsg " "Generated suppressed messages file /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/output_files/alu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519048434858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519048434875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 19:23:54 2018 " "Processing ended: Mon Feb 19 19:23:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519048434875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519048434875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519048434875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519048434875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519048436107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519048436108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:23:55 2018 " "Processing started: Mon Feb 19 19:23:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519048436108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519048436108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519048436108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1519048436316 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519048436374 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519048436379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519048436463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 19:23:56 2018 " "Processing ended: Mon Feb 19 19:23:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519048436463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519048436463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519048436463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519048436463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519048436645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519048437497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519048437498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:23:57 2018 " "Processing started: Mon Feb 19 19:23:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519048437498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu -c alu " "Command: quartus_sta alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437498 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1519048437560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437716 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048437795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438042 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu.sdc " "Synopsys Design Constraints File file not found: 'alu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438076 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCLK TCLK " "create_clock -period 1.000 -name TCLK TCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1519048438078 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438078 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1519048438081 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1519048438090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.125 " "Worst-case setup slack is -10.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.125            -265.743 TCLK  " "  -10.125            -265.743 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.078 " "Worst-case hold slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 TCLK  " "    1.078               0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438094 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438095 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 TCLK  " "   -2.289              -2.289 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1519048438097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438097 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438112 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519048438128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 19:23:58 2018 " "Processing ended: Mon Feb 19 19:23:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519048438128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519048438128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519048438128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048438128 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1519048439284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519048439285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:23:59 2018 " "Processing started: Mon Feb 19 19:23:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519048439285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519048439285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1519048439286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1519048439551 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "alu.vho alu_vhd.sdo /home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/simulation/modelsim/ simulation " "Generated files \"alu.vho\" and \"alu_vhd.sdo\" in directory \"/home/navnit1224/EEsem4/214/LAB1new/newnewMODELS/alu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1519048439672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1027 " "Peak virtual memory: 1027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519048439691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 19:23:59 2018 " "Processing ended: Mon Feb 19 19:23:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519048439691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519048439691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519048439691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519048439691 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus Prime Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1519048439834 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519048474745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519048474746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 19 19:24:34 2018 " "Processing started: Mon Feb 19 19:24:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519048474746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519048474746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp alu -c alu --netlist_type=sgate " "Command: quartus_npp alu -c alu --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519048474746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1519048474850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519048474885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 19 19:24:34 2018 " "Processing ended: Mon Feb 19 19:24:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519048474885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519048474885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519048474885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519048474885 ""}
