`timescale 1ns / 1ps

module control_unit(input wire [5:0] instruction, output reg reg_dst, output reg branch, output reg mem_read, output reg mem_to_reg, 
                    output reg [1:0] alu_op, output reg mem_write, output reg alu_src, output reg reg_write);
                    
                    
                    
endmodule
