Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Sep 18 22:03:13 2016
| Host         : ECE400-GHQ6S22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.246        0.000                      0                  144        0.203        0.000                      0                  144        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.246        0.000                      0                  144        0.203        0.000                      0                  144        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.314%)  route 2.451ns (77.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.788     8.381    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.927    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[12]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X50Y83         FDRE (Setup_fdre_C_R)       -0.524    14.626    U_TX_CTL/wait_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.314%)  route 2.451ns (77.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.788     8.381    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.927    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[13]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X50Y83         FDRE (Setup_fdre_C_R)       -0.524    14.626    U_TX_CTL/wait_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.314%)  route 2.451ns (77.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.788     8.381    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.927    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[14]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X50Y83         FDRE (Setup_fdre_C_R)       -0.524    14.626    U_TX_CTL/wait_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.246ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.155ns  (logic 0.704ns (22.314%)  route 2.451ns (77.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.788     8.381    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.504    14.927    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  U_TX_CTL/wait_count_reg[15]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X50Y83         FDRE (Setup_fdre_C_R)       -0.524    14.626    U_TX_CTL/wait_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/byte_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.822ns (24.531%)  route 2.529ns (75.469%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 r  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 f  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.522     8.114    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X51Y83         LUT4 (Prop_lut4_I3_O)        0.118     8.232 r  U_TX_CTL/byte_addr[1]_i_1/O
                         net (fo=1, routed)           0.344     8.577    U_TX_CTL/byte_addr[1]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  U_TX_CTL/byte_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.506    14.929    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  U_TX_CTL/byte_addr_reg[1]/C
                         clock pessimism              0.276    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X49Y83         FDRE (Setup_fdre_C_D)       -0.283    14.886    U_TX_CTL/byte_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.214%)  route 2.329ns (76.786%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.666     8.258    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.500    14.923    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[0]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X50Y80         FDRE (Setup_fdre_C_R)       -0.524    14.622    U_TX_CTL/wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.214%)  route 2.329ns (76.786%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.666     8.258    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.500    14.923    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[1]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X50Y80         FDRE (Setup_fdre_C_R)       -0.524    14.622    U_TX_CTL/wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.214%)  route 2.329ns (76.786%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.666     8.258    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.500    14.923    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[2]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X50Y80         FDRE (Setup_fdre_C_R)       -0.524    14.622    U_TX_CTL/wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.214%)  route 2.329ns (76.786%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.623     5.226    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.456     5.682 r  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.981     6.663    U_TX/U_TX/state_0[3]
    SLICE_X48Y84         LUT4 (Prop_lut4_I1_O)        0.124     6.787 f  U_TX/U_TX/LED_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.682     7.468    U_TX_CTL/JB_OBUF
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124     7.592 r  U_TX_CTL/wait_count[0]_i_1/O
                         net (fo=23, routed)          0.666     8.258    U_TX_CTL/wait_count[0]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.500    14.923    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[3]/C
                         clock pessimism              0.259    15.182    
                         clock uncertainty           -0.035    15.146    
    SLICE_X50Y80         FDRE (Setup_fdre_C_R)       -0.524    14.622    U_TX_CTL/wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 U_TX/U_TX/U_CLKENB/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_CLKENB/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 1.861ns (52.413%)  route 1.690ns (47.587%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.626     5.229    U_TX/U_TX/U_CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.456     5.685 r  U_TX/U_TX/U_CLKENB/q_reg[2]/Q
                         net (fo=2, routed)           0.741     6.426    U_TX/U_TX/U_CLKENB/q_reg_n_0_[2]
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.083 r  U_TX/U_TX/U_CLKENB/q0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.083    U_TX/U_TX/U_CLKENB/q0_carry_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.200 r  U_TX/U_TX/U_CLKENB/q0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.200    U_TX/U_TX/U_CLKENB/q0_carry__0_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.317 r  U_TX/U_TX/U_CLKENB/q0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.317    U_TX/U_TX/U_CLKENB/q0_carry__1_n_0
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.536 r  U_TX/U_TX/U_CLKENB/q0_carry__2/O[0]
                         net (fo=1, routed)           0.948     8.484    U_TX/U_TX/U_CLKENB/data0[13]
    SLICE_X45Y84         LUT2 (Prop_lut2_I1_O)        0.295     8.779 r  U_TX/U_TX/U_CLKENB/q[13]_i_2/O
                         net (fo=1, routed)           0.000     8.779    U_TX/U_TX/U_CLKENB/q[13]
    SLICE_X45Y84         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.509    14.932    U_TX/U_TX/U_CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  U_TX/U_TX/U_CLKENB/q_reg[13]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X45Y84         FDRE (Setup_fdre_C_D)        0.031    15.186    U_TX/U_TX/U_CLKENB/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  6.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.478    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  U_TX/U_TX/FSM_sequential_state_reg[3]/Q
                         net (fo=16, routed)          0.121     1.740    U_TX/U_TX/U_CLKENB/out[3]
    SLICE_X49Y81         LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  U_TX/U_TX/U_CLKENB/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_TX/U_TX/U_CLKENB_n_2
    SLICE_X49Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.828     1.993    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.091     1.582    U_TX/U_TX/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_BAUD_GEN/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_BAUD_GEN/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.042%)  route 0.158ns (45.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.482    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  U_TX/U_TX/U_BAUD_GEN/enb_reg/Q
                         net (fo=1, routed)           0.158     1.782    U_TX/U_TX/U_BAUD_GEN/enb_reg_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  U_TX/U_TX/U_BAUD_GEN/baud_i_1/O
                         net (fo=1, routed)           0.000     1.827    U_TX/U_TX/U_BAUD_GEN/baud_i_1_n_0
    SLICE_X48Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/baud_reg/C
                         clock pessimism             -0.479     1.515    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.092     1.607    U_TX/U_TX/U_BAUD_GEN/baud_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_TX/U_TX/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.614%)  route 0.155ns (45.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.478    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_TX/U_TX/FSM_sequential_state_reg[0]/Q
                         net (fo=18, routed)          0.155     1.774    U_TX/U_TX/U_CLKENB/out[0]
    SLICE_X48Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  U_TX/U_TX/U_CLKENB/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.819    U_TX/U_TX/U_CLKENB_n_4
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.828     1.993    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y81         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.091     1.582    U_TX/U_TX/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_BAUD_GEN/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_BAUD_GEN/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.344%)  route 0.169ns (47.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.483    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  U_TX/U_TX/U_BAUD_GEN/q_reg[9]/Q
                         net (fo=14, routed)          0.169     1.794    U_TX/U_TX/U_BAUD_GEN/q_reg_n_0_[9]
    SLICE_X45Y83         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  U_TX/U_TX/U_BAUD_GEN/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.839    U_TX/U_TX/U_BAUD_GEN/q[2]
    SLICE_X45Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.996    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[2]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.092     1.588    U_TX/U_TX/U_BAUD_GEN/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_BAUD_GEN/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_BAUD_GEN/enb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.197%)  route 0.170ns (47.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.483    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y85         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  U_TX/U_TX/U_BAUD_GEN/q_reg[9]/Q
                         net (fo=14, routed)          0.170     1.795    U_TX/U_TX/U_BAUD_GEN/q_reg_n_0_[9]
    SLICE_X45Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.840 r  U_TX/U_TX/U_BAUD_GEN/enb_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    U_TX/U_TX/U_BAUD_GEN/enb
    SLICE_X45Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.996    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/enb_reg/C
                         clock pessimism             -0.499     1.496    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.091     1.587    U_TX/U_TX/U_BAUD_GEN/enb_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_TX_CTL/byte_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/byte_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.561     1.480    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  U_TX_CTL/byte_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  U_TX_CTL/byte_addr_reg[0]/Q
                         net (fo=12, routed)          0.180     1.802    U_TX_CTL/byte_addr[0]
    SLICE_X49Y83         LUT5 (Prop_lut5_I2_O)        0.042     1.844 r  U_TX_CTL/byte_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.844    U_TX_CTL/byte_addr[2]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  U_TX_CTL/byte_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y83         FDRE                                         r  U_TX_CTL/byte_addr_reg[2]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.107     1.587    U_TX_CTL/byte_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_BAUD_GEN/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_BAUD_GEN/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.809%)  route 0.180ns (49.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.482    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y83         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  U_TX/U_TX/U_BAUD_GEN/q_reg[1]/Q
                         net (fo=14, routed)          0.180     1.803    U_TX/U_TX/U_BAUD_GEN/q_reg_n_0_[1]
    SLICE_X45Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.848 r  U_TX/U_TX/U_BAUD_GEN/q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.848    U_TX/U_TX/U_BAUD_GEN/q[7]
    SLICE_X45Y84         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.997    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y84         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[7]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.091     1.588    U_TX/U_TX/U_BAUD_GEN/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.227ns (61.594%)  route 0.142ns (38.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.560     1.479    U_TX/U_TX/U_CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y82         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.142     1.749    U_TX/U_TX/U_EOF_WIDTH_COUNT/enb
    SLICE_X48Y83         LUT6 (Prop_lut6_I4_O)        0.099     1.848 r  U_TX/U_TX/U_EOF_WIDTH_COUNT/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    U_TX/U_TX/U_EOF_WIDTH_COUNT_n_0
    SLICE_X48Y83         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.830     1.995    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y83         FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.091     1.585    U_TX/U_TX/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_TX_CTL/wait_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.559     1.478    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  U_TX_CTL/wait_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  U_TX_CTL/wait_count_reg[10]/Q
                         net (fo=2, routed)           0.125     1.768    U_TX_CTL/wait_count_reg[10]
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  U_TX_CTL/wait_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    U_TX_CTL/wait_count_reg[8]_i_1_n_5
    SLICE_X50Y82         FDRE                                         r  U_TX_CTL/wait_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.827     1.992    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y82         FDRE                                         r  U_TX_CTL/wait_count_reg[10]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.134     1.612    U_TX_CTL/wait_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_TX_CTL/wait_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX_CTL/wait_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.557     1.476    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  U_TX_CTL/wait_count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.766    U_TX_CTL/wait_count_reg[2]
    SLICE_X50Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  U_TX_CTL/wait_count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.876    U_TX_CTL/wait_count_reg[0]_i_3_n_5
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.825     1.990    U_TX_CTL/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y80         FDRE                                         r  U_TX_CTL/wait_count_reg[2]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.134     1.610    U_TX_CTL/wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y81    U_TX/U_TX/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83    U_TX/U_TX/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y84    U_TX/U_TX/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y81    U_TX/U_TX/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y83    U_TX/U_TX/U_BAUD_GEN/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y83    U_TX/U_TX/U_BAUD_GEN/enb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y85    U_TX/U_TX/U_BAUD_GEN/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y85    U_TX/U_TX/U_BAUD_GEN/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y83    U_TX/U_TX/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y83    U_TX/U_TX/U_BAUD_GEN/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    U_TX/U_TX/U_BAUD_GEN/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    U_TX/U_TX/U_CLKENB/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y83    U_TX/U_TX/U_CLKENB/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y81    U_TX/U_TX/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y83    U_TX/U_TX/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y84    U_TX/U_TX/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y81    U_TX/U_TX/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y83    U_TX/U_TX/U_BAUD_GEN/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    U_TX/U_TX/U_BAUD_GEN/enb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y83    U_TX/U_TX/U_BAUD_GEN/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y85    U_TX/U_TX/U_BAUD_GEN/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y85    U_TX/U_TX/U_BAUD_GEN/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y85    U_TX/U_TX/U_BAUD_GEN/q_reg[11]/C



