<root><simulation><result_generated_time />2023-05-16 18:36:54<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 38, 'OX': 38, 'IY': 40, 'IX': 40, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 256}<im2col_enable />False<total_MAC_operation />3326976<total_data_size_element />{'W': 2304, 'I': 409600, 'O': 369664}<total_data_reuse />{'W': 1444, 'I': 8.1225, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />3/3</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [9, 1, 1], 'I': [342, 1, 1], 'O': [38, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], [('OX', 2)]], [[], [('FX', 3), ('FY', 3)]], [], []]<I />[[], [[('OY', 19)], [('FX', 3), ('FY', 3), ('OX', 2)]], [], []]<O />[[[], [('FX', 3), ('FY', 3)]], [[('OY', 19)], [('OX', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 19), ('OY', 2)], [], []]<I />[[('OX', 19), ('OY', 2)], [], []]<O />[[('OX', 19), ('OY', 2)], [], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [38.0, 38, 1, 1], 'I': [4.07, 2.0, 1.0, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 72, 72], 'I': [304, 12800, 12800], 'O': [304, 11552, 11552], 'O_partial': [0, 0, 0], 'O_final': [304, 11552, 11552]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.59, 0.0, 0.0], 'O': [0.59, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.59, 0.0, 0.0], 'O': [0.59, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 72, 72], 'I': [304, 12800, 12800], 'O': [16, 11552, 11552], 'O_partial': [0, 0, 0], 'O_final': [16, 11552, 11552]}<total_unit_count />{'W': [342, 9, 1, 1], 'I': [342, 342, 1, 1], 'O': [342, 38, 1, 1]}<unique_unit_count />{'W': [9, 9, 1, 1], 'I': [84, 84, 1, 1], 'O': [38, 38, 1, 1]}<duplicate_unit_count />{'W': [38.0, 1.0, 1.0, 1.0], 'I': [4.071428571428571, 4.071428571428571, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2304, 2304], [2304, 2304], [2304, 0]]<I />[[3326976, 1667584], [409600, 409600], [409600, 0]]<O />[[(0, 369664), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 369664), (369664, 0)], [(0, 369664), (369664, 0)], [(0, 369664), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[288, 288], [36, 36], [9, 0]]<I />[[415872, 208448], [6400, 6400], [1600, 0]]<O />[[(0, 46208), (46208, 0)], [(0, 5776), (5776, 0)], [(0, 1444), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 46208], [46208, 0]), ([0, 5776], [5776, 0]), ([0, 1444], [0, 0])]</mem_access_count_word><mac_count><active />3326976<idle />6634496</mac_count></basic_info><energy><total_energy />7611229.0<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[204.8, 1280.0, 2124.8]<O />[25.6, 1152.0, 1920.0]</mem_energy_breakdown><MAC_energy><active_MAC />7272769.5<idle_MAC />331724.8<total />7604494.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1395<utilization_without_data_loading />0.334<utilization_spatial />0.334<utilization_temporal_with_data_loading />0.4176<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />23296<latency_cycle_without_data_loading />9728<ideal_computing_cycle />9728<data_loading><load_cycle_total />13568<load_cycle_individual />{'W': [256, 256, 0], 'I': [12800, 6400, 0]}<load_cycle_combined />{'W': 512, 'I': 13056}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-9472], [-9728, -9728], [-9728, -9728]], 'I': [[-9472], [-9728, -9728], [-9728, -9728]], 'O': [[-9728], [-8448, -3840], [-3840, -8192]]}<mem_stall_cycle_shared />{'W': [[-9472], [-9728, 0], [0, 0]], 'I': [[-9472], [-9728, 0], [0, 0]], 'O': [[-9728], [-8448, -3840], [-3840, -8192]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 72, 72], 'I': [304, 12800, 12800], 'O': [304, 11552, 11552], 'O_partial': [0, 0, 0], 'O_final': [304, 11552, 11552]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [25536, 12800, 12800], 'O': [11552, 11552, 11552]}<loop_cycles_each_level />{'W': [38, 38, 38], 'I': [38, 38, 38], 'O': [38, 38, 38]}<top_ir_loop_size />{'W': [38, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [1.9, 1.9], [1.9, 1.9]], 'I': [[8.0, 8.0], [672.0, 336.8], [336.8, 336.8]], 'O': [[8.0, 8.0], [304.0, 304.0], [304.0, 304.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [72.0, 1.9], [1.9, 1.9]], 'I': [[8.0, 8.0], [672.0, 336.8], [336.8, 336.8]], 'O': [[8.0, 8.0], [304.0, 304.0], [304.0, 304.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [1.9, 1.9], [1.9, 0]], 'I': [[8.0, 8.0], [672.0, 336.8], [336.8, 0]], 'O': [[8.0, 8.0], [304.0, 304.0], [304.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [977.9, 642.7], [338.7, 304.0]], 'I': [[8.0, 8.0], [977.9, 642.7], [338.7, 304.0]], 'O': [[8.0, 8.0], [977.9, 642.7], [338.7, 304.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 38], [38, 38, 1], [38, 38, 1]], 'I': [[1, 1, 38], [38, 38, 1], [38, 38, 1]], 'O': [[1, 1, 38], [38, 38, 1], [38, 38, 1]]}<trans_time_real />{'W': [[0, 1, 38], [[0, 38, 1], [0, 38, 1]], [[0, 38, 1], [0, 38, 1]]], 'I': [[0, 1, 38], [[5, 38, 1], [50, 38, 1]], [[25, 38, 1], [6, 38, 1]]], 'O': [[0, 1, 38], [[5, 38, 1], [23, 38, 1]], [[23, 38, 1], [6, 38, 1]]]}<single_stall_cycle />{'W': [[-1], [-38, -38], [-38, -38]], 'I': [[-1], [-33, 12], [-13, -32]], 'O': [[-1], [-33, -15], [-15, -32]]}<single_stall_count />{'W': [37, 0, 0], 'I': [37, 0, 0], 'O': [38, 1, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [23, 0]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [23, 23]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-38, -38], [-15, -38]], 1: [[-38, -38], [-15, -15]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.6<mem_area_percentage />99.6 %</area></results><elapsed_time_second />0</simulation></root>