# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_Module.srcs/sources_1/new/Buffer_Register_Deserializer.vhd" \
"../../../../UART_Module.srcs/sim_1/new/TB_Buffer_Register_Deserializer.vhd" \

# Do not sort compile order
nosort
