============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 22:04:25 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 5906 instances
RUN-0007 : 2478 luts, 1985 seqs, 816 mslices, 455 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7059 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4814 nets have 2 pins
RUN-1001 : 1427 nets have [3 - 5] pins
RUN-1001 : 636 nets have [6 - 10] pins
RUN-1001 : 102 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1289     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     487     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  34   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 193
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5904 instances, 2478 luts, 1985 seqs, 1271 slices, 247 macros(1270 instances: 815 mslices 455 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1601 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27738, tnet num: 7057, tinst num: 5904, tnode num: 34215, tedge num: 45867.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.183093s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.4%)

RUN-1004 : used memory is 263 MB, reserved memory is 242 MB, peak memory is 263 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.316143s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.61609e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5904.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18328e+06, overlap = 45.75
PHY-3002 : Step(2): len = 990950, overlap = 42.75
PHY-3002 : Step(3): len = 613226, overlap = 51.2812
PHY-3002 : Step(4): len = 509028, overlap = 65.75
PHY-3002 : Step(5): len = 443327, overlap = 88.9062
PHY-3002 : Step(6): len = 379192, overlap = 84.4375
PHY-3002 : Step(7): len = 343609, overlap = 91.6875
PHY-3002 : Step(8): len = 313046, overlap = 115.094
PHY-3002 : Step(9): len = 287670, overlap = 124.594
PHY-3002 : Step(10): len = 256293, overlap = 139.156
PHY-3002 : Step(11): len = 239355, overlap = 149.469
PHY-3002 : Step(12): len = 222109, overlap = 162.312
PHY-3002 : Step(13): len = 206383, overlap = 171.188
PHY-3002 : Step(14): len = 193315, overlap = 192.906
PHY-3002 : Step(15): len = 180627, overlap = 200.531
PHY-3002 : Step(16): len = 168396, overlap = 213.688
PHY-3002 : Step(17): len = 160447, overlap = 225.438
PHY-3002 : Step(18): len = 157519, overlap = 230.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21065e-05
PHY-3002 : Step(19): len = 167025, overlap = 169.844
PHY-3002 : Step(20): len = 177340, overlap = 166.594
PHY-3002 : Step(21): len = 170894, overlap = 131.75
PHY-3002 : Step(22): len = 180080, overlap = 125.031
PHY-3002 : Step(23): len = 189391, overlap = 106.719
PHY-3002 : Step(24): len = 193744, overlap = 68.9688
PHY-3002 : Step(25): len = 190804, overlap = 70.5625
PHY-3002 : Step(26): len = 187001, overlap = 68.2812
PHY-3002 : Step(27): len = 184501, overlap = 68.25
PHY-3002 : Step(28): len = 180694, overlap = 70.1562
PHY-3002 : Step(29): len = 174452, overlap = 66.4688
PHY-3002 : Step(30): len = 169956, overlap = 72.1562
PHY-3002 : Step(31): len = 169423, overlap = 75.8125
PHY-3002 : Step(32): len = 161792, overlap = 71.6562
PHY-3002 : Step(33): len = 160027, overlap = 70.3438
PHY-3002 : Step(34): len = 157516, overlap = 47.3438
PHY-3002 : Step(35): len = 152052, overlap = 52.0312
PHY-3002 : Step(36): len = 150059, overlap = 57.6875
PHY-3002 : Step(37): len = 148986, overlap = 57.75
PHY-3002 : Step(38): len = 145267, overlap = 62.9062
PHY-3002 : Step(39): len = 144904, overlap = 60.2812
PHY-3002 : Step(40): len = 145020, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4213e-05
PHY-3002 : Step(41): len = 143384, overlap = 55.9375
PHY-3002 : Step(42): len = 143367, overlap = 55.9375
PHY-3002 : Step(43): len = 145134, overlap = 53.0938
PHY-3002 : Step(44): len = 146163, overlap = 52.2188
PHY-3002 : Step(45): len = 147881, overlap = 46.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.8426e-05
PHY-3002 : Step(46): len = 147123, overlap = 49.7812
PHY-3002 : Step(47): len = 147206, overlap = 49.2812
PHY-3002 : Step(48): len = 148715, overlap = 46.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020802s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (450.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 193304, over cnt = 713(2%), over = 3559, worst = 32
PHY-1001 : End global iterations;  0.351519s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (160.0%)

PHY-1001 : Congestion index: top1 = 55.99, top5 = 39.57, top10 = 31.68, top15 = 26.54.
PHY-3001 : End congestion estimation;  0.465090s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.156222s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.1464e-06
PHY-3002 : Step(49): len = 165504, overlap = 69.4062
PHY-3002 : Step(50): len = 166312, overlap = 70.9062
PHY-3002 : Step(51): len = 154975, overlap = 80.3438
PHY-3002 : Step(52): len = 155286, overlap = 82.375
PHY-3002 : Step(53): len = 147928, overlap = 89.9375
PHY-3002 : Step(54): len = 147808, overlap = 90.2812
PHY-3002 : Step(55): len = 144894, overlap = 89.625
PHY-3002 : Step(56): len = 144636, overlap = 88.0312
PHY-3002 : Step(57): len = 143339, overlap = 88.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.2928e-06
PHY-3002 : Step(58): len = 142489, overlap = 87.4062
PHY-3002 : Step(59): len = 142588, overlap = 86.1562
PHY-3002 : Step(60): len = 142588, overlap = 86.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.25856e-05
PHY-3002 : Step(61): len = 146911, overlap = 81.0312
PHY-3002 : Step(62): len = 147591, overlap = 79.9062
PHY-3002 : Step(63): len = 155045, overlap = 59.5938
PHY-3002 : Step(64): len = 157271, overlap = 50.0938
PHY-3002 : Step(65): len = 158840, overlap = 45.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 704/7059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 181056, over cnt = 769(2%), over = 3708, worst = 34
PHY-1001 : End global iterations;  0.266601s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (205.1%)

PHY-1001 : Congestion index: top1 = 57.82, top5 = 39.43, top10 = 31.16, top15 = 26.29.
PHY-3001 : End congestion estimation;  0.373425s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (175.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.153454s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.06016e-05
PHY-3002 : Step(66): len = 157754, overlap = 271.5
PHY-3002 : Step(67): len = 157977, overlap = 272.406
PHY-3002 : Step(68): len = 158700, overlap = 243.281
PHY-3002 : Step(69): len = 159073, overlap = 241.812
PHY-3002 : Step(70): len = 161233, overlap = 212.406
PHY-3002 : Step(71): len = 164084, overlap = 185.656
PHY-3002 : Step(72): len = 160073, overlap = 197.625
PHY-3002 : Step(73): len = 159685, overlap = 199.875
PHY-3002 : Step(74): len = 159360, overlap = 202.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.12032e-05
PHY-3002 : Step(75): len = 166573, overlap = 167.281
PHY-3002 : Step(76): len = 168115, overlap = 165.688
PHY-3002 : Step(77): len = 178549, overlap = 130.906
PHY-3002 : Step(78): len = 172248, overlap = 134.781
PHY-3002 : Step(79): len = 171330, overlap = 136.188
PHY-3002 : Step(80): len = 169616, overlap = 134.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.20699e-05
PHY-3002 : Step(81): len = 182097, overlap = 97.4375
PHY-3002 : Step(82): len = 184766, overlap = 94.9062
PHY-3002 : Step(83): len = 190564, overlap = 71.5
PHY-3002 : Step(84): len = 192418, overlap = 66.25
PHY-3002 : Step(85): len = 193788, overlap = 61.3125
PHY-3002 : Step(86): len = 190742, overlap = 59.5312
PHY-3002 : Step(87): len = 190324, overlap = 61.2188
PHY-3002 : Step(88): len = 185883, overlap = 66.1875
PHY-3002 : Step(89): len = 184412, overlap = 73.5625
PHY-3002 : Step(90): len = 183097, overlap = 75.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000142183
PHY-3002 : Step(91): len = 191637, overlap = 56.75
PHY-3002 : Step(92): len = 195794, overlap = 54.6562
PHY-3002 : Step(93): len = 199202, overlap = 49.5
PHY-3002 : Step(94): len = 199719, overlap = 42.9375
PHY-3002 : Step(95): len = 200258, overlap = 41.125
PHY-3002 : Step(96): len = 201605, overlap = 37.7812
PHY-3002 : Step(97): len = 202826, overlap = 36.875
PHY-3002 : Step(98): len = 203548, overlap = 34.8438
PHY-3002 : Step(99): len = 203828, overlap = 35.0312
PHY-3002 : Step(100): len = 202023, overlap = 32.0938
PHY-3002 : Step(101): len = 201385, overlap = 31.0312
PHY-3002 : Step(102): len = 200560, overlap = 35.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000284367
PHY-3002 : Step(103): len = 204473, overlap = 34.3125
PHY-3002 : Step(104): len = 207321, overlap = 30.375
PHY-3002 : Step(105): len = 209673, overlap = 28.3125
PHY-3002 : Step(106): len = 212390, overlap = 29.2812
PHY-3002 : Step(107): len = 213768, overlap = 25.625
PHY-3002 : Step(108): len = 213928, overlap = 23.4375
PHY-3002 : Step(109): len = 213640, overlap = 23
PHY-3002 : Step(110): len = 212722, overlap = 25.1875
PHY-3002 : Step(111): len = 211509, overlap = 21.5938
PHY-3002 : Step(112): len = 211398, overlap = 19.125
PHY-3002 : Step(113): len = 211734, overlap = 19.7812
PHY-3002 : Step(114): len = 211374, overlap = 18.6875
PHY-3002 : Step(115): len = 210672, overlap = 17.7812
PHY-3002 : Step(116): len = 210146, overlap = 17.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000568733
PHY-3002 : Step(117): len = 212364, overlap = 16.5938
PHY-3002 : Step(118): len = 213491, overlap = 15.5938
PHY-3002 : Step(119): len = 215397, overlap = 14.625
PHY-3002 : Step(120): len = 216920, overlap = 15.9688
PHY-3002 : Step(121): len = 218477, overlap = 14.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00113747
PHY-3002 : Step(122): len = 219987, overlap = 15.3438
PHY-3002 : Step(123): len = 221348, overlap = 14.875
PHY-3002 : Step(124): len = 224688, overlap = 15.5938
PHY-3002 : Step(125): len = 228589, overlap = 12.2812
PHY-3002 : Step(126): len = 230037, overlap = 12.5625
PHY-3002 : Step(127): len = 230677, overlap = 12.625
PHY-3002 : Step(128): len = 230832, overlap = 12.5625
PHY-3002 : Step(129): len = 230910, overlap = 11.625
PHY-3002 : Step(130): len = 230984, overlap = 10.7188
PHY-3002 : Step(131): len = 230886, overlap = 11.0938
PHY-3002 : Step(132): len = 230625, overlap = 11.25
PHY-3002 : Step(133): len = 230940, overlap = 9.59375
PHY-3002 : Step(134): len = 231265, overlap = 9.5
PHY-3002 : Step(135): len = 231139, overlap = 9.96875
PHY-3002 : Step(136): len = 230947, overlap = 10.2812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00222713
PHY-3002 : Step(137): len = 231847, overlap = 9.78125
PHY-3002 : Step(138): len = 232712, overlap = 9.21875
PHY-3002 : Step(139): len = 233350, overlap = 9.71875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27738, tnet num: 7057, tinst num: 5904, tnode num: 34215, tedge num: 45867.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.164204s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (99.3%)

RUN-1004 : used memory is 303 MB, reserved memory is 284 MB, peak memory is 314 MB
OPT-1001 : Total overflow 164.81 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 34/7059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 292976, over cnt = 905(2%), over = 2453, worst = 14
PHY-1001 : End global iterations;  0.493094s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (180.6%)

PHY-1001 : Congestion index: top1 = 39.07, top5 = 30.53, top10 = 26.78, top15 = 24.35.
PHY-1001 : End incremental global routing;  0.605045s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (162.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.176504s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.898656s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (142.6%)

OPT-1001 : Current memory(MB): used = 311, reserve = 292, peak = 314.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5745/7059.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 292976, over cnt = 905(2%), over = 2453, worst = 14
PHY-1002 : len = 300440, over cnt = 544(1%), over = 1290, worst = 14
PHY-1002 : len = 306192, over cnt = 259(0%), over = 587, worst = 10
PHY-1002 : len = 310576, over cnt = 32(0%), over = 79, worst = 7
PHY-1002 : len = 311152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.376969s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (124.3%)

PHY-1001 : Congestion index: top1 = 33.15, top5 = 27.64, top10 = 24.89, top15 = 23.03.
OPT-1001 : End congestion update;  0.485891s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (119.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7057 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125069s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.611106s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (115.1%)

OPT-1001 : Current memory(MB): used = 314, reserve = 295, peak = 314.
OPT-1001 : End physical optimization;  2.726472s wall, 3.218750s user + 0.031250s system = 3.250000s CPU (119.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2478 LUT to BLE ...
SYN-4008 : Packed 2478 LUT and 1022 SEQ to BLE.
SYN-4003 : Packing 963 remaining SEQ's ...
SYN-4005 : Packed 581 SEQ with LUT/SLICE
SYN-4006 : 1037 single LUT's are left
SYN-4006 : 382 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2860/5321 primitive instances ...
PHY-3001 : End packing;  0.274664s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3088 instances
RUN-1001 : 1458 mslices, 1458 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6101 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3810 nets have 2 pins
RUN-1001 : 1453 nets have [3 - 5] pins
RUN-1001 : 664 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 3086 instances, 2916 slices, 247 macros(1270 instances: 815 mslices 455 lslices)
PHY-3001 : Cell area utilization is 36%
PHY-3001 : After packing: Len = 233682, Over = 30.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3132/6101.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 303072, over cnt = 351(0%), over = 539, worst = 7
PHY-1002 : len = 304480, over cnt = 189(0%), over = 278, worst = 5
PHY-1002 : len = 306112, over cnt = 88(0%), over = 119, worst = 4
PHY-1002 : len = 306864, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 307184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.554624s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (152.1%)

PHY-1001 : Congestion index: top1 = 32.31, top5 = 26.61, top10 = 23.98, top15 = 22.15.
PHY-3001 : End congestion estimation;  0.690026s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (140.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24483, tnet num: 6099, tinst num: 3086, tnode num: 29281, tedge num: 42158.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.266747s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.9%)

RUN-1004 : used memory is 322 MB, reserved memory is 304 MB, peak memory is 322 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.429836s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.54134e-05
PHY-3002 : Step(140): len = 223704, overlap = 31.75
PHY-3002 : Step(141): len = 218967, overlap = 33.5
PHY-3002 : Step(142): len = 209169, overlap = 45
PHY-3002 : Step(143): len = 204874, overlap = 48
PHY-3002 : Step(144): len = 202787, overlap = 49
PHY-3002 : Step(145): len = 200696, overlap = 55.25
PHY-3002 : Step(146): len = 199959, overlap = 51.5
PHY-3002 : Step(147): len = 199465, overlap = 49.5
PHY-3002 : Step(148): len = 198765, overlap = 50.5
PHY-3002 : Step(149): len = 198428, overlap = 50.75
PHY-3002 : Step(150): len = 197985, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.08267e-05
PHY-3002 : Step(151): len = 205436, overlap = 43.25
PHY-3002 : Step(152): len = 207528, overlap = 43.5
PHY-3002 : Step(153): len = 209414, overlap = 39.5
PHY-3002 : Step(154): len = 210304, overlap = 39
PHY-3002 : Step(155): len = 211353, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000181653
PHY-3002 : Step(156): len = 216306, overlap = 35.75
PHY-3002 : Step(157): len = 219091, overlap = 31.75
PHY-3002 : Step(158): len = 227133, overlap = 29
PHY-3002 : Step(159): len = 226571, overlap = 28
PHY-3002 : Step(160): len = 226365, overlap = 27.5
PHY-3002 : Step(161): len = 226022, overlap = 28.25
PHY-3002 : Step(162): len = 226159, overlap = 27.25
PHY-3002 : Step(163): len = 227099, overlap = 26.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000351996
PHY-3002 : Step(164): len = 233846, overlap = 22
PHY-3002 : Step(165): len = 238892, overlap = 18
PHY-3002 : Step(166): len = 242945, overlap = 15
PHY-3002 : Step(167): len = 243209, overlap = 13.5
PHY-3002 : Step(168): len = 243445, overlap = 13
PHY-3002 : Step(169): len = 244424, overlap = 13.75
PHY-3002 : Step(170): len = 245216, overlap = 15
PHY-3002 : Step(171): len = 245409, overlap = 14
PHY-3002 : Step(172): len = 244584, overlap = 15
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000703992
PHY-3002 : Step(173): len = 248989, overlap = 14.25
PHY-3002 : Step(174): len = 254526, overlap = 11.75
PHY-3002 : Step(175): len = 257461, overlap = 11
PHY-3002 : Step(176): len = 257730, overlap = 10.5
PHY-3002 : Step(177): len = 258217, overlap = 12
PHY-3002 : Step(178): len = 259430, overlap = 12.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00116104
PHY-3002 : Step(179): len = 262553, overlap = 11.25
PHY-3002 : Step(180): len = 264811, overlap = 10.5
PHY-3002 : Step(181): len = 268107, overlap = 10.25
PHY-3002 : Step(182): len = 273302, overlap = 11.25
PHY-3002 : Step(183): len = 275676, overlap = 10
PHY-3002 : Step(184): len = 275516, overlap = 9
PHY-3002 : Step(185): len = 274836, overlap = 9.25
PHY-3002 : Step(186): len = 274617, overlap = 9.75
PHY-3002 : Step(187): len = 274951, overlap = 10.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00198532
PHY-3002 : Step(188): len = 276531, overlap = 10.5
PHY-3002 : Step(189): len = 279151, overlap = 10.5
PHY-3002 : Step(190): len = 281208, overlap = 10.25
PHY-3002 : Step(191): len = 283567, overlap = 10
PHY-3002 : Step(192): len = 286967, overlap = 9.5
PHY-3002 : Step(193): len = 288977, overlap = 11
PHY-3002 : Step(194): len = 290396, overlap = 11.75
PHY-3002 : Step(195): len = 291633, overlap = 10
PHY-3002 : Step(196): len = 293012, overlap = 10.25
PHY-3002 : Step(197): len = 293717, overlap = 10
PHY-3002 : Step(198): len = 294230, overlap = 9.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00376479
PHY-3002 : Step(199): len = 294965, overlap = 9.5
PHY-3002 : Step(200): len = 296824, overlap = 9.5
PHY-3002 : Step(201): len = 298809, overlap = 9
PHY-3002 : Step(202): len = 300380, overlap = 9
PHY-3002 : Step(203): len = 301445, overlap = 8.75
PHY-3002 : Step(204): len = 302845, overlap = 8.75
PHY-3002 : Step(205): len = 304627, overlap = 9.75
PHY-3002 : Step(206): len = 306204, overlap = 10
PHY-3002 : Step(207): len = 307226, overlap = 10.25
PHY-3002 : Step(208): len = 308445, overlap = 9.75
PHY-3002 : Step(209): len = 309493, overlap = 10.75
PHY-3002 : Step(210): len = 309929, overlap = 10.75
PHY-3002 : Step(211): len = 310062, overlap = 10.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00690607
PHY-3002 : Step(212): len = 310547, overlap = 10.5
PHY-3002 : Step(213): len = 311710, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.914590s wall, 0.593750s user + 1.812500s system = 2.406250s CPU (263.1%)

PHY-3001 : Trial Legalized: Len = 316241
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 23/6101.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 385192, over cnt = 431(1%), over = 633, worst = 6
PHY-1002 : len = 387256, over cnt = 220(0%), over = 276, worst = 5
PHY-1002 : len = 389104, over cnt = 63(0%), over = 75, worst = 3
PHY-1002 : len = 389600, over cnt = 22(0%), over = 26, worst = 3
PHY-1002 : len = 389944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.933314s wall, 1.250000s user + 0.078125s system = 1.328125s CPU (142.3%)

PHY-1001 : Congestion index: top1 = 34.87, top5 = 29.72, top10 = 26.90, top15 = 25.01.
PHY-3001 : End congestion estimation;  1.095568s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (135.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.160198s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162246
PHY-3002 : Step(214): len = 288587, overlap = 2
PHY-3002 : Step(215): len = 274009, overlap = 8.25
PHY-3002 : Step(216): len = 269854, overlap = 7.25
PHY-3002 : Step(217): len = 268538, overlap = 6.5
PHY-3002 : Step(218): len = 266262, overlap = 5.75
PHY-3002 : Step(219): len = 264921, overlap = 7.5
PHY-3002 : Step(220): len = 264471, overlap = 7.5
PHY-3002 : Step(221): len = 264526, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008826s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 268723, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021003s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.4%)

PHY-3001 : 22 instances has been re-located, deltaX = 7, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 269195, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24483, tnet num: 6099, tinst num: 3086, tnode num: 29281, tedge num: 42158.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.311217s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.1%)

RUN-1004 : used memory is 322 MB, reserved memory is 306 MB, peak memory is 331 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1289/6101.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 338304, over cnt = 429(1%), over = 651, worst = 6
PHY-1002 : len = 340512, over cnt = 237(0%), over = 303, worst = 4
PHY-1002 : len = 342728, over cnt = 52(0%), over = 64, worst = 4
PHY-1002 : len = 343344, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 343368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.797313s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 32.93, top5 = 27.71, top10 = 25.07, top15 = 23.31.
PHY-1001 : End incremental global routing;  0.943397s wall, 1.328125s user + 0.062500s system = 1.390625s CPU (147.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.168217s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.236155s wall, 1.625000s user + 0.062500s system = 1.687500s CPU (136.5%)

OPT-1001 : Current memory(MB): used = 326, reserve = 310, peak = 331.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5231/6101.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041927s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.8%)

PHY-1001 : Congestion index: top1 = 32.93, top5 = 27.71, top10 = 25.07, top15 = 23.31.
OPT-1001 : End congestion update;  0.174182s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.129714s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (96.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.304027s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (97.6%)

OPT-1001 : Current memory(MB): used = 328, reserve = 311, peak = 331.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115542s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5231/6101.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039947s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.3%)

PHY-1001 : Congestion index: top1 = 32.93, top5 = 27.71, top10 = 25.07, top15 = 23.31.
PHY-1001 : End incremental global routing;  0.160516s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.156624s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5231/6101.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 343368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042429s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.5%)

PHY-1001 : Congestion index: top1 = 32.93, top5 = 27.71, top10 = 25.07, top15 = 23.31.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.115553s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (94.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.610768s wall, 4.000000s user + 0.062500s system = 4.062500s CPU (112.5%)

RUN-1003 : finish command "place" in  21.951008s wall, 37.125000s user + 10.453125s system = 47.578125s CPU (216.7%)

RUN-1004 : used memory is 303 MB, reserved memory is 285 MB, peak memory is 331 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3088 instances
RUN-1001 : 1458 mslices, 1458 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6101 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3810 nets have 2 pins
RUN-1001 : 1453 nets have [3 - 5] pins
RUN-1001 : 664 nets have [6 - 10] pins
RUN-1001 : 92 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 24483, tnet num: 6099, tinst num: 3086, tnode num: 29281, tedge num: 42158.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.251604s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (99.9%)

RUN-1004 : used memory is 321 MB, reserved memory is 304 MB, peak memory is 355 MB
PHY-1001 : 1458 mslices, 1458 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6099 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331672, over cnt = 461(1%), over = 725, worst = 6
PHY-1002 : len = 334144, over cnt = 255(0%), over = 356, worst = 5
PHY-1002 : len = 336392, over cnt = 112(0%), over = 144, worst = 5
PHY-1002 : len = 337768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.731086s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (181.7%)

PHY-1001 : Congestion index: top1 = 33.08, top5 = 27.59, top10 = 25.08, top15 = 23.32.
PHY-1001 : End global routing;  0.861189s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (170.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 334, peak = 355.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 607, reserve = 592, peak = 607.
PHY-1001 : End build detailed router design. 3.935451s wall, 3.890625s user + 0.046875s system = 3.937500s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85176, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.270083s wall, 4.250000s user + 0.000000s system = 4.250000s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 639, reserve = 626, peak = 639.
PHY-1001 : End phase 1; 4.276546s wall, 4.250000s user + 0.000000s system = 4.250000s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Patch 2253 net; 2.654969s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (100.0%)

PHY-1022 : len = 887928, over cnt = 119(0%), over = 119, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 643, reserve = 630, peak = 643.
PHY-1001 : End initial routed; 11.544332s wall, 21.734375s user + 0.203125s system = 21.937500s CPU (190.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4995(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.586851s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 649, reserve = 636, peak = 649.
PHY-1001 : End phase 2; 13.131331s wall, 23.328125s user + 0.203125s system = 23.531250s CPU (179.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 887928, over cnt = 119(0%), over = 119, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 886408, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.146825s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (138.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 886488, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.070306s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 886360, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.051469s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4995(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.583134s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (98.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 20 nets
PHY-1001 : End commit to database; 0.759856s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 682, reserve = 670, peak = 682.
PHY-1001 : End phase 3; 2.807548s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (101.8%)

PHY-1003 : Routed, final wirelength = 886360
PHY-1001 : Current memory(MB): used = 684, reserve = 672, peak = 684.
PHY-1001 : End export database. 0.023162s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (134.9%)

PHY-1001 : End detail routing;  24.456213s wall, 34.625000s user + 0.250000s system = 34.875000s CPU (142.6%)

RUN-1003 : finish command "route" in  26.813550s wall, 37.500000s user + 0.343750s system = 37.843750s CPU (141.1%)

RUN-1004 : used memory is 649 MB, reserved memory is 637 MB, peak memory is 684 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5121   out of  19600   26.13%
#reg                     1988   out of  19600   10.14%
#le                      5503
  #lut only              3515   out of   5503   63.87%
  #reg only               382   out of   5503    6.94%
  #lut&reg               1606   out of   5503   29.18%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            884
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         191
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         38
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_43.q0                 22
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_46.q0                 17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/reg0_syn_228.f0              14
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             9
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5503   |3850    |1271    |1988    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |774    |518     |167     |380     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |44      |0       |0       |
|    control1                          |control_interface                          |100    |67      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |13     |13      |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |65      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |65      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |21      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |115    |68      |18      |87      |1       |0       |
|      dcfifo_component                |softfifo                                   |115    |68      |18      |87      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |20      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |28     |20      |0       |28      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |9      |9       |0       |4       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |151    |86      |64      |26      |0       |0       |
|  u_camera_init                       |camera_init                                |595    |585     |9       |97      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |189    |189     |0       |54      |0       |0       |
|  u_camera_reader                     |camera_reader                              |89     |46      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |3563   |2325    |982     |1360    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |168    |115     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |159    |108     |45      |73      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |176    |118     |45      |80      |2       |0       |
|      u_three_martix_3                |three_martix                               |164    |107     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |1      |1       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |937    |655     |251     |249     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |160    |107     |45      |62      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |5      |0       |0       |5       |0       |0       |
|      u_three_martix                  |three_martix                               |155    |107     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |745    |460     |235     |293     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |509    |319     |190     |157     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |91     |61      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |87     |57      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |32      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |54     |34      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |15      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |54     |34      |20      |16      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |18      |0       |0       |
|      u_three_martix                  |three_martix                               |236    |141     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |749    |474     |235     |267     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |526    |336     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |94     |64      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |94     |64      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |54     |34      |20      |18      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |138     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |79     |25      |14      |54      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |365    |222     |92      |156     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |151    |102     |47      |36      |0       |0       |
|      u_three_martix_2                |three_martix                               |214    |120     |45      |120     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |70     |70      |0       |32      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |168    |149     |10      |30      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3729  
    #2          2       661   
    #3          3       543   
    #4          4       201   
    #5        5-10      673   
    #6        11-50     139   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.85            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3086
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6101, pip num: 59291
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3104 valid insts, and 179310 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.627416s wall, 70.156250s user + 0.546875s system = 70.703125s CPU (1256.4%)

RUN-1004 : used memory is 649 MB, reserved memory is 644 MB, peak memory is 833 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_220425.log"
