
TP_Synthese.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008eb4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08009044  08009044  0000a044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009344  08009344  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009344  08009344  0000a344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800934c  0800934c  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800934c  0800934c  0000a34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009350  08009350  0000a350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009354  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054e4  2000006c  080093c0  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005550  080093c0  0000b550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d2af  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004704  00000000  00000000  0002834b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001900  00000000  00000000  0002ca50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001349  00000000  00000000  0002e350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b39f  00000000  00000000  0002f699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ee5f  00000000  00000000  0005aa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010002a  00000000  00000000  00079897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001798c1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006fc4  00000000  00000000  00179904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001808c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800902c 	.word	0x0800902c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800902c 	.word	0x0800902c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <drv_uart_receive>:

extern SemaphoreHandle_t uartRxSemaphore;
extern uint8_t rxCharBuffer;

uint8_t drv_uart_receive(char * pData, uint16_t size)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	807b      	strh	r3, [r7, #2]
		xSemaphoreTake(uartRxSemaphore, portMAX_DELAY);
 80005a8:	4b07      	ldr	r3, [pc, #28]	@ (80005c8 <drv_uart_receive+0x2c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f04f 31ff 	mov.w	r1, #4294967295
 80005b0:	4618      	mov	r0, r3
 80005b2:	f005 febd 	bl	8006330 <xQueueSemaphoreTake>
		*pData = rxCharBuffer;
 80005b6:	4b05      	ldr	r3, [pc, #20]	@ (80005cc <drv_uart_receive+0x30>)
 80005b8:	781a      	ldrb	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	701a      	strb	r2, [r3, #0]

	return 0;
 80005be:	2300      	movs	r3, #0
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3708      	adds	r7, #8
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000348 	.word	0x20000348
 80005cc:	2000034c 	.word	0x2000034c

080005d0 <drv_uart_transmit>:

uint8_t drv_uart_transmit(const char * pData, uint16_t size)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	460b      	mov	r3, r1
 80005da:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80005dc:	887a      	ldrh	r2, [r7, #2]
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	6879      	ldr	r1, [r7, #4]
 80005e4:	4803      	ldr	r0, [pc, #12]	@ (80005f4 <drv_uart_transmit+0x24>)
 80005e6:	f004 f887 	bl	80046f8 <HAL_UART_Transmit>

	return 0;
 80005ea:	2300      	movs	r3, #0
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000404 	.word	0x20000404

080005f8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	60f8      	str	r0, [r7, #12]
 8000600:	60b9      	str	r1, [r7, #8]
 8000602:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4a07      	ldr	r2, [pc, #28]	@ (8000624 <vApplicationGetIdleTaskMemory+0x2c>)
 8000608:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	4a06      	ldr	r2, [pc, #24]	@ (8000628 <vApplicationGetIdleTaskMemory+0x30>)
 800060e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	2280      	movs	r2, #128	@ 0x80
 8000614:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000616:	bf00      	nop
 8000618:	3714      	adds	r7, #20
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	2000008c 	.word	0x2000008c
 8000628:	2000012c 	.word	0x2000012c

0800062c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800062c:	b5b0      	push	{r4, r5, r7, lr}
 800062e:	b088      	sub	sp, #32
 8000630:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000632:	4b0a      	ldr	r3, [pc, #40]	@ (800065c <MX_FREERTOS_Init+0x30>)
 8000634:	1d3c      	adds	r4, r7, #4
 8000636:	461d      	mov	r5, r3
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000640:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f005 fc09 	bl	8005e60 <osThreadCreate>
 800064e:	4603      	mov	r3, r0
 8000650:	4a03      	ldr	r2, [pc, #12]	@ (8000660 <MX_FREERTOS_Init+0x34>)
 8000652:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000654:	bf00      	nop
 8000656:	3720      	adds	r7, #32
 8000658:	46bd      	mov	sp, r7
 800065a:	bdb0      	pop	{r4, r5, r7, pc}
 800065c:	08009050 	.word	0x08009050
 8000660:	20000088 	.word	0x20000088

08000664 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800066c:	2001      	movs	r0, #1
 800066e:	f005 fc43 	bl	8005ef8 <osDelay>
 8000672:	e7fb      	b.n	800066c <StartDefaultTask+0x8>

08000674 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08a      	sub	sp, #40	@ 0x28
 8000678:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068a:	4b38      	ldr	r3, [pc, #224]	@ (800076c <MX_GPIO_Init+0xf8>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068e:	4a37      	ldr	r2, [pc, #220]	@ (800076c <MX_GPIO_Init+0xf8>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000696:	4b35      	ldr	r3, [pc, #212]	@ (800076c <MX_GPIO_Init+0xf8>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	613b      	str	r3, [r7, #16]
 80006a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006a2:	4b32      	ldr	r3, [pc, #200]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a6:	4a31      	ldr	r2, [pc, #196]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ae:	4b2f      	ldr	r3, [pc, #188]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006b6:	60fb      	str	r3, [r7, #12]
 80006b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ba:	4b2c      	ldr	r3, [pc, #176]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006be:	4a2b      	ldr	r2, [pc, #172]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c6:	4b29      	ldr	r3, [pc, #164]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006d2:	4b26      	ldr	r3, [pc, #152]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	4a25      	ldr	r2, [pc, #148]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006de:	4b23      	ldr	r3, [pc, #140]	@ (800076c <MX_GPIO_Init+0xf8>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	2101      	movs	r1, #1
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006f2:	f001 fbe7 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2120      	movs	r1, #32
 80006fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006fe:	f001 fbe1 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2180      	movs	r1, #128	@ 0x80
 8000706:	481a      	ldr	r0, [pc, #104]	@ (8000770 <MX_GPIO_Init+0xfc>)
 8000708:	f001 fbdc 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800070c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000712:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	4814      	ldr	r0, [pc, #80]	@ (8000774 <MX_GPIO_Init+0x100>)
 8000724:	f001 fa24 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000728:	2321      	movs	r3, #33	@ 0x21
 800072a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072c:	2301      	movs	r3, #1
 800072e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	2300      	movs	r3, #0
 8000732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000734:	2300      	movs	r3, #0
 8000736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	4619      	mov	r1, r3
 800073e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000742:	f001 fa15 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000746:	2380      	movs	r3, #128	@ 0x80
 8000748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074a:	2301      	movs	r3, #1
 800074c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000752:	2300      	movs	r3, #0
 8000754:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	4619      	mov	r1, r3
 800075c:	4804      	ldr	r0, [pc, #16]	@ (8000770 <MX_GPIO_Init+0xfc>)
 800075e:	f001 fa07 	bl	8001b70 <HAL_GPIO_Init>

}
 8000762:	bf00      	nop
 8000764:	3728      	adds	r7, #40	@ 0x28
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	40021000 	.word	0x40021000
 8000770:	48000400 	.word	0x48000400
 8000774:	48000800 	.word	0x48000800

08000778 <MCP23S17_Write>:
// Shadow registers to keep track of LED states
// Default to 0xFF (all LEDs OFF, assuming active-low)
static uint8_t shadow_gpio_a = 0x00;
static uint8_t shadow_gpio_b = 0x00;

static void MCP23S17_Write(uint8_t reg, uint8_t value) {
 8000778:	b580      	push	{r7, lr}
 800077a:	b084      	sub	sp, #16
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	460a      	mov	r2, r1
 8000782:	71fb      	strb	r3, [r7, #7]
 8000784:	4613      	mov	r3, r2
 8000786:	71bb      	strb	r3, [r7, #6]
    uint8_t data[3];
    data[0] = MCP_OPCODE_WRITE;
 8000788:	2340      	movs	r3, #64	@ 0x40
 800078a:	733b      	strb	r3, [r7, #12]
    data[1] = reg;
 800078c:	79fb      	ldrb	r3, [r7, #7]
 800078e:	737b      	strb	r3, [r7, #13]
    data[2] = value;
 8000790:	79bb      	ldrb	r3, [r7, #6]
 8000792:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	2180      	movs	r1, #128	@ 0x80
 8000798:	4809      	ldr	r0, [pc, #36]	@ (80007c0 <MCP23S17_Write+0x48>)
 800079a:	f001 fb93 	bl	8001ec4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi3, data, 3, HAL_MAX_DELAY);
 800079e:	f107 010c 	add.w	r1, r7, #12
 80007a2:	f04f 33ff 	mov.w	r3, #4294967295
 80007a6:	2203      	movs	r2, #3
 80007a8:	4806      	ldr	r0, [pc, #24]	@ (80007c4 <MCP23S17_Write+0x4c>)
 80007aa:	f002 ff98 	bl	80036de <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80007ae:	2201      	movs	r2, #1
 80007b0:	2180      	movs	r1, #128	@ 0x80
 80007b2:	4803      	ldr	r0, [pc, #12]	@ (80007c0 <MCP23S17_Write+0x48>)
 80007b4:	f001 fb86 	bl	8001ec4 <HAL_GPIO_WritePin>
}
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	48000400 	.word	0x48000400
 80007c4:	20000350 	.word	0x20000350

080007c8 <MCP23S17_Read>:

static uint8_t MCP23S17_Read(uint8_t reg) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af02      	add	r7, sp, #8
 80007ce:	4603      	mov	r3, r0
 80007d0:	71fb      	strb	r3, [r7, #7]
    uint8_t txData[3];
    uint8_t rxData[3];

    txData[0] = MCP_OPCODE_READ;
 80007d2:	2341      	movs	r3, #65	@ 0x41
 80007d4:	733b      	strb	r3, [r7, #12]
    txData[1] = reg;
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	737b      	strb	r3, [r7, #13]
    txData[2] = 0x00; // Dummy byte
 80007da:	2300      	movs	r3, #0
 80007dc:	73bb      	strb	r3, [r7, #14]

    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	2180      	movs	r1, #128	@ 0x80
 80007e2:	480c      	ldr	r0, [pc, #48]	@ (8000814 <MCP23S17_Read+0x4c>)
 80007e4:	f001 fb6e 	bl	8001ec4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 80007e8:	f107 0208 	add.w	r2, r7, #8
 80007ec:	f107 010c 	add.w	r1, r7, #12
 80007f0:	f04f 33ff 	mov.w	r3, #4294967295
 80007f4:	9300      	str	r3, [sp, #0]
 80007f6:	2303      	movs	r3, #3
 80007f8:	4807      	ldr	r0, [pc, #28]	@ (8000818 <MCP23S17_Read+0x50>)
 80007fa:	f003 f8e6 	bl	80039ca <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_SET);
 80007fe:	2201      	movs	r2, #1
 8000800:	2180      	movs	r1, #128	@ 0x80
 8000802:	4804      	ldr	r0, [pc, #16]	@ (8000814 <MCP23S17_Read+0x4c>)
 8000804:	f001 fb5e 	bl	8001ec4 <HAL_GPIO_WritePin>

    return rxData[2];
 8000808:	7abb      	ldrb	r3, [r7, #10]
}
 800080a:	4618      	mov	r0, r3
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	48000400 	.word	0x48000400
 8000818:	20000350 	.word	0x20000350

0800081c <MCP23S17_Init>:

static void MCP23S17_Init(void) {
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
    // Hardware Reset
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	2101      	movs	r1, #1
 8000824:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000828:	f001 fb4c 	bl	8001ec4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800082c:	2001      	movs	r0, #1
 800082e:	f001 f819 	bl	8001864 <HAL_Delay>
    HAL_GPIO_WritePin(VU_nRESET_GPIO_Port, VU_nRESET_Pin, GPIO_PIN_SET);
 8000832:	2201      	movs	r2, #1
 8000834:	2101      	movs	r1, #1
 8000836:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083a:	f001 fb43 	bl	8001ec4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800083e:	2001      	movs	r0, #1
 8000840:	f001 f810 	bl	8001864 <HAL_Delay>

    // Configure Port A and B as outputs (IODIR = 0x00)
    MCP23S17_Write(MCP_IODIRA, 0x00);
 8000844:	2100      	movs	r1, #0
 8000846:	2000      	movs	r0, #0
 8000848:	f7ff ff96 	bl	8000778 <MCP23S17_Write>
    MCP23S17_Write(MCP_IODIRB, 0x00);
 800084c:	2100      	movs	r1, #0
 800084e:	2001      	movs	r0, #1
 8000850:	f7ff ff92 	bl	8000778 <MCP23S17_Write>

    // Set all LEDs OFF by default (active-low) using shadow registers
    shadow_gpio_a = 0xFF;
 8000854:	4b09      	ldr	r3, [pc, #36]	@ (800087c <MCP23S17_Init+0x60>)
 8000856:	22ff      	movs	r2, #255	@ 0xff
 8000858:	701a      	strb	r2, [r3, #0]
    shadow_gpio_b = 0xFF;
 800085a:	4b09      	ldr	r3, [pc, #36]	@ (8000880 <MCP23S17_Init+0x64>)
 800085c:	22ff      	movs	r2, #255	@ 0xff
 800085e:	701a      	strb	r2, [r3, #0]
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000860:	4b06      	ldr	r3, [pc, #24]	@ (800087c <MCP23S17_Init+0x60>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	4619      	mov	r1, r3
 8000866:	2012      	movs	r0, #18
 8000868:	f7ff ff86 	bl	8000778 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 800086c:	4b04      	ldr	r3, [pc, #16]	@ (8000880 <MCP23S17_Init+0x64>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	4619      	mov	r1, r3
 8000872:	2013      	movs	r0, #19
 8000874:	f7ff ff80 	bl	8000778 <MCP23S17_Write>
}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	20000344 	.word	0x20000344
 8000880:	20000345 	.word	0x20000345

08000884 <Test_First_LED>:

static void Test_First_LED(void) {
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
    // Test GPIOA Pin 0
    // Note: This test function bypasses shadow register update for simplicity in test,
    // or it should update them. Let's just blink it.
    MCP23S17_Write(MCP_GPIOA, 0xFE); // LED 0 ON (Active Low)
 8000888:	21fe      	movs	r1, #254	@ 0xfe
 800088a:	2012      	movs	r0, #18
 800088c:	f7ff ff74 	bl	8000778 <MCP23S17_Write>
    HAL_Delay(500);
 8000890:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000894:	f000 ffe6 	bl	8001864 <HAL_Delay>
    MCP23S17_Write(MCP_GPIOA, 0xFF); // LED 0 OFF
 8000898:	21ff      	movs	r1, #255	@ 0xff
 800089a:	2012      	movs	r0, #18
 800089c:	f7ff ff6c 	bl	8000778 <MCP23S17_Write>
}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <LED_Chenillard>:

static void LED_Chenillard(void) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
    // Run through GPIOA
    for (int i = 0; i < 8; i++) {
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	e010      	b.n	80008d2 <LED_Chenillard+0x2e>
        MCP23S17_Write(MCP_GPIOA, ~(1 << i));
 80008b0:	2201      	movs	r2, #1
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	fa02 f303 	lsl.w	r3, r2, r3
 80008b8:	b2db      	uxtb	r3, r3
 80008ba:	43db      	mvns	r3, r3
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	4619      	mov	r1, r3
 80008c0:	2012      	movs	r0, #18
 80008c2:	f7ff ff59 	bl	8000778 <MCP23S17_Write>
        HAL_Delay(100);
 80008c6:	2064      	movs	r0, #100	@ 0x64
 80008c8:	f000 ffcc 	bl	8001864 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	3301      	adds	r3, #1
 80008d0:	607b      	str	r3, [r7, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b07      	cmp	r3, #7
 80008d6:	ddeb      	ble.n	80008b0 <LED_Chenillard+0xc>
    }
    MCP23S17_Write(MCP_GPIOA, 0xFF);
 80008d8:	21ff      	movs	r1, #255	@ 0xff
 80008da:	2012      	movs	r0, #18
 80008dc:	f7ff ff4c 	bl	8000778 <MCP23S17_Write>
    
    // Run through GPIOB
    for (int i = 0; i < 8; i++) {
 80008e0:	2300      	movs	r3, #0
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	e010      	b.n	8000908 <LED_Chenillard+0x64>
        MCP23S17_Write(MCP_GPIOB, ~(1 << i));
 80008e6:	2201      	movs	r2, #1
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	43db      	mvns	r3, r3
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	4619      	mov	r1, r3
 80008f6:	2013      	movs	r0, #19
 80008f8:	f7ff ff3e 	bl	8000778 <MCP23S17_Write>
        HAL_Delay(100);
 80008fc:	2064      	movs	r0, #100	@ 0x64
 80008fe:	f000 ffb1 	bl	8001864 <HAL_Delay>
    for (int i = 0; i < 8; i++) {
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	3301      	adds	r3, #1
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	2b07      	cmp	r3, #7
 800090c:	ddeb      	ble.n	80008e6 <LED_Chenillard+0x42>
    }
    MCP23S17_Write(MCP_GPIOB, 0xFF);
 800090e:	21ff      	movs	r1, #255	@ 0xff
 8000910:	2013      	movs	r0, #19
 8000912:	f7ff ff31 	bl	8000778 <MCP23S17_Write>

    // Restore state from shadow registers after animation
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000916:	4b08      	ldr	r3, [pc, #32]	@ (8000938 <LED_Chenillard+0x94>)
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	4619      	mov	r1, r3
 800091c:	2012      	movs	r0, #18
 800091e:	f7ff ff2b 	bl	8000778 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <LED_Chenillard+0x98>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	4619      	mov	r1, r3
 8000928:	2013      	movs	r0, #19
 800092a:	f7ff ff25 	bl	8000778 <MCP23S17_Write>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}
 8000936:	bf00      	nop
 8000938:	20000344 	.word	0x20000344
 800093c:	20000345 	.word	0x20000345

08000940 <Blink_All_LEDs>:

static void Blink_All_LEDs(void) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
    for(int i=0; i<3; i++) {
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	e018      	b.n	800097e <Blink_All_LEDs+0x3e>
        MCP23S17_Write(MCP_GPIOA, 0x00); // All ON
 800094c:	2100      	movs	r1, #0
 800094e:	2012      	movs	r0, #18
 8000950:	f7ff ff12 	bl	8000778 <MCP23S17_Write>
        MCP23S17_Write(MCP_GPIOB, 0x00);
 8000954:	2100      	movs	r1, #0
 8000956:	2013      	movs	r0, #19
 8000958:	f7ff ff0e 	bl	8000778 <MCP23S17_Write>
        HAL_Delay(200);
 800095c:	20c8      	movs	r0, #200	@ 0xc8
 800095e:	f000 ff81 	bl	8001864 <HAL_Delay>
        MCP23S17_Write(MCP_GPIOA, 0xFF); // All OFF
 8000962:	21ff      	movs	r1, #255	@ 0xff
 8000964:	2012      	movs	r0, #18
 8000966:	f7ff ff07 	bl	8000778 <MCP23S17_Write>
        MCP23S17_Write(MCP_GPIOB, 0xFF);
 800096a:	21ff      	movs	r1, #255	@ 0xff
 800096c:	2013      	movs	r0, #19
 800096e:	f7ff ff03 	bl	8000778 <MCP23S17_Write>
        HAL_Delay(200);
 8000972:	20c8      	movs	r0, #200	@ 0xc8
 8000974:	f000 ff76 	bl	8001864 <HAL_Delay>
    for(int i=0; i<3; i++) {
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	3301      	adds	r3, #1
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	2b02      	cmp	r3, #2
 8000982:	dde3      	ble.n	800094c <Blink_All_LEDs+0xc>
    }
    // Restore state from shadow registers
    MCP23S17_Write(MCP_GPIOA, shadow_gpio_a);
 8000984:	4b07      	ldr	r3, [pc, #28]	@ (80009a4 <Blink_All_LEDs+0x64>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	4619      	mov	r1, r3
 800098a:	2012      	movs	r0, #18
 800098c:	f7ff fef4 	bl	8000778 <MCP23S17_Write>
    MCP23S17_Write(MCP_GPIOB, shadow_gpio_b);
 8000990:	4b05      	ldr	r3, [pc, #20]	@ (80009a8 <Blink_All_LEDs+0x68>)
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	4619      	mov	r1, r3
 8000996:	2013      	movs	r0, #19
 8000998:	f7ff feee 	bl	8000778 <MCP23S17_Write>
}
 800099c:	bf00      	nop
 800099e:	3708      	adds	r7, #8
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	20000344 	.word	0x20000344
 80009a8:	20000345 	.word	0x20000345

080009ac <shell_control_led>:

int shell_control_led(h_shell_t *h_shell, int argc, char **argv) {
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08e      	sub	sp, #56	@ 0x38
 80009b0:	af02      	add	r7, sp, #8
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
    if (argc != 4) {
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d015      	beq.n	80009ea <shell_control_led+0x3e>
        int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Usage: l <port> <pin> <state>\r\n");
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80009c4:	4a57      	ldr	r2, [pc, #348]	@ (8000b24 <shell_control_led+0x178>)
 80009c6:	2128      	movs	r1, #40	@ 0x28
 80009c8:	4618      	mov	r0, r3
 80009ca:	f007 fbcd 	bl	8008168 <sniprintf>
 80009ce:	6178      	str	r0, [r7, #20]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80009d6:	68fa      	ldr	r2, [r7, #12]
 80009d8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80009dc:	6979      	ldr	r1, [r7, #20]
 80009de:	b289      	uxth	r1, r1
 80009e0:	4610      	mov	r0, r2
 80009e2:	4798      	blx	r3
        return -1;
 80009e4:	f04f 33ff 	mov.w	r3, #4294967295
 80009e8:	e097      	b.n	8000b1a <shell_control_led+0x16e>
    }

    char port = argv[1][0];
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3304      	adds	r3, #4
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    int pin = atoi(argv[2]);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	3308      	adds	r3, #8
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4618      	mov	r0, r3
 80009fe:	f007 fa0b 	bl	8007e18 <atoi>
 8000a02:	6278      	str	r0, [r7, #36]	@ 0x24
    int state = atoi(argv[3]);
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	330c      	adds	r3, #12
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f007 fa04 	bl	8007e18 <atoi>
 8000a10:	6238      	str	r0, [r7, #32]

    if ((port != 'A' && port != 'B') || pin < 0 || pin > 7 || (state != 0 && state != 1)) {
 8000a12:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a16:	2b41      	cmp	r3, #65	@ 0x41
 8000a18:	d003      	beq.n	8000a22 <shell_control_led+0x76>
 8000a1a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a1e:	2b42      	cmp	r3, #66	@ 0x42
 8000a20:	d10b      	bne.n	8000a3a <shell_control_led+0x8e>
 8000a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	db08      	blt.n	8000a3a <shell_control_led+0x8e>
 8000a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a2a:	2b07      	cmp	r3, #7
 8000a2c:	dc05      	bgt.n	8000a3a <shell_control_led+0x8e>
 8000a2e:	6a3b      	ldr	r3, [r7, #32]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d018      	beq.n	8000a66 <shell_control_led+0xba>
 8000a34:	6a3b      	ldr	r3, [r7, #32]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d015      	beq.n	8000a66 <shell_control_led+0xba>
        int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Invalid arguments\r\n");
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000a40:	4a39      	ldr	r2, [pc, #228]	@ (8000b28 <shell_control_led+0x17c>)
 8000a42:	2128      	movs	r1, #40	@ 0x28
 8000a44:	4618      	mov	r0, r3
 8000a46:	f007 fb8f 	bl	8008168 <sniprintf>
 8000a4a:	61b8      	str	r0, [r7, #24]
        h_shell->drv.transmit(h_shell->print_buffer, size);
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000a58:	69b9      	ldr	r1, [r7, #24]
 8000a5a:	b289      	uxth	r1, r1
 8000a5c:	4610      	mov	r0, r2
 8000a5e:	4798      	blx	r3
        return -1;
 8000a60:	f04f 33ff 	mov.w	r3, #4294967295
 8000a64:	e059      	b.n	8000b1a <shell_control_led+0x16e>
    }

    uint8_t *shadow_reg;
    uint8_t reg_addr;

    if (port == 'A') {
 8000a66:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8000a6a:	2b41      	cmp	r3, #65	@ 0x41
 8000a6c:	d105      	bne.n	8000a7a <shell_control_led+0xce>
        shadow_reg = &shadow_gpio_a;
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <shell_control_led+0x180>)
 8000a70:	62fb      	str	r3, [r7, #44]	@ 0x2c
        reg_addr = MCP_GPIOA;
 8000a72:	2312      	movs	r3, #18
 8000a74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000a78:	e004      	b.n	8000a84 <shell_control_led+0xd8>
    } else {
        shadow_reg = &shadow_gpio_b;
 8000a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b30 <shell_control_led+0x184>)
 8000a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        reg_addr = MCP_GPIOB;
 8000a7e:	2313      	movs	r3, #19
 8000a80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    }

    // Update shadow register
    if (state == 1) {
 8000a84:	6a3b      	ldr	r3, [r7, #32]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d10f      	bne.n	8000aaa <shell_control_led+0xfe>
        // ON -> Active Low -> Bit = 0
        *shadow_reg &= ~(1 << pin);
 8000a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	b25a      	sxtb	r2, r3
 8000a90:	2101      	movs	r1, #1
 8000a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a94:	fa01 f303 	lsl.w	r3, r1, r3
 8000a98:	b25b      	sxtb	r3, r3
 8000a9a:	43db      	mvns	r3, r3
 8000a9c:	b25b      	sxtb	r3, r3
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	b25b      	sxtb	r3, r3
 8000aa2:	b2da      	uxtb	r2, r3
 8000aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000aa6:	701a      	strb	r2, [r3, #0]
 8000aa8:	e00c      	b.n	8000ac4 <shell_control_led+0x118>
    } else {
        // OFF -> Active Low -> Bit = 1
        *shadow_reg |= (1 << pin);
 8000aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	b25a      	sxtb	r2, r3
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab8:	b25b      	sxtb	r3, r3
 8000aba:	4313      	orrs	r3, r2
 8000abc:	b25b      	sxtb	r3, r3
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ac2:	701a      	strb	r2, [r3, #0]
    }

    // Write to hardware
    if(led_driver.write) {
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b34 <shell_control_led+0x188>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d007      	beq.n	8000adc <shell_control_led+0x130>
        led_driver.write(reg_addr, *shadow_reg);
 8000acc:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <shell_control_led+0x188>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ad2:	7811      	ldrb	r1, [r2, #0]
 8000ad4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8000ad8:	4610      	mov	r0, r2
 8000ada:	4798      	blx	r3
    }

    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED %c%d -> %s\r\n", port, pin, state ? "ON" : "OFF");
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000ae2:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 8000ae6:	6a3b      	ldr	r3, [r7, #32]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <shell_control_led+0x144>
 8000aec:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <shell_control_led+0x18c>)
 8000aee:	e000      	b.n	8000af2 <shell_control_led+0x146>
 8000af0:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <shell_control_led+0x190>)
 8000af2:	9301      	str	r3, [sp, #4]
 8000af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000af6:	9300      	str	r3, [sp, #0]
 8000af8:	4613      	mov	r3, r2
 8000afa:	4a11      	ldr	r2, [pc, #68]	@ (8000b40 <shell_control_led+0x194>)
 8000afc:	2128      	movs	r1, #40	@ 0x28
 8000afe:	f007 fb33 	bl	8008168 <sniprintf>
 8000b02:	61f8      	str	r0, [r7, #28]
h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b0a:	68fa      	ldr	r2, [r7, #12]
 8000b0c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b10:	69f9      	ldr	r1, [r7, #28]
 8000b12:	b289      	uxth	r1, r1
 8000b14:	4610      	mov	r0, r2
 8000b16:	4798      	blx	r3

    return 0;
 8000b18:	2300      	movs	r3, #0
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3730      	adds	r7, #48	@ 0x30
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	0800906c 	.word	0x0800906c
 8000b28:	0800908c 	.word	0x0800908c
 8000b2c:	20000344 	.word	0x20000344
 8000b30:	20000345 	.word	0x20000345
 8000b34:	2000032c 	.word	0x2000032c
 8000b38:	080090a0 	.word	0x080090a0
 8000b3c:	080090a4 	.word	0x080090a4
 8000b40:	080090a8 	.word	0x080090a8

08000b44 <shell_chenillard>:

int shell_chenillard(h_shell_t *h_shell, int argc, char **argv) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	60f8      	str	r0, [r7, #12]
 8000b4c:	60b9      	str	r1, [r7, #8]
 8000b4e:	607a      	str	r2, [r7, #4]
    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Running Chenillard...\r\n");
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000b56:	4a0e      	ldr	r2, [pc, #56]	@ (8000b90 <shell_chenillard+0x4c>)
 8000b58:	2128      	movs	r1, #40	@ 0x28
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f007 fb04 	bl	8008168 <sniprintf>
 8000b60:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000b68:	68fa      	ldr	r2, [r7, #12]
 8000b6a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000b6e:	6979      	ldr	r1, [r7, #20]
 8000b70:	b289      	uxth	r1, r1
 8000b72:	4610      	mov	r0, r2
 8000b74:	4798      	blx	r3
    
    if (led_driver.chenillard) {
 8000b76:	4b07      	ldr	r3, [pc, #28]	@ (8000b94 <shell_chenillard+0x50>)
 8000b78:	691b      	ldr	r3, [r3, #16]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d002      	beq.n	8000b84 <shell_chenillard+0x40>
        led_driver.chenillard();
 8000b7e:	4b05      	ldr	r3, [pc, #20]	@ (8000b94 <shell_chenillard+0x50>)
 8000b80:	691b      	ldr	r3, [r3, #16]
 8000b82:	4798      	blx	r3
    }
    return 0;
 8000b84:	2300      	movs	r3, #0
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	080090bc 	.word	0x080090bc
 8000b94:	2000032c 	.word	0x2000032c

08000b98 <shell_blink_all>:

int shell_blink_all(h_shell_t *h_shell, int argc, char **argv) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60f8      	str	r0, [r7, #12]
 8000ba0:	60b9      	str	r1, [r7, #8]
 8000ba2:	607a      	str	r2, [r7, #4]
    int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Blinking All LEDs...\r\n");
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000baa:	4a0e      	ldr	r2, [pc, #56]	@ (8000be4 <shell_blink_all+0x4c>)
 8000bac:	2128      	movs	r1, #40	@ 0x28
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f007 fada 	bl	8008168 <sniprintf>
 8000bb4:	6178      	str	r0, [r7, #20]
    h_shell->drv.transmit(h_shell->print_buffer, size);
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000bc2:	6979      	ldr	r1, [r7, #20]
 8000bc4:	b289      	uxth	r1, r1
 8000bc6:	4610      	mov	r0, r2
 8000bc8:	4798      	blx	r3

    if (led_driver.blink_all) {
 8000bca:	4b07      	ldr	r3, [pc, #28]	@ (8000be8 <shell_blink_all+0x50>)
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d002      	beq.n	8000bd8 <shell_blink_all+0x40>
        led_driver.blink_all();
 8000bd2:	4b05      	ldr	r3, [pc, #20]	@ (8000be8 <shell_blink_all+0x50>)
 8000bd4:	695b      	ldr	r3, [r3, #20]
 8000bd6:	4798      	blx	r3
    }
    return 0;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3718      	adds	r7, #24
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	080090d4 	.word	0x080090d4
 8000be8:	2000032c 	.word	0x2000032c

08000bec <LED_Driver_Init>:

void LED_Driver_Init(LED_Driver_t *driver) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
    driver->init = MCP23S17_Init;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4a0c      	ldr	r2, [pc, #48]	@ (8000c28 <LED_Driver_Init+0x3c>)
 8000bf8:	601a      	str	r2, [r3, #0]
    driver->write = MCP23S17_Write;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4a0b      	ldr	r2, [pc, #44]	@ (8000c2c <LED_Driver_Init+0x40>)
 8000bfe:	605a      	str	r2, [r3, #4]
    driver->read = MCP23S17_Read;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	4a0b      	ldr	r2, [pc, #44]	@ (8000c30 <LED_Driver_Init+0x44>)
 8000c04:	609a      	str	r2, [r3, #8]
    driver->test_first_led = Test_First_LED;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a0a      	ldr	r2, [pc, #40]	@ (8000c34 <LED_Driver_Init+0x48>)
 8000c0a:	60da      	str	r2, [r3, #12]
    driver->chenillard = LED_Chenillard;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c38 <LED_Driver_Init+0x4c>)
 8000c10:	611a      	str	r2, [r3, #16]
    driver->blink_all = Blink_All_LEDs;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a09      	ldr	r2, [pc, #36]	@ (8000c3c <LED_Driver_Init+0x50>)
 8000c16:	615a      	str	r2, [r3, #20]

    // Perform hardware initialization
    driver->init();
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4798      	blx	r3
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	0800081d 	.word	0x0800081d
 8000c2c:	08000779 	.word	0x08000779
 8000c30:	080007c9 	.word	0x080007c9
 8000c34:	08000885 	.word	0x08000885
 8000c38:	080008a5 	.word	0x080008a5
 8000c3c:	08000941 	.word	0x08000941

08000c40 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000c48:	1d39      	adds	r1, r7, #4
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	2201      	movs	r2, #1
 8000c50:	4803      	ldr	r0, [pc, #12]	@ (8000c60 <__io_putchar+0x20>)
 8000c52:	f003 fd51 	bl	80046f8 <HAL_UART_Transmit>

	return ch;
 8000c56:	687b      	ldr	r3, [r7, #4]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000404 	.word	0x20000404

08000c64 <ShellTask>:


void ShellTask(void * unused)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	f5ad 7d5c 	sub.w	sp, sp, #880	@ 0x370
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000c70:	f5a3 735b 	sub.w	r3, r3, #876	@ 0x36c
 8000c74:	6018      	str	r0, [r3, #0]
	h_shell_t h_shell;
	drv_shell_t drv_shell;

	drv_shell.transmit = drv_uart_transmit;
 8000c76:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000c7a:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8000c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf8 <ShellTask+0x94>)
 8000c80:	601a      	str	r2, [r3, #0]
	drv_shell.receive = drv_uart_receive;
 8000c82:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000c86:	f5a3 7359 	sub.w	r3, r3, #868	@ 0x364
 8000c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000cfc <ShellTask+0x98>)
 8000c8c:	605a      	str	r2, [r3, #4]

	h_shell.drv = drv_shell;
 8000c8e:	f507 735c 	add.w	r3, r7, #880	@ 0x370
 8000c92:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8000c96:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 8000c9a:	f5a2 7259 	sub.w	r2, r2, #868	@ 0x364
 8000c9e:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 8000ca2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ca6:	e883 0003 	stmia.w	r3, {r0, r1}

	shell_init(&h_shell);
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 f950 	bl	8000f54 <shell_init>

	// Init LED Driver and add command
	LED_Driver_Init(&led_driver);
 8000cb4:	4812      	ldr	r0, [pc, #72]	@ (8000d00 <ShellTask+0x9c>)
 8000cb6:	f7ff ff99 	bl	8000bec <LED_Driver_Init>
	shell_add(&h_shell, 'l', shell_control_led, "Control LEDs: l <port> <pin> <state>");
 8000cba:	f107 0014 	add.w	r0, r7, #20
 8000cbe:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <ShellTask+0xa0>)
 8000cc0:	4a11      	ldr	r2, [pc, #68]	@ (8000d08 <ShellTask+0xa4>)
 8000cc2:	216c      	movs	r1, #108	@ 0x6c
 8000cc4:	f000 f972 	bl	8000fac <shell_add>
	shell_add(&h_shell, 'k', shell_chenillard, "Chenillard effect");
 8000cc8:	f107 0014 	add.w	r0, r7, #20
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d0c <ShellTask+0xa8>)
 8000cce:	4a10      	ldr	r2, [pc, #64]	@ (8000d10 <ShellTask+0xac>)
 8000cd0:	216b      	movs	r1, #107	@ 0x6b
 8000cd2:	f000 f96b 	bl	8000fac <shell_add>
	shell_add(&h_shell, 'b', shell_blink_all, "Blink all LEDs");
 8000cd6:	f107 0014 	add.w	r0, r7, #20
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <ShellTask+0xb0>)
 8000cdc:	4a0e      	ldr	r2, [pc, #56]	@ (8000d18 <ShellTask+0xb4>)
 8000cde:	2162      	movs	r1, #98	@ 0x62
 8000ce0:	f000 f964 	bl	8000fac <shell_add>

	shell_run(&h_shell);
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f000 fa0b 	bl	8001104 <shell_run>
}
 8000cee:	bf00      	nop
 8000cf0:	f507 775c 	add.w	r7, r7, #880	@ 0x370
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	080005d1 	.word	0x080005d1
 8000cfc:	0800059d 	.word	0x0800059d
 8000d00:	2000032c 	.word	0x2000032c
 8000d04:	080090ec 	.word	0x080090ec
 8000d08:	080009ad 	.word	0x080009ad
 8000d0c:	08009114 	.word	0x08009114
 8000d10:	08000b45 	.word	0x08000b45
 8000d14:	08009128 	.word	0x08009128
 8000d18:	08000b99 	.word	0x08000b99

08000d1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d22:	f000 fd5f 	bl	80017e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d26:	f000 f839 	bl	8000d9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d2a:	f7ff fca3 	bl	8000674 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000d2e:	f000 fc9b 	bl	8001668 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000d32:	f000 fa71 	bl	8001218 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  uartRxSemaphore = xSemaphoreCreateBinary();
 8000d36:	2203      	movs	r2, #3
 8000d38:	2100      	movs	r1, #0
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f005 fa0e 	bl	800615c <xQueueGenericCreate>
 8000d40:	4603      	mov	r3, r0
 8000d42:	4a10      	ldr	r2, [pc, #64]	@ (8000d84 <main+0x68>)
 8000d44:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 8000d46:	2201      	movs	r2, #1
 8000d48:	490f      	ldr	r1, [pc, #60]	@ (8000d88 <main+0x6c>)
 8000d4a:	4810      	ldr	r0, [pc, #64]	@ (8000d8c <main+0x70>)
 8000d4c:	f003 fd5e 	bl	800480c <HAL_UART_Receive_IT>

  if (xTaskCreate(ShellTask, "Shell", 1024, NULL, 1, NULL) != pdPASS)
 8000d50:	2300      	movs	r3, #0
 8000d52:	9301      	str	r3, [sp, #4]
 8000d54:	2301      	movs	r3, #1
 8000d56:	9300      	str	r3, [sp, #0]
 8000d58:	2300      	movs	r3, #0
 8000d5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d5e:	490c      	ldr	r1, [pc, #48]	@ (8000d90 <main+0x74>)
 8000d60:	480c      	ldr	r0, [pc, #48]	@ (8000d94 <main+0x78>)
 8000d62:	f005 fcd5 	bl	8006710 <xTaskCreate>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d004      	beq.n	8000d76 <main+0x5a>
  {
	  printf("Task Creation Failed\r\n");
 8000d6c:	480a      	ldr	r0, [pc, #40]	@ (8000d98 <main+0x7c>)
 8000d6e:	f007 f9f3 	bl	8008158 <puts>
	  Error_Handler();
 8000d72:	f000 f8a9 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000d76:	f7ff fc59 	bl	800062c <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 8000d7a:	f005 fe4f 	bl	8006a1c <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d7e:	bf00      	nop
 8000d80:	e7fd      	b.n	8000d7e <main+0x62>
 8000d82:	bf00      	nop
 8000d84:	20000348 	.word	0x20000348
 8000d88:	2000034c 	.word	0x2000034c
 8000d8c:	20000404 	.word	0x20000404
 8000d90:	08009138 	.word	0x08009138
 8000d94:	08000c65 	.word	0x08000c65
 8000d98:	08009140 	.word	0x08009140

08000d9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b096      	sub	sp, #88	@ 0x58
 8000da0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000da2:	f107 0314 	add.w	r3, r7, #20
 8000da6:	2244      	movs	r2, #68	@ 0x44
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f007 faea 	bl	8008384 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000db0:	463b      	mov	r3, r7
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	605a      	str	r2, [r3, #4]
 8000db8:	609a      	str	r2, [r3, #8]
 8000dba:	60da      	str	r2, [r3, #12]
 8000dbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000dbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000dc2:	f001 f8a5 	bl	8001f10 <HAL_PWREx_ControlVoltageScaling>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000dcc:	f000 f87c 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dd0:	2302      	movs	r3, #2
 8000dd2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dda:	2310      	movs	r3, #16
 8000ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dde:	2302      	movs	r3, #2
 8000de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000de2:	2302      	movs	r3, #2
 8000de4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000dea:	230a      	movs	r3, #10
 8000dec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dee:	2307      	movs	r3, #7
 8000df0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000df2:	2302      	movs	r3, #2
 8000df4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000df6:	2302      	movs	r3, #2
 8000df8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f001 f8dc 	bl	8001fbc <HAL_RCC_OscConfig>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e0a:	f000 f85d 	bl	8000ec8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e0e:	230f      	movs	r3, #15
 8000e10:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e12:	2303      	movs	r3, #3
 8000e14:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e22:	463b      	mov	r3, r7
 8000e24:	2104      	movs	r1, #4
 8000e26:	4618      	mov	r0, r3
 8000e28:	f001 fca4 	bl	8002774 <HAL_RCC_ClockConfig>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e32:	f000 f849 	bl	8000ec8 <Error_Handler>
  }
}
 8000e36:	bf00      	nop
 8000e38:	3758      	adds	r7, #88	@ 0x58
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a10      	ldr	r2, [pc, #64]	@ (8000e90 <HAL_UART_RxCpltCallback+0x50>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d119      	bne.n	8000e86 <HAL_UART_RxCpltCallback+0x46>
  {
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]

    xSemaphoreGiveFromISR(uartRxSemaphore, &xHigherPriorityTaskWoken);
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <HAL_UART_RxCpltCallback+0x54>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f107 020c 	add.w	r2, r7, #12
 8000e5e:	4611      	mov	r1, r2
 8000e60:	4618      	mov	r0, r3
 8000e62:	f005 f9d5 	bl	8006210 <xQueueGiveFromISR>

    HAL_UART_Receive_IT(&huart2, &rxCharBuffer, 1);
 8000e66:	2201      	movs	r2, #1
 8000e68:	490b      	ldr	r1, [pc, #44]	@ (8000e98 <HAL_UART_RxCpltCallback+0x58>)
 8000e6a:	480c      	ldr	r0, [pc, #48]	@ (8000e9c <HAL_UART_RxCpltCallback+0x5c>)
 8000e6c:	f003 fcce 	bl	800480c <HAL_UART_Receive_IT>

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d007      	beq.n	8000e86 <HAL_UART_RxCpltCallback+0x46>
 8000e76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <HAL_UART_RxCpltCallback+0x60>)
 8000e78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	f3bf 8f4f 	dsb	sy
 8000e82:	f3bf 8f6f 	isb	sy
  }
}
 8000e86:	bf00      	nop
 8000e88:	3710      	adds	r7, #16
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40004400 	.word	0x40004400
 8000e94:	20000348 	.word	0x20000348
 8000e98:	2000034c 	.word	0x2000034c
 8000e9c:	20000404 	.word	0x20000404
 8000ea0:	e000ed04 	.word	0xe000ed04

08000ea4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a04      	ldr	r2, [pc, #16]	@ (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d101      	bne.n	8000eba <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eb6:	f000 fcb5 	bl	8001824 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	40001000 	.word	0x40001000

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	bf00      	nop
 8000ed2:	e7fd      	b.n	8000ed0 <Error_Handler+0x8>

08000ed4 <sh_help>:

#include "shell.h"

#include <stdio.h>

static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 8000ed4:	b590      	push	{r4, r7, lr}
 8000ed6:	b089      	sub	sp, #36	@ 0x24
 8000ed8:	af02      	add	r7, sp, #8
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	e029      	b.n	8000f3a <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000eec:	68f9      	ldr	r1, [r7, #12]
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	4613      	mov	r3, r2
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	4413      	add	r3, r2
 8000ef6:	009b      	lsls	r3, r3, #2
 8000ef8:	440b      	add	r3, r1
 8000efa:	3304      	adds	r3, #4
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	461c      	mov	r4, r3
 8000f00:	68f9      	ldr	r1, [r7, #12]
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	4613      	mov	r3, r2
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4413      	add	r3, r2
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	330c      	adds	r3, #12
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	9300      	str	r3, [sp, #0]
 8000f14:	4623      	mov	r3, r4
 8000f16:	4a0e      	ldr	r2, [pc, #56]	@ (8000f50 <sh_help+0x7c>)
 8000f18:	2128      	movs	r1, #40	@ 0x28
 8000f1a:	f007 f925 	bl	8008168 <sniprintf>
 8000f1e:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000f2c:	6939      	ldr	r1, [r7, #16]
 8000f2e:	b289      	uxth	r1, r1
 8000f30:	4610      	mov	r0, r2
 8000f32:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	3301      	adds	r3, #1
 8000f38:	617b      	str	r3, [r7, #20]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	697a      	ldr	r2, [r7, #20]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	dbd0      	blt.n	8000ee6 <sh_help+0x12>
	}

	return 0;
 8000f44:	2300      	movs	r3, #0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	371c      	adds	r7, #28
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd90      	pop	{r4, r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	08009158 	.word	0x08009158

08000f54 <shell_init>:

void shell_init(h_shell_t * h_shell) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	int size = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8000f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa0 <shell_init+0x4c>)
 8000f6e:	2128      	movs	r1, #40	@ 0x28
 8000f70:	4618      	mov	r0, r3
 8000f72:	f007 f8f9 	bl	8008168 <sniprintf>
 8000f76:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000f84:	68f9      	ldr	r1, [r7, #12]
 8000f86:	b289      	uxth	r1, r1
 8000f88:	4610      	mov	r0, r2
 8000f8a:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 8000f8c:	4b05      	ldr	r3, [pc, #20]	@ (8000fa4 <shell_init+0x50>)
 8000f8e:	4a06      	ldr	r2, [pc, #24]	@ (8000fa8 <shell_init+0x54>)
 8000f90:	2168      	movs	r1, #104	@ 0x68
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f000 f80a 	bl	8000fac <shell_add>
}
 8000f98:	bf00      	nop
 8000f9a:	3710      	adds	r7, #16
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	08009164 	.word	0x08009164
 8000fa4:	0800918c 	.word	0x0800918c
 8000fa8:	08000ed5 	.word	0x08000ed5

08000fac <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	607a      	str	r2, [r7, #4]
 8000fb6:	603b      	str	r3, [r7, #0]
 8000fb8:	460b      	mov	r3, r1
 8000fba:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fc2:	dc27      	bgt.n	8001014 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681a      	ldr	r2, [r3, #0]
 8000fc8:	68f9      	ldr	r1, [r7, #12]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	4413      	add	r3, r2
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	440b      	add	r3, r1
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	7afa      	ldrb	r2, [r7, #11]
 8000fd8:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	68f9      	ldr	r1, [r7, #12]
 8000fe0:	4613      	mov	r3, r2
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	4413      	add	r3, r2
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	440b      	add	r3, r1
 8000fea:	3308      	adds	r3, #8
 8000fec:	687a      	ldr	r2, [r7, #4]
 8000fee:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	68f9      	ldr	r1, [r7, #12]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	4413      	add	r3, r2
 8000ffc:	009b      	lsls	r3, r3, #2
 8000ffe:	440b      	add	r3, r1
 8001000:	330c      	adds	r3, #12
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	601a      	str	r2, [r3, #0]
		return 0;
 8001010:	2300      	movs	r3, #0
 8001012:	e001      	b.n	8001018 <shell_add+0x6c>
	}

	return -1;
 8001014:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001018:	4618      	mov	r0, r3
 800101a:	3714      	adds	r7, #20
 800101c:	46bd      	mov	sp, r7
 800101e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001022:	4770      	bx	lr

08001024 <shell_exec>:

static int shell_exec(h_shell_t * h_shell, char * buf) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b090      	sub	sp, #64	@ 0x40
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 8001036:	2300      	movs	r3, #0
 8001038:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800103a:	e041      	b.n	80010c0 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001040:	4613      	mov	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	4413      	add	r3, r2
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	440b      	add	r3, r1
 800104a:	3304      	adds	r3, #4
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001052:	429a      	cmp	r2, r3
 8001054:	d131      	bne.n	80010ba <shell_exec+0x96>
			argc = 1;
 8001056:	2301      	movs	r3, #1
 8001058:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	637b      	str	r3, [r7, #52]	@ 0x34
 8001062:	e013      	b.n	800108c <shell_exec+0x68>
				if(*p == ' ') {
 8001064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	2b20      	cmp	r3, #32
 800106a:	d10c      	bne.n	8001086 <shell_exec+0x62>
					*p = '\0';
 800106c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800106e:	2200      	movs	r2, #0
 8001070:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001074:	1c5a      	adds	r2, r3, #1
 8001076:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001078:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800107a:	3201      	adds	r2, #1
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	3340      	adds	r3, #64	@ 0x40
 8001080:	443b      	add	r3, r7
 8001082:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001088:	3301      	adds	r3, #1
 800108a:	637b      	str	r3, [r7, #52]	@ 0x34
 800108c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d002      	beq.n	800109a <shell_exec+0x76>
 8001094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001096:	2b07      	cmp	r3, #7
 8001098:	dde4      	ble.n	8001064 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800109a:	6879      	ldr	r1, [r7, #4]
 800109c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800109e:	4613      	mov	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	4413      	add	r3, r2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	440b      	add	r3, r1
 80010a8:	3308      	adds	r3, #8
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f107 020c 	add.w	r2, r7, #12
 80010b0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	4798      	blx	r3
 80010b6:	4603      	mov	r3, r0
 80010b8:	e01d      	b.n	80010f6 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80010ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010bc:	3301      	adds	r3, #1
 80010be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010c6:	429a      	cmp	r2, r3
 80010c8:	dbb8      	blt.n	800103c <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80010d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001100 <shell_exec+0xdc>)
 80010d6:	2128      	movs	r1, #40	@ 0x28
 80010d8:	f007 f846 	bl	8008168 <sniprintf>
 80010dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80010ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80010ec:	b289      	uxth	r1, r1
 80010ee:	4610      	mov	r0, r2
 80010f0:	4798      	blx	r3
	return -1;
 80010f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3740      	adds	r7, #64	@ 0x40
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	08009194 	.word	0x08009194

08001104 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 800111a:	2102      	movs	r1, #2
 800111c:	483a      	ldr	r0, [pc, #232]	@ (8001208 <shell_run+0x104>)
 800111e:	4798      	blx	r3
		reading = 1;
 8001120:	2301      	movs	r3, #1
 8001122:	617b      	str	r3, [r7, #20]

		while(reading) {
 8001124:	e064      	b.n	80011f0 <shell_run+0xec>
			char c;
			h_shell->drv.receive(&c, 1);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f8d3 3358 	ldr.w	r3, [r3, #856]	@ 0x358
 800112c:	f107 020b 	add.w	r2, r7, #11
 8001130:	2101      	movs	r1, #1
 8001132:	4610      	mov	r0, r2
 8001134:	4798      	blx	r3
			int size;

			switch (c) {
 8001136:	7afb      	ldrb	r3, [r7, #11]
 8001138:	2b08      	cmp	r3, #8
 800113a:	d036      	beq.n	80011aa <shell_run+0xa6>
 800113c:	2b0d      	cmp	r3, #13
 800113e:	d141      	bne.n	80011c4 <shell_run+0xc0>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 8001146:	4a31      	ldr	r2, [pc, #196]	@ (800120c <shell_run+0x108>)
 8001148:	2128      	movs	r1, #40	@ 0x28
 800114a:	4618      	mov	r0, r3
 800114c:	f007 f80c 	bl	8008168 <sniprintf>
 8001150:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800115e:	68f9      	ldr	r1, [r7, #12]
 8001160:	b289      	uxth	r1, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	1c5a      	adds	r2, r3, #1
 800116a:	613a      	str	r2, [r7, #16]
 800116c:	687a      	ldr	r2, [r7, #4]
 800116e:	4413      	add	r3, r2
 8001170:	2200      	movs	r2, #0
 8001172:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8001182:	4a23      	ldr	r2, [pc, #140]	@ (8001210 <shell_run+0x10c>)
 8001184:	2128      	movs	r1, #40	@ 0x28
 8001186:	f006 ffef 	bl	8008168 <sniprintf>
 800118a:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001198:	68f9      	ldr	r1, [r7, #12]
 800119a:	b289      	uxth	r1, r1
 800119c:	4610      	mov	r0, r2
 800119e:	4798      	blx	r3
				reading = 0;        //exit read loop
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 80011a4:	2300      	movs	r3, #0
 80011a6:	613b      	str	r3, [r7, #16]
				break;
 80011a8:	e022      	b.n	80011f0 <shell_run+0xec>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	dd1e      	ble.n	80011ee <shell_run+0xea>
					pos--;          //remove it in buffer
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80011bc:	2103      	movs	r1, #3
 80011be:	4815      	ldr	r0, [pc, #84]	@ (8001214 <shell_run+0x110>)
 80011c0:	4798      	blx	r3
				}
				break;
 80011c2:	e014      	b.n	80011ee <shell_run+0xea>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	2b27      	cmp	r3, #39	@ 0x27
 80011c8:	dc12      	bgt.n	80011f0 <shell_run+0xec>
					h_shell->drv.transmit(&c, 1);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	f8d3 3354 	ldr.w	r3, [r3, #852]	@ 0x354
 80011d0:	f107 020b 	add.w	r2, r7, #11
 80011d4:	2101      	movs	r1, #1
 80011d6:	4610      	mov	r0, r2
 80011d8:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1c5a      	adds	r2, r3, #1
 80011de:	613a      	str	r2, [r7, #16]
 80011e0:	7af9      	ldrb	r1, [r7, #11]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	4413      	add	r3, r2
 80011e6:	460a      	mov	r2, r1
 80011e8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 80011ec:	e000      	b.n	80011f0 <shell_run+0xec>
				break;
 80011ee:	bf00      	nop
		while(reading) {
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d197      	bne.n	8001126 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80011fc:	4619      	mov	r1, r3
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff ff10 	bl	8001024 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 8001204:	e786      	b.n	8001114 <shell_run+0x10>
 8001206:	bf00      	nop
 8001208:	080091c4 	.word	0x080091c4
 800120c:	080091ac 	.word	0x080091ac
 8001210:	080091b0 	.word	0x080091b0
 8001214:	080091c0 	.word	0x080091c0

08001218 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800121c:	4b1b      	ldr	r3, [pc, #108]	@ (800128c <MX_SPI3_Init+0x74>)
 800121e:	4a1c      	ldr	r2, [pc, #112]	@ (8001290 <MX_SPI3_Init+0x78>)
 8001220:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001222:	4b1a      	ldr	r3, [pc, #104]	@ (800128c <MX_SPI3_Init+0x74>)
 8001224:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001228:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800122a:	4b18      	ldr	r3, [pc, #96]	@ (800128c <MX_SPI3_Init+0x74>)
 800122c:	2200      	movs	r2, #0
 800122e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001230:	4b16      	ldr	r3, [pc, #88]	@ (800128c <MX_SPI3_Init+0x74>)
 8001232:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001236:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001238:	4b14      	ldr	r3, [pc, #80]	@ (800128c <MX_SPI3_Init+0x74>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800123e:	4b13      	ldr	r3, [pc, #76]	@ (800128c <MX_SPI3_Init+0x74>)
 8001240:	2200      	movs	r2, #0
 8001242:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <MX_SPI3_Init+0x74>)
 8001246:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800124a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800124c:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <MX_SPI3_Init+0x74>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001252:	4b0e      	ldr	r3, [pc, #56]	@ (800128c <MX_SPI3_Init+0x74>)
 8001254:	2200      	movs	r2, #0
 8001256:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001258:	4b0c      	ldr	r3, [pc, #48]	@ (800128c <MX_SPI3_Init+0x74>)
 800125a:	2200      	movs	r2, #0
 800125c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800125e:	4b0b      	ldr	r3, [pc, #44]	@ (800128c <MX_SPI3_Init+0x74>)
 8001260:	2200      	movs	r2, #0
 8001262:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8001264:	4b09      	ldr	r3, [pc, #36]	@ (800128c <MX_SPI3_Init+0x74>)
 8001266:	2207      	movs	r2, #7
 8001268:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800126a:	4b08      	ldr	r3, [pc, #32]	@ (800128c <MX_SPI3_Init+0x74>)
 800126c:	2200      	movs	r2, #0
 800126e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <MX_SPI3_Init+0x74>)
 8001272:	2208      	movs	r2, #8
 8001274:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001276:	4805      	ldr	r0, [pc, #20]	@ (800128c <MX_SPI3_Init+0x74>)
 8001278:	f002 f98e 	bl	8003598 <HAL_SPI_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8001282:	f7ff fe21 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001286:	bf00      	nop
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	20000350 	.word	0x20000350
 8001290:	40003c00 	.word	0x40003c00

08001294 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	@ 0x28
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	605a      	str	r2, [r3, #4]
 80012a6:	609a      	str	r2, [r3, #8]
 80012a8:	60da      	str	r2, [r3, #12]
 80012aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a25      	ldr	r2, [pc, #148]	@ (8001348 <HAL_SPI_MspInit+0xb4>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d144      	bne.n	8001340 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80012b6:	4b25      	ldr	r3, [pc, #148]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	4a24      	ldr	r2, [pc, #144]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c2:	4b22      	ldr	r3, [pc, #136]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ce:	4b1f      	ldr	r3, [pc, #124]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	4a1e      	ldr	r2, [pc, #120]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012da:	4b1c      	ldr	r3, [pc, #112]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	f003 0304 	and.w	r3, r3, #4
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e6:	4b19      	ldr	r3, [pc, #100]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	4a18      	ldr	r2, [pc, #96]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012ec:	f043 0302 	orr.w	r3, r3, #2
 80012f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_SPI_MspInit+0xb8>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = VU_SCK_Pin|VU_MISO_Pin;
 80012fe:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001304:	2302      	movs	r3, #2
 8001306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001308:	2300      	movs	r3, #0
 800130a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001310:	2306      	movs	r3, #6
 8001312:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	4619      	mov	r1, r3
 800131a:	480d      	ldr	r0, [pc, #52]	@ (8001350 <HAL_SPI_MspInit+0xbc>)
 800131c:	f000 fc28 	bl	8001b70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VU_MOSI_Pin;
 8001320:	2320      	movs	r3, #32
 8001322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001324:	2302      	movs	r3, #2
 8001326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800132c:	2303      	movs	r3, #3
 800132e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001330:	2306      	movs	r3, #6
 8001332:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(VU_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	4619      	mov	r1, r3
 800133a:	4806      	ldr	r0, [pc, #24]	@ (8001354 <HAL_SPI_MspInit+0xc0>)
 800133c:	f000 fc18 	bl	8001b70 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40003c00 	.word	0x40003c00
 800134c:	40021000 	.word	0x40021000
 8001350:	48000800 	.word	0x48000800
 8001354:	48000400 	.word	0x48000400

08001358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135e:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <HAL_MspInit+0x4c>)
 8001360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001362:	4a10      	ldr	r2, [pc, #64]	@ (80013a4 <HAL_MspInit+0x4c>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6613      	str	r3, [r2, #96]	@ 0x60
 800136a:	4b0e      	ldr	r3, [pc, #56]	@ (80013a4 <HAL_MspInit+0x4c>)
 800136c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001376:	4b0b      	ldr	r3, [pc, #44]	@ (80013a4 <HAL_MspInit+0x4c>)
 8001378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800137a:	4a0a      	ldr	r2, [pc, #40]	@ (80013a4 <HAL_MspInit+0x4c>)
 800137c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001380:	6593      	str	r3, [r2, #88]	@ 0x58
 8001382:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <HAL_MspInit+0x4c>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800138a:	603b      	str	r3, [r7, #0]
 800138c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800138e:	2200      	movs	r2, #0
 8001390:	210f      	movs	r1, #15
 8001392:	f06f 0001 	mvn.w	r0, #1
 8001396:	f000 fb41 	bl	8001a1c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40021000 	.word	0x40021000

080013a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08e      	sub	sp, #56	@ 0x38
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80013b0:	2300      	movs	r3, #0
 80013b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013b6:	4b34      	ldr	r3, [pc, #208]	@ (8001488 <HAL_InitTick+0xe0>)
 80013b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ba:	4a33      	ldr	r2, [pc, #204]	@ (8001488 <HAL_InitTick+0xe0>)
 80013bc:	f043 0310 	orr.w	r3, r3, #16
 80013c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80013c2:	4b31      	ldr	r3, [pc, #196]	@ (8001488 <HAL_InitTick+0xe0>)
 80013c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013c6:	f003 0310 	and.w	r3, r3, #16
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013ce:	f107 0210 	add.w	r2, r7, #16
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	4611      	mov	r1, r2
 80013d8:	4618      	mov	r0, r3
 80013da:	f001 fb8f 	bl	8002afc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013de:	6a3b      	ldr	r3, [r7, #32]
 80013e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d103      	bne.n	80013f0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013e8:	f001 fb5c 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 80013ec:	6378      	str	r0, [r7, #52]	@ 0x34
 80013ee:	e004      	b.n	80013fa <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013f0:	f001 fb58 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 80013f4:	4603      	mov	r3, r0
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013fc:	4a23      	ldr	r2, [pc, #140]	@ (800148c <HAL_InitTick+0xe4>)
 80013fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001402:	0c9b      	lsrs	r3, r3, #18
 8001404:	3b01      	subs	r3, #1
 8001406:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001408:	4b21      	ldr	r3, [pc, #132]	@ (8001490 <HAL_InitTick+0xe8>)
 800140a:	4a22      	ldr	r2, [pc, #136]	@ (8001494 <HAL_InitTick+0xec>)
 800140c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800140e:	4b20      	ldr	r3, [pc, #128]	@ (8001490 <HAL_InitTick+0xe8>)
 8001410:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001414:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001416:	4a1e      	ldr	r2, [pc, #120]	@ (8001490 <HAL_InitTick+0xe8>)
 8001418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800141a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800141c:	4b1c      	ldr	r3, [pc, #112]	@ (8001490 <HAL_InitTick+0xe8>)
 800141e:	2200      	movs	r2, #0
 8001420:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001422:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <HAL_InitTick+0xe8>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001428:	4b19      	ldr	r3, [pc, #100]	@ (8001490 <HAL_InitTick+0xe8>)
 800142a:	2200      	movs	r2, #0
 800142c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800142e:	4818      	ldr	r0, [pc, #96]	@ (8001490 <HAL_InitTick+0xe8>)
 8001430:	f002 fe4e 	bl	80040d0 <HAL_TIM_Base_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800143a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800143e:	2b00      	cmp	r3, #0
 8001440:	d11b      	bne.n	800147a <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001442:	4813      	ldr	r0, [pc, #76]	@ (8001490 <HAL_InitTick+0xe8>)
 8001444:	f002 fea6 	bl	8004194 <HAL_TIM_Base_Start_IT>
 8001448:	4603      	mov	r3, r0
 800144a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800144e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001452:	2b00      	cmp	r3, #0
 8001454:	d111      	bne.n	800147a <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001456:	2036      	movs	r0, #54	@ 0x36
 8001458:	f000 fafc 	bl	8001a54 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b0f      	cmp	r3, #15
 8001460:	d808      	bhi.n	8001474 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001462:	2200      	movs	r2, #0
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	2036      	movs	r0, #54	@ 0x36
 8001468:	f000 fad8 	bl	8001a1c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800146c:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <HAL_InitTick+0xf0>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	e002      	b.n	800147a <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800147a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800147e:	4618      	mov	r0, r3
 8001480:	3738      	adds	r7, #56	@ 0x38
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40021000 	.word	0x40021000
 800148c:	431bde83 	.word	0x431bde83
 8001490:	200003b4 	.word	0x200003b4
 8001494:	40001000 	.word	0x40001000
 8001498:	20000004 	.word	0x20000004

0800149c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <NMI_Handler+0x4>

080014a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <HardFault_Handler+0x4>

080014ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <MemManage_Handler+0x4>

080014b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <BusFault_Handler+0x4>

080014bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014c0:	bf00      	nop
 80014c2:	e7fd      	b.n	80014c0 <UsageFault_Handler+0x4>

080014c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
	...

080014d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014d8:	4802      	ldr	r0, [pc, #8]	@ (80014e4 <USART2_IRQHandler+0x10>)
 80014da:	f003 f9e3 	bl	80048a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000404 	.word	0x20000404

080014e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014ec:	4802      	ldr	r0, [pc, #8]	@ (80014f8 <TIM6_DAC_IRQHandler+0x10>)
 80014ee:	f002 fec1 	bl	8004274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200003b4 	.word	0x200003b4

080014fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b086      	sub	sp, #24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]
 800150c:	e00a      	b.n	8001524 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800150e:	f3af 8000 	nop.w
 8001512:	4601      	mov	r1, r0
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	1c5a      	adds	r2, r3, #1
 8001518:	60ba      	str	r2, [r7, #8]
 800151a:	b2ca      	uxtb	r2, r1
 800151c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	3301      	adds	r3, #1
 8001522:	617b      	str	r3, [r7, #20]
 8001524:	697a      	ldr	r2, [r7, #20]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	429a      	cmp	r2, r3
 800152a:	dbf0      	blt.n	800150e <_read+0x12>
  }

  return len;
 800152c:	687b      	ldr	r3, [r7, #4]
}
 800152e:	4618      	mov	r0, r3
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b086      	sub	sp, #24
 800153a:	af00      	add	r7, sp, #0
 800153c:	60f8      	str	r0, [r7, #12]
 800153e:	60b9      	str	r1, [r7, #8]
 8001540:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001542:	2300      	movs	r3, #0
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	e009      	b.n	800155c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	60ba      	str	r2, [r7, #8]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fb75 	bl	8000c40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	3301      	adds	r3, #1
 800155a:	617b      	str	r3, [r7, #20]
 800155c:	697a      	ldr	r2, [r7, #20]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	429a      	cmp	r2, r3
 8001562:	dbf1      	blt.n	8001548 <_write+0x12>
  }
  return len;
 8001564:	687b      	ldr	r3, [r7, #4]
}
 8001566:	4618      	mov	r0, r3
 8001568:	3718      	adds	r7, #24
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <_close>:

int _close(int file)
{
 800156e:	b480      	push	{r7}
 8001570:	b083      	sub	sp, #12
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001576:	f04f 33ff 	mov.w	r3, #4294967295
}
 800157a:	4618      	mov	r0, r3
 800157c:	370c      	adds	r7, #12
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr

08001586 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001586:	b480      	push	{r7}
 8001588:	b083      	sub	sp, #12
 800158a:	af00      	add	r7, sp, #0
 800158c:	6078      	str	r0, [r7, #4]
 800158e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001596:	605a      	str	r2, [r3, #4]
  return 0;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <_isatty>:

int _isatty(int file)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b083      	sub	sp, #12
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ae:	2301      	movs	r3, #1
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015c8:	2300      	movs	r3, #0
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
	...

080015d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b086      	sub	sp, #24
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e0:	4a14      	ldr	r2, [pc, #80]	@ (8001634 <_sbrk+0x5c>)
 80015e2:	4b15      	ldr	r3, [pc, #84]	@ (8001638 <_sbrk+0x60>)
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015e8:	697b      	ldr	r3, [r7, #20]
 80015ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015ec:	4b13      	ldr	r3, [pc, #76]	@ (800163c <_sbrk+0x64>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d102      	bne.n	80015fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f4:	4b11      	ldr	r3, [pc, #68]	@ (800163c <_sbrk+0x64>)
 80015f6:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <_sbrk+0x68>)
 80015f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015fa:	4b10      	ldr	r3, [pc, #64]	@ (800163c <_sbrk+0x64>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	429a      	cmp	r2, r3
 8001606:	d207      	bcs.n	8001618 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001608:	f006 ff68 	bl	80084dc <__errno>
 800160c:	4603      	mov	r3, r0
 800160e:	220c      	movs	r2, #12
 8001610:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001612:	f04f 33ff 	mov.w	r3, #4294967295
 8001616:	e009      	b.n	800162c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001618:	4b08      	ldr	r3, [pc, #32]	@ (800163c <_sbrk+0x64>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800161e:	4b07      	ldr	r3, [pc, #28]	@ (800163c <_sbrk+0x64>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4413      	add	r3, r2
 8001626:	4a05      	ldr	r2, [pc, #20]	@ (800163c <_sbrk+0x64>)
 8001628:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800162a:	68fb      	ldr	r3, [r7, #12]
}
 800162c:	4618      	mov	r0, r3
 800162e:	3718      	adds	r7, #24
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20018000 	.word	0x20018000
 8001638:	00000400 	.word	0x00000400
 800163c:	20000400 	.word	0x20000400
 8001640:	20005550 	.word	0x20005550

08001644 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001648:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <SystemInit+0x20>)
 800164a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800164e:	4a05      	ldr	r2, [pc, #20]	@ (8001664 <SystemInit+0x20>)
 8001650:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001654:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001658:	bf00      	nop
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	e000ed00 	.word	0xe000ed00

08001668 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800166e:	4a15      	ldr	r2, [pc, #84]	@ (80016c4 <MX_USART2_UART_Init+0x5c>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001672:	4b13      	ldr	r3, [pc, #76]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169e:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a4:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 80016ac:	f002 ffd6 	bl	800465c <HAL_UART_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016b6:	f7ff fc07 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20000404 	.word	0x20000404
 80016c4:	40004400 	.word	0x40004400

080016c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b0ac      	sub	sp, #176	@ 0xb0
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	605a      	str	r2, [r3, #4]
 80016da:	609a      	str	r2, [r3, #8]
 80016dc:	60da      	str	r2, [r3, #12]
 80016de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2288      	movs	r2, #136	@ 0x88
 80016e6:	2100      	movs	r1, #0
 80016e8:	4618      	mov	r0, r3
 80016ea:	f006 fe4b 	bl	8008384 <memset>
  if(uartHandle->Instance==USART2)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a25      	ldr	r2, [pc, #148]	@ (8001788 <HAL_UART_MspInit+0xc0>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d143      	bne.n	8001780 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80016f8:	2302      	movs	r3, #2
 80016fa:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	4618      	mov	r0, r3
 8001706:	f001 fa8b 	bl	8002c20 <HAL_RCCEx_PeriphCLKConfig>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001710:	f7ff fbda 	bl	8000ec8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001714:	4b1d      	ldr	r3, [pc, #116]	@ (800178c <HAL_UART_MspInit+0xc4>)
 8001716:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001718:	4a1c      	ldr	r2, [pc, #112]	@ (800178c <HAL_UART_MspInit+0xc4>)
 800171a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800171e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001720:	4b1a      	ldr	r3, [pc, #104]	@ (800178c <HAL_UART_MspInit+0xc4>)
 8001722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001728:	613b      	str	r3, [r7, #16]
 800172a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172c:	4b17      	ldr	r3, [pc, #92]	@ (800178c <HAL_UART_MspInit+0xc4>)
 800172e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001730:	4a16      	ldr	r2, [pc, #88]	@ (800178c <HAL_UART_MspInit+0xc4>)
 8001732:	f043 0301 	orr.w	r3, r3, #1
 8001736:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001738:	4b14      	ldr	r3, [pc, #80]	@ (800178c <HAL_UART_MspInit+0xc4>)
 800173a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173c:	f003 0301 	and.w	r3, r3, #1
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001744:	230c      	movs	r3, #12
 8001746:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001756:	2303      	movs	r3, #3
 8001758:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800175c:	2307      	movs	r3, #7
 800175e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001762:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001766:	4619      	mov	r1, r3
 8001768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176c:	f000 fa00 	bl	8001b70 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001770:	2200      	movs	r2, #0
 8001772:	2105      	movs	r1, #5
 8001774:	2026      	movs	r0, #38	@ 0x26
 8001776:	f000 f951 	bl	8001a1c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800177a:	2026      	movs	r0, #38	@ 0x26
 800177c:	f000 f96a 	bl	8001a54 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001780:	bf00      	nop
 8001782:	37b0      	adds	r7, #176	@ 0xb0
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40004400 	.word	0x40004400
 800178c:	40021000 	.word	0x40021000

08001790 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001790:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001794:	f7ff ff56 	bl	8001644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001798:	480c      	ldr	r0, [pc, #48]	@ (80017cc <LoopForever+0x6>)
  ldr r1, =_edata
 800179a:	490d      	ldr	r1, [pc, #52]	@ (80017d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800179c:	4a0d      	ldr	r2, [pc, #52]	@ (80017d4 <LoopForever+0xe>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a0:	e002      	b.n	80017a8 <LoopCopyDataInit>

080017a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a6:	3304      	adds	r3, #4

080017a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017ac:	d3f9      	bcc.n	80017a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ae:	4a0a      	ldr	r2, [pc, #40]	@ (80017d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017b0:	4c0a      	ldr	r4, [pc, #40]	@ (80017dc <LoopForever+0x16>)
  movs r3, #0
 80017b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b4:	e001      	b.n	80017ba <LoopFillZerobss>

080017b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b8:	3204      	adds	r2, #4

080017ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017bc:	d3fb      	bcc.n	80017b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017be:	f006 fe93 	bl	80084e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017c2:	f7ff faab 	bl	8000d1c <main>

080017c6 <LoopForever>:

LoopForever:
    b LoopForever
 80017c6:	e7fe      	b.n	80017c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017c8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80017cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80017d4:	08009354 	.word	0x08009354
  ldr r2, =_sbss
 80017d8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80017dc:	20005550 	.word	0x20005550

080017e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017e0:	e7fe      	b.n	80017e0 <ADC1_2_IRQHandler>
	...

080017e4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017ea:	2300      	movs	r3, #0
 80017ec:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <HAL_Init+0x3c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001820 <HAL_Init+0x3c>)
 80017f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fa:	2003      	movs	r0, #3
 80017fc:	f000 f903 	bl	8001a06 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001800:	200f      	movs	r0, #15
 8001802:	f7ff fdd1 	bl	80013a8 <HAL_InitTick>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d002      	beq.n	8001812 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	71fb      	strb	r3, [r7, #7]
 8001810:	e001      	b.n	8001816 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001812:	f7ff fda1 	bl	8001358 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001816:	79fb      	ldrb	r3, [r7, #7]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40022000 	.word	0x40022000

08001824 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001828:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_IncTick+0x20>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	461a      	mov	r2, r3
 800182e:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_IncTick+0x24>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4413      	add	r3, r2
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <HAL_IncTick+0x24>)
 8001836:	6013      	str	r3, [r2, #0]
}
 8001838:	bf00      	nop
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr
 8001842:	bf00      	nop
 8001844:	20000008 	.word	0x20000008
 8001848:	2000048c 	.word	0x2000048c

0800184c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return uwTick;
 8001850:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <HAL_GetTick+0x14>)
 8001852:	681b      	ldr	r3, [r3, #0]
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	2000048c 	.word	0x2000048c

08001864 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800186c:	f7ff ffee 	bl	800184c <HAL_GetTick>
 8001870:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800187c:	d005      	beq.n	800188a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800187e:	4b0a      	ldr	r3, [pc, #40]	@ (80018a8 <HAL_Delay+0x44>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	461a      	mov	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	4413      	add	r3, r2
 8001888:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800188a:	bf00      	nop
 800188c:	f7ff ffde 	bl	800184c <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	68fa      	ldr	r2, [r7, #12]
 8001898:	429a      	cmp	r2, r3
 800189a:	d8f7      	bhi.n	800188c <HAL_Delay+0x28>
  {
  }
}
 800189c:	bf00      	nop
 800189e:	bf00      	nop
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000008 	.word	0x20000008

080018ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018bc:	4b0c      	ldr	r3, [pc, #48]	@ (80018f0 <__NVIC_SetPriorityGrouping+0x44>)
 80018be:	68db      	ldr	r3, [r3, #12]
 80018c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018c8:	4013      	ands	r3, r2
 80018ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018de:	4a04      	ldr	r2, [pc, #16]	@ (80018f0 <__NVIC_SetPriorityGrouping+0x44>)
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	60d3      	str	r3, [r2, #12]
}
 80018e4:	bf00      	nop
 80018e6:	3714      	adds	r7, #20
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	e000ed00 	.word	0xe000ed00

080018f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018f8:	4b04      	ldr	r3, [pc, #16]	@ (800190c <__NVIC_GetPriorityGrouping+0x18>)
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	f003 0307 	and.w	r3, r3, #7
}
 8001902:	4618      	mov	r0, r3
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr
 800190c:	e000ed00 	.word	0xe000ed00

08001910 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191e:	2b00      	cmp	r3, #0
 8001920:	db0b      	blt.n	800193a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	f003 021f 	and.w	r2, r3, #31
 8001928:	4907      	ldr	r1, [pc, #28]	@ (8001948 <__NVIC_EnableIRQ+0x38>)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	095b      	lsrs	r3, r3, #5
 8001930:	2001      	movs	r0, #1
 8001932:	fa00 f202 	lsl.w	r2, r0, r2
 8001936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	e000e100 	.word	0xe000e100

0800194c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	2b00      	cmp	r3, #0
 800195e:	db0a      	blt.n	8001976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	490c      	ldr	r1, [pc, #48]	@ (8001998 <__NVIC_SetPriority+0x4c>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	0112      	lsls	r2, r2, #4
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	440b      	add	r3, r1
 8001970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001974:	e00a      	b.n	800198c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4908      	ldr	r1, [pc, #32]	@ (800199c <__NVIC_SetPriority+0x50>)
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	3b04      	subs	r3, #4
 8001984:	0112      	lsls	r2, r2, #4
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	440b      	add	r3, r1
 800198a:	761a      	strb	r2, [r3, #24]
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	e000e100 	.word	0xe000e100
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b089      	sub	sp, #36	@ 0x24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f1c3 0307 	rsb	r3, r3, #7
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	bf28      	it	cs
 80019be:	2304      	movcs	r3, #4
 80019c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	3304      	adds	r3, #4
 80019c6:	2b06      	cmp	r3, #6
 80019c8:	d902      	bls.n	80019d0 <NVIC_EncodePriority+0x30>
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3b03      	subs	r3, #3
 80019ce:	e000      	b.n	80019d2 <NVIC_EncodePriority+0x32>
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	f04f 32ff 	mov.w	r2, #4294967295
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43da      	mvns	r2, r3
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	401a      	ands	r2, r3
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	43d9      	mvns	r1, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f8:	4313      	orrs	r3, r2
         );
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3724      	adds	r7, #36	@ 0x24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr

08001a06 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
 8001a0c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ff4c 	bl	80018ac <__NVIC_SetPriorityGrouping>
}
 8001a14:	bf00      	nop
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
 8001a28:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a2e:	f7ff ff61 	bl	80018f4 <__NVIC_GetPriorityGrouping>
 8001a32:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	68b9      	ldr	r1, [r7, #8]
 8001a38:	6978      	ldr	r0, [r7, #20]
 8001a3a:	f7ff ffb1 	bl	80019a0 <NVIC_EncodePriority>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a44:	4611      	mov	r1, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff80 	bl	800194c <__NVIC_SetPriority>
}
 8001a4c:	bf00      	nop
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}

08001a54 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b082      	sub	sp, #8
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff ff54 	bl	8001910 <__NVIC_EnableIRQ>
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d008      	beq.n	8001a9a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2204      	movs	r2, #4
 8001a8c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e022      	b.n	8001ae0 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f022 020e 	bic.w	r2, r2, #14
 8001aa8:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f022 0201 	bic.w	r2, r2, #1
 8001ab8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001abe:	f003 021c 	and.w	r2, r3, #28
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac6:	2101      	movs	r1, #1
 8001ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8001acc:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001af4:	2300      	movs	r3, #0
 8001af6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d005      	beq.n	8001b10 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2204      	movs	r2, #4
 8001b08:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	73fb      	strb	r3, [r7, #15]
 8001b0e:	e029      	b.n	8001b64 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f022 020e 	bic.w	r2, r2, #14
 8001b1e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 0201 	bic.w	r2, r2, #1
 8001b2e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b34:	f003 021c 	and.w	r2, r3, #28
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b42:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d003      	beq.n	8001b64 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	4798      	blx	r3
    }
  }
  return status;
 8001b64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b087      	sub	sp, #28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b7e:	e17f      	b.n	8001e80 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	2101      	movs	r1, #1
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 8171 	beq.w	8001e7a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 0303 	and.w	r3, r3, #3
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d005      	beq.n	8001bb0 <HAL_GPIO_Init+0x40>
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f003 0303 	and.w	r3, r3, #3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d130      	bne.n	8001c12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	2203      	movs	r2, #3
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	68da      	ldr	r2, [r3, #12]
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001be6:	2201      	movs	r2, #1
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43db      	mvns	r3, r3
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	091b      	lsrs	r3, r3, #4
 8001bfc:	f003 0201 	and.w	r2, r3, #1
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	693a      	ldr	r2, [r7, #16]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	2b03      	cmp	r3, #3
 8001c1c:	d118      	bne.n	8001c50 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001c24:	2201      	movs	r2, #1
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	08db      	lsrs	r3, r3, #3
 8001c3a:	f003 0201 	and.w	r2, r3, #1
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	693a      	ldr	r2, [r7, #16]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	d017      	beq.n	8001c8c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	005b      	lsls	r3, r3, #1
 8001c66:	2203      	movs	r2, #3
 8001c68:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6c:	43db      	mvns	r3, r3
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f003 0303 	and.w	r3, r3, #3
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	d123      	bne.n	8001ce0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	08da      	lsrs	r2, r3, #3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	3208      	adds	r2, #8
 8001ca0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f003 0307 	and.w	r3, r3, #7
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	220f      	movs	r2, #15
 8001cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	4013      	ands	r3, r2
 8001cba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	691a      	ldr	r2, [r3, #16]
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	08da      	lsrs	r2, r3, #3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	3208      	adds	r2, #8
 8001cda:	6939      	ldr	r1, [r7, #16]
 8001cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	2203      	movs	r2, #3
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 0203 	and.w	r2, r3, #3
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	693a      	ldr	r2, [r7, #16]
 8001d12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 80ac 	beq.w	8001e7a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d22:	4b5f      	ldr	r3, [pc, #380]	@ (8001ea0 <HAL_GPIO_Init+0x330>)
 8001d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d26:	4a5e      	ldr	r2, [pc, #376]	@ (8001ea0 <HAL_GPIO_Init+0x330>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d2e:	4b5c      	ldr	r3, [pc, #368]	@ (8001ea0 <HAL_GPIO_Init+0x330>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60bb      	str	r3, [r7, #8]
 8001d38:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d3a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	089b      	lsrs	r3, r3, #2
 8001d40:	3302      	adds	r3, #2
 8001d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d46:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	220f      	movs	r2, #15
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43db      	mvns	r3, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d64:	d025      	beq.n	8001db2 <HAL_GPIO_Init+0x242>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a4f      	ldr	r2, [pc, #316]	@ (8001ea8 <HAL_GPIO_Init+0x338>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d01f      	beq.n	8001dae <HAL_GPIO_Init+0x23e>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a4e      	ldr	r2, [pc, #312]	@ (8001eac <HAL_GPIO_Init+0x33c>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d019      	beq.n	8001daa <HAL_GPIO_Init+0x23a>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a4d      	ldr	r2, [pc, #308]	@ (8001eb0 <HAL_GPIO_Init+0x340>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d013      	beq.n	8001da6 <HAL_GPIO_Init+0x236>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a4c      	ldr	r2, [pc, #304]	@ (8001eb4 <HAL_GPIO_Init+0x344>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00d      	beq.n	8001da2 <HAL_GPIO_Init+0x232>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb8 <HAL_GPIO_Init+0x348>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d007      	beq.n	8001d9e <HAL_GPIO_Init+0x22e>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a4a      	ldr	r2, [pc, #296]	@ (8001ebc <HAL_GPIO_Init+0x34c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d101      	bne.n	8001d9a <HAL_GPIO_Init+0x22a>
 8001d96:	2306      	movs	r3, #6
 8001d98:	e00c      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001d9a:	2307      	movs	r3, #7
 8001d9c:	e00a      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001d9e:	2305      	movs	r3, #5
 8001da0:	e008      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001da2:	2304      	movs	r3, #4
 8001da4:	e006      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001da6:	2303      	movs	r3, #3
 8001da8:	e004      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001daa:	2302      	movs	r3, #2
 8001dac:	e002      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001dae:	2301      	movs	r3, #1
 8001db0:	e000      	b.n	8001db4 <HAL_GPIO_Init+0x244>
 8001db2:	2300      	movs	r3, #0
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	f002 0203 	and.w	r2, r2, #3
 8001dba:	0092      	lsls	r2, r2, #2
 8001dbc:	4093      	lsls	r3, r2
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dc4:	4937      	ldr	r1, [pc, #220]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	089b      	lsrs	r3, r3, #2
 8001dca:	3302      	adds	r3, #2
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dd2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001df6:	4a32      	ldr	r2, [pc, #200]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dfc:	4b30      	ldr	r3, [pc, #192]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e20:	4a27      	ldr	r2, [pc, #156]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e26:	4b26      	ldr	r3, [pc, #152]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e4a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e74:	4a12      	ldr	r2, [pc, #72]	@ (8001ec0 <HAL_GPIO_Init+0x350>)
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	fa22 f303 	lsr.w	r3, r2, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f47f ae78 	bne.w	8001b80 <HAL_GPIO_Init+0x10>
  }
}
 8001e90:	bf00      	nop
 8001e92:	bf00      	nop
 8001e94:	371c      	adds	r7, #28
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	40010000 	.word	0x40010000
 8001ea8:	48000400 	.word	0x48000400
 8001eac:	48000800 	.word	0x48000800
 8001eb0:	48000c00 	.word	0x48000c00
 8001eb4:	48001000 	.word	0x48001000
 8001eb8:	48001400 	.word	0x48001400
 8001ebc:	48001800 	.word	0x48001800
 8001ec0:	40010400 	.word	0x40010400

08001ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ed4:	787b      	ldrb	r3, [r7, #1]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ee0:	e002      	b.n	8001ee8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ee2:	887a      	ldrh	r2, [r7, #2]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001ef8:	4b04      	ldr	r3, [pc, #16]	@ (8001f0c <HAL_PWREx_GetVoltageRange+0x18>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40007000 	.word	0x40007000

08001f10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f1e:	d130      	bne.n	8001f82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f20:	4b23      	ldr	r3, [pc, #140]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f2c:	d038      	beq.n	8001fa0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f2e:	4b20      	ldr	r3, [pc, #128]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f36:	4a1e      	ldr	r2, [pc, #120]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fb4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2232      	movs	r2, #50	@ 0x32
 8001f44:	fb02 f303 	mul.w	r3, r2, r3
 8001f48:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4e:	0c9b      	lsrs	r3, r3, #18
 8001f50:	3301      	adds	r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f54:	e002      	b.n	8001f5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	3b01      	subs	r3, #1
 8001f5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f5c:	4b14      	ldr	r3, [pc, #80]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f5e:	695b      	ldr	r3, [r3, #20]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f68:	d102      	bne.n	8001f70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f2      	bne.n	8001f56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f70:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f72:	695b      	ldr	r3, [r3, #20]
 8001f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f7c:	d110      	bne.n	8001fa0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001f7e:	2303      	movs	r3, #3
 8001f80:	e00f      	b.n	8001fa2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f82:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f8e:	d007      	beq.n	8001fa0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001f90:	4b07      	ldr	r3, [pc, #28]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f98:	4a05      	ldr	r2, [pc, #20]	@ (8001fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f9a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40007000 	.word	0x40007000
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	431bde83 	.word	0x431bde83

08001fbc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e3ca      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fce:	4b97      	ldr	r3, [pc, #604]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
 8001fd6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fd8:	4b94      	ldr	r3, [pc, #592]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0310 	and.w	r3, r3, #16
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	f000 80e4 	beq.w	80021b8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d007      	beq.n	8002006 <HAL_RCC_OscConfig+0x4a>
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	2b0c      	cmp	r3, #12
 8001ffa:	f040 808b 	bne.w	8002114 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	2b01      	cmp	r3, #1
 8002002:	f040 8087 	bne.w	8002114 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002006:	4b89      	ldr	r3, [pc, #548]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d005      	beq.n	800201e <HAL_RCC_OscConfig+0x62>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e3a2      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6a1a      	ldr	r2, [r3, #32]
 8002022:	4b82      	ldr	r3, [pc, #520]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b00      	cmp	r3, #0
 800202c:	d004      	beq.n	8002038 <HAL_RCC_OscConfig+0x7c>
 800202e:	4b7f      	ldr	r3, [pc, #508]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002036:	e005      	b.n	8002044 <HAL_RCC_OscConfig+0x88>
 8002038:	4b7c      	ldr	r3, [pc, #496]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800203a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800203e:	091b      	lsrs	r3, r3, #4
 8002040:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002044:	4293      	cmp	r3, r2
 8002046:	d223      	bcs.n	8002090 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	4618      	mov	r0, r3
 800204e:	f000 fd87 	bl	8002b60 <RCC_SetFlashLatencyFromMSIRange>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002058:	2301      	movs	r3, #1
 800205a:	e383      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800205c:	4b73      	ldr	r3, [pc, #460]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a72      	ldr	r2, [pc, #456]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002062:	f043 0308 	orr.w	r3, r3, #8
 8002066:	6013      	str	r3, [r2, #0]
 8002068:	4b70      	ldr	r3, [pc, #448]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	496d      	ldr	r1, [pc, #436]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002076:	4313      	orrs	r3, r2
 8002078:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800207a:	4b6c      	ldr	r3, [pc, #432]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	4968      	ldr	r1, [pc, #416]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800208a:	4313      	orrs	r3, r2
 800208c:	604b      	str	r3, [r1, #4]
 800208e:	e025      	b.n	80020dc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002090:	4b66      	ldr	r3, [pc, #408]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a65      	ldr	r2, [pc, #404]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002096:	f043 0308 	orr.w	r3, r3, #8
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	4b63      	ldr	r3, [pc, #396]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4960      	ldr	r1, [pc, #384]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020ae:	4b5f      	ldr	r3, [pc, #380]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	021b      	lsls	r3, r3, #8
 80020bc:	495b      	ldr	r1, [pc, #364]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d109      	bne.n	80020dc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6a1b      	ldr	r3, [r3, #32]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 fd47 	bl	8002b60 <RCC_SetFlashLatencyFromMSIRange>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e343      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80020dc:	f000 fc4a 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 80020e0:	4602      	mov	r2, r0
 80020e2:	4b52      	ldr	r3, [pc, #328]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	091b      	lsrs	r3, r3, #4
 80020e8:	f003 030f 	and.w	r3, r3, #15
 80020ec:	4950      	ldr	r1, [pc, #320]	@ (8002230 <HAL_RCC_OscConfig+0x274>)
 80020ee:	5ccb      	ldrb	r3, [r1, r3]
 80020f0:	f003 031f 	and.w	r3, r3, #31
 80020f4:	fa22 f303 	lsr.w	r3, r2, r3
 80020f8:	4a4e      	ldr	r2, [pc, #312]	@ (8002234 <HAL_RCC_OscConfig+0x278>)
 80020fa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80020fc:	4b4e      	ldr	r3, [pc, #312]	@ (8002238 <HAL_RCC_OscConfig+0x27c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff f951 	bl	80013a8 <HAL_InitTick>
 8002106:	4603      	mov	r3, r0
 8002108:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d052      	beq.n	80021b6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002110:	7bfb      	ldrb	r3, [r7, #15]
 8002112:	e327      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	699b      	ldr	r3, [r3, #24]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d032      	beq.n	8002182 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800211c:	4b43      	ldr	r3, [pc, #268]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a42      	ldr	r2, [pc, #264]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002128:	f7ff fb90 	bl	800184c <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002130:	f7ff fb8c 	bl	800184c <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e310      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002142:	4b3a      	ldr	r3, [pc, #232]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0302 	and.w	r3, r3, #2
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0f0      	beq.n	8002130 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800214e:	4b37      	ldr	r3, [pc, #220]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a36      	ldr	r2, [pc, #216]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002154:	f043 0308 	orr.w	r3, r3, #8
 8002158:	6013      	str	r3, [r2, #0]
 800215a:	4b34      	ldr	r3, [pc, #208]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a1b      	ldr	r3, [r3, #32]
 8002166:	4931      	ldr	r1, [pc, #196]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002168:	4313      	orrs	r3, r2
 800216a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800216c:	4b2f      	ldr	r3, [pc, #188]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	69db      	ldr	r3, [r3, #28]
 8002178:	021b      	lsls	r3, r3, #8
 800217a:	492c      	ldr	r1, [pc, #176]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800217c:	4313      	orrs	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
 8002180:	e01a      	b.n	80021b8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002182:	4b2a      	ldr	r3, [pc, #168]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a29      	ldr	r2, [pc, #164]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002188:	f023 0301 	bic.w	r3, r3, #1
 800218c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800218e:	f7ff fb5d 	bl	800184c <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002194:	e008      	b.n	80021a8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002196:	f7ff fb59 	bl	800184c <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b02      	cmp	r3, #2
 80021a2:	d901      	bls.n	80021a8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e2dd      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021a8:	4b20      	ldr	r3, [pc, #128]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f003 0302 	and.w	r3, r3, #2
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d1f0      	bne.n	8002196 <HAL_RCC_OscConfig+0x1da>
 80021b4:	e000      	b.n	80021b8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021b6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d074      	beq.n	80022ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	2b08      	cmp	r3, #8
 80021c8:	d005      	beq.n	80021d6 <HAL_RCC_OscConfig+0x21a>
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	2b0c      	cmp	r3, #12
 80021ce:	d10e      	bne.n	80021ee <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	2b03      	cmp	r3, #3
 80021d4:	d10b      	bne.n	80021ee <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d6:	4b15      	ldr	r3, [pc, #84]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d064      	beq.n	80022ac <HAL_RCC_OscConfig+0x2f0>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d160      	bne.n	80022ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e2ba      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021f6:	d106      	bne.n	8002206 <HAL_RCC_OscConfig+0x24a>
 80021f8:	4b0c      	ldr	r3, [pc, #48]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a0b      	ldr	r2, [pc, #44]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 80021fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002202:	6013      	str	r3, [r2, #0]
 8002204:	e026      	b.n	8002254 <HAL_RCC_OscConfig+0x298>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800220e:	d115      	bne.n	800223c <HAL_RCC_OscConfig+0x280>
 8002210:	4b06      	ldr	r3, [pc, #24]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a05      	ldr	r2, [pc, #20]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002216:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800221a:	6013      	str	r3, [r2, #0]
 800221c:	4b03      	ldr	r3, [pc, #12]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a02      	ldr	r2, [pc, #8]	@ (800222c <HAL_RCC_OscConfig+0x270>)
 8002222:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002226:	6013      	str	r3, [r2, #0]
 8002228:	e014      	b.n	8002254 <HAL_RCC_OscConfig+0x298>
 800222a:	bf00      	nop
 800222c:	40021000 	.word	0x40021000
 8002230:	080091c8 	.word	0x080091c8
 8002234:	20000000 	.word	0x20000000
 8002238:	20000004 	.word	0x20000004
 800223c:	4ba0      	ldr	r3, [pc, #640]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a9f      	ldr	r2, [pc, #636]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002242:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002246:	6013      	str	r3, [r2, #0]
 8002248:	4b9d      	ldr	r3, [pc, #628]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a9c      	ldr	r2, [pc, #624]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800224e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002252:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d013      	beq.n	8002284 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225c:	f7ff faf6 	bl	800184c <HAL_GetTick>
 8002260:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002262:	e008      	b.n	8002276 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002264:	f7ff faf2 	bl	800184c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b64      	cmp	r3, #100	@ 0x64
 8002270:	d901      	bls.n	8002276 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e276      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002276:	4b92      	ldr	r3, [pc, #584]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d0f0      	beq.n	8002264 <HAL_RCC_OscConfig+0x2a8>
 8002282:	e014      	b.n	80022ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002284:	f7ff fae2 	bl	800184c <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800228c:	f7ff fade 	bl	800184c <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b64      	cmp	r3, #100	@ 0x64
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e262      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800229e:	4b88      	ldr	r3, [pc, #544]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f0      	bne.n	800228c <HAL_RCC_OscConfig+0x2d0>
 80022aa:	e000      	b.n	80022ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d060      	beq.n	800237c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d005      	beq.n	80022cc <HAL_RCC_OscConfig+0x310>
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b0c      	cmp	r3, #12
 80022c4:	d119      	bne.n	80022fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d116      	bne.n	80022fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022cc:	4b7c      	ldr	r3, [pc, #496]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d005      	beq.n	80022e4 <HAL_RCC_OscConfig+0x328>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e23f      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e4:	4b76      	ldr	r3, [pc, #472]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	691b      	ldr	r3, [r3, #16]
 80022f0:	061b      	lsls	r3, r3, #24
 80022f2:	4973      	ldr	r1, [pc, #460]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022f8:	e040      	b.n	800237c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d023      	beq.n	800234a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002302:	4b6f      	ldr	r3, [pc, #444]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a6e      	ldr	r2, [pc, #440]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800230c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230e:	f7ff fa9d 	bl	800184c <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002316:	f7ff fa99 	bl	800184c <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e21d      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002328:	4b65      	ldr	r3, [pc, #404]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002334:	4b62      	ldr	r3, [pc, #392]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	061b      	lsls	r3, r3, #24
 8002342:	495f      	ldr	r1, [pc, #380]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002344:	4313      	orrs	r3, r2
 8002346:	604b      	str	r3, [r1, #4]
 8002348:	e018      	b.n	800237c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800234a:	4b5d      	ldr	r3, [pc, #372]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a5c      	ldr	r2, [pc, #368]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002350:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002356:	f7ff fa79 	bl	800184c <HAL_GetTick>
 800235a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800235c:	e008      	b.n	8002370 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800235e:	f7ff fa75 	bl	800184c <HAL_GetTick>
 8002362:	4602      	mov	r2, r0
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	2b02      	cmp	r3, #2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e1f9      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002370:	4b53      	ldr	r3, [pc, #332]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1f0      	bne.n	800235e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0308 	and.w	r3, r3, #8
 8002384:	2b00      	cmp	r3, #0
 8002386:	d03c      	beq.n	8002402 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	695b      	ldr	r3, [r3, #20]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d01c      	beq.n	80023ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002390:	4b4b      	ldr	r3, [pc, #300]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002396:	4a4a      	ldr	r2, [pc, #296]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a0:	f7ff fa54 	bl	800184c <HAL_GetTick>
 80023a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023a6:	e008      	b.n	80023ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023a8:	f7ff fa50 	bl	800184c <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b02      	cmp	r3, #2
 80023b4:	d901      	bls.n	80023ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e1d4      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023ba:	4b41      	ldr	r3, [pc, #260]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80023bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023c0:	f003 0302 	and.w	r3, r3, #2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d0ef      	beq.n	80023a8 <HAL_RCC_OscConfig+0x3ec>
 80023c8:	e01b      	b.n	8002402 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023ca:	4b3d      	ldr	r3, [pc, #244]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80023cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023d0:	4a3b      	ldr	r2, [pc, #236]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80023d2:	f023 0301 	bic.w	r3, r3, #1
 80023d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023da:	f7ff fa37 	bl	800184c <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023e2:	f7ff fa33 	bl	800184c <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e1b7      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80023f4:	4b32      	ldr	r3, [pc, #200]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80023f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023fa:	f003 0302 	and.w	r3, r3, #2
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1ef      	bne.n	80023e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 80a6 	beq.w	800255c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002410:	2300      	movs	r3, #0
 8002412:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002414:	4b2a      	ldr	r3, [pc, #168]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d10d      	bne.n	800243c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002420:	4b27      	ldr	r3, [pc, #156]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002424:	4a26      	ldr	r2, [pc, #152]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002426:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800242a:	6593      	str	r3, [r2, #88]	@ 0x58
 800242c:	4b24      	ldr	r3, [pc, #144]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800242e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002430:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002434:	60bb      	str	r3, [r7, #8]
 8002436:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002438:	2301      	movs	r3, #1
 800243a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800243c:	4b21      	ldr	r3, [pc, #132]	@ (80024c4 <HAL_RCC_OscConfig+0x508>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002444:	2b00      	cmp	r3, #0
 8002446:	d118      	bne.n	800247a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002448:	4b1e      	ldr	r3, [pc, #120]	@ (80024c4 <HAL_RCC_OscConfig+0x508>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a1d      	ldr	r2, [pc, #116]	@ (80024c4 <HAL_RCC_OscConfig+0x508>)
 800244e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002452:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002454:	f7ff f9fa 	bl	800184c <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800245c:	f7ff f9f6 	bl	800184c <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e17a      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800246e:	4b15      	ldr	r3, [pc, #84]	@ (80024c4 <HAL_RCC_OscConfig+0x508>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d108      	bne.n	8002494 <HAL_RCC_OscConfig+0x4d8>
 8002482:	4b0f      	ldr	r3, [pc, #60]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 8002484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002488:	4a0d      	ldr	r2, [pc, #52]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800248a:	f043 0301 	orr.w	r3, r3, #1
 800248e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002492:	e029      	b.n	80024e8 <HAL_RCC_OscConfig+0x52c>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	689b      	ldr	r3, [r3, #8]
 8002498:	2b05      	cmp	r3, #5
 800249a:	d115      	bne.n	80024c8 <HAL_RCC_OscConfig+0x50c>
 800249c:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 800249e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024a2:	4a07      	ldr	r2, [pc, #28]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80024a4:	f043 0304 	orr.w	r3, r3, #4
 80024a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024ac:	4b04      	ldr	r3, [pc, #16]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80024ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024b2:	4a03      	ldr	r2, [pc, #12]	@ (80024c0 <HAL_RCC_OscConfig+0x504>)
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024bc:	e014      	b.n	80024e8 <HAL_RCC_OscConfig+0x52c>
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40007000 	.word	0x40007000
 80024c8:	4b9c      	ldr	r3, [pc, #624]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80024ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ce:	4a9b      	ldr	r2, [pc, #620]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80024d0:	f023 0301 	bic.w	r3, r3, #1
 80024d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80024d8:	4b98      	ldr	r3, [pc, #608]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80024da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024de:	4a97      	ldr	r2, [pc, #604]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80024e0:	f023 0304 	bic.w	r3, r3, #4
 80024e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d016      	beq.n	800251e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f0:	f7ff f9ac 	bl	800184c <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024f6:	e00a      	b.n	800250e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f8:	f7ff f9a8 	bl	800184c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e12a      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800250e:	4b8b      	ldr	r3, [pc, #556]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002514:	f003 0302 	and.w	r3, r3, #2
 8002518:	2b00      	cmp	r3, #0
 800251a:	d0ed      	beq.n	80024f8 <HAL_RCC_OscConfig+0x53c>
 800251c:	e015      	b.n	800254a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800251e:	f7ff f995 	bl	800184c <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002524:	e00a      	b.n	800253c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002526:	f7ff f991 	bl	800184c <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002534:	4293      	cmp	r3, r2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e113      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800253c:	4b7f      	ldr	r3, [pc, #508]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800253e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1ed      	bne.n	8002526 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800254a:	7ffb      	ldrb	r3, [r7, #31]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d105      	bne.n	800255c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002550:	4b7a      	ldr	r3, [pc, #488]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002554:	4a79      	ldr	r2, [pc, #484]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002556:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800255a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002560:	2b00      	cmp	r3, #0
 8002562:	f000 80fe 	beq.w	8002762 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256a:	2b02      	cmp	r3, #2
 800256c:	f040 80d0 	bne.w	8002710 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002570:	4b72      	ldr	r3, [pc, #456]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	f003 0203 	and.w	r2, r3, #3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002580:	429a      	cmp	r2, r3
 8002582:	d130      	bne.n	80025e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800258e:	3b01      	subs	r3, #1
 8002590:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002592:	429a      	cmp	r2, r3
 8002594:	d127      	bne.n	80025e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025a0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d11f      	bne.n	80025e6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80025b0:	2a07      	cmp	r2, #7
 80025b2:	bf14      	ite	ne
 80025b4:	2201      	movne	r2, #1
 80025b6:	2200      	moveq	r2, #0
 80025b8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d113      	bne.n	80025e6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c8:	085b      	lsrs	r3, r3, #1
 80025ca:	3b01      	subs	r3, #1
 80025cc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d109      	bne.n	80025e6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025dc:	085b      	lsrs	r3, r3, #1
 80025de:	3b01      	subs	r3, #1
 80025e0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d06e      	beq.n	80026c4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	2b0c      	cmp	r3, #12
 80025ea:	d069      	beq.n	80026c0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80025ec:	4b53      	ldr	r3, [pc, #332]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d105      	bne.n	8002604 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80025f8:	4b50      	ldr	r3, [pc, #320]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e0ad      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002608:	4b4c      	ldr	r3, [pc, #304]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a4b      	ldr	r2, [pc, #300]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800260e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002612:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002614:	f7ff f91a 	bl	800184c <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800261c:	f7ff f916 	bl	800184c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e09a      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800262e:	4b43      	ldr	r3, [pc, #268]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d1f0      	bne.n	800261c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800263a:	4b40      	ldr	r3, [pc, #256]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	4b40      	ldr	r3, [pc, #256]	@ (8002740 <HAL_RCC_OscConfig+0x784>)
 8002640:	4013      	ands	r3, r2
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800264a:	3a01      	subs	r2, #1
 800264c:	0112      	lsls	r2, r2, #4
 800264e:	4311      	orrs	r1, r2
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002654:	0212      	lsls	r2, r2, #8
 8002656:	4311      	orrs	r1, r2
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800265c:	0852      	lsrs	r2, r2, #1
 800265e:	3a01      	subs	r2, #1
 8002660:	0552      	lsls	r2, r2, #21
 8002662:	4311      	orrs	r1, r2
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002668:	0852      	lsrs	r2, r2, #1
 800266a:	3a01      	subs	r2, #1
 800266c:	0652      	lsls	r2, r2, #25
 800266e:	4311      	orrs	r1, r2
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002674:	0912      	lsrs	r2, r2, #4
 8002676:	0452      	lsls	r2, r2, #17
 8002678:	430a      	orrs	r2, r1
 800267a:	4930      	ldr	r1, [pc, #192]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800267c:	4313      	orrs	r3, r2
 800267e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002680:	4b2e      	ldr	r3, [pc, #184]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a2d      	ldr	r2, [pc, #180]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002686:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800268a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800268c:	4b2b      	ldr	r3, [pc, #172]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	4a2a      	ldr	r2, [pc, #168]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002692:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002696:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002698:	f7ff f8d8 	bl	800184c <HAL_GetTick>
 800269c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800269e:	e008      	b.n	80026b2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a0:	f7ff f8d4 	bl	800184c <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	2b02      	cmp	r3, #2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e058      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026b2:	4b22      	ldr	r3, [pc, #136]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d0f0      	beq.n	80026a0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80026be:	e050      	b.n	8002762 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e04f      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026c4:	4b1d      	ldr	r3, [pc, #116]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d148      	bne.n	8002762 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80026d0:	4b1a      	ldr	r3, [pc, #104]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a19      	ldr	r2, [pc, #100]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80026d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026da:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80026dc:	4b17      	ldr	r3, [pc, #92]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	4a16      	ldr	r2, [pc, #88]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 80026e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026e6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80026e8:	f7ff f8b0 	bl	800184c <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f0:	f7ff f8ac 	bl	800184c <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e030      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0x734>
 800270e:	e028      	b.n	8002762 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	2b0c      	cmp	r3, #12
 8002714:	d023      	beq.n	800275e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002716:	4b09      	ldr	r3, [pc, #36]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a08      	ldr	r2, [pc, #32]	@ (800273c <HAL_RCC_OscConfig+0x780>)
 800271c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002720:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002722:	f7ff f893 	bl	800184c <HAL_GetTick>
 8002726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002728:	e00c      	b.n	8002744 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800272a:	f7ff f88f 	bl	800184c <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	693b      	ldr	r3, [r7, #16]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d905      	bls.n	8002744 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e013      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
 800273c:	40021000 	.word	0x40021000
 8002740:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002744:	4b09      	ldr	r3, [pc, #36]	@ (800276c <HAL_RCC_OscConfig+0x7b0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1ec      	bne.n	800272a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002750:	4b06      	ldr	r3, [pc, #24]	@ (800276c <HAL_RCC_OscConfig+0x7b0>)
 8002752:	68da      	ldr	r2, [r3, #12]
 8002754:	4905      	ldr	r1, [pc, #20]	@ (800276c <HAL_RCC_OscConfig+0x7b0>)
 8002756:	4b06      	ldr	r3, [pc, #24]	@ (8002770 <HAL_RCC_OscConfig+0x7b4>)
 8002758:	4013      	ands	r3, r2
 800275a:	60cb      	str	r3, [r1, #12]
 800275c:	e001      	b.n	8002762 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e000      	b.n	8002764 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002762:	2300      	movs	r3, #0
}
 8002764:	4618      	mov	r0, r3
 8002766:	3720      	adds	r7, #32
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}
 800276c:	40021000 	.word	0x40021000
 8002770:	feeefffc 	.word	0xfeeefffc

08002774 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0e7      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002788:	4b75      	ldr	r3, [pc, #468]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d910      	bls.n	80027b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002796:	4b72      	ldr	r3, [pc, #456]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f023 0207 	bic.w	r2, r3, #7
 800279e:	4970      	ldr	r1, [pc, #448]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a6:	4b6e      	ldr	r3, [pc, #440]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e0cf      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d010      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689a      	ldr	r2, [r3, #8]
 80027c8:	4b66      	ldr	r3, [pc, #408]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d908      	bls.n	80027e6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d4:	4b63      	ldr	r3, [pc, #396]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4960      	ldr	r1, [pc, #384]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d04c      	beq.n	800288c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	2b03      	cmp	r3, #3
 80027f8:	d107      	bne.n	800280a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027fa:	4b5a      	ldr	r3, [pc, #360]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d121      	bne.n	800284a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e0a6      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	2b02      	cmp	r3, #2
 8002810:	d107      	bne.n	8002822 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002812:	4b54      	ldr	r3, [pc, #336]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d115      	bne.n	800284a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e09a      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d107      	bne.n	800283a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800282a:	4b4e      	ldr	r3, [pc, #312]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d109      	bne.n	800284a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e08e      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800283a:	4b4a      	ldr	r3, [pc, #296]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e086      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800284a:	4b46      	ldr	r3, [pc, #280]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f023 0203 	bic.w	r2, r3, #3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	4943      	ldr	r1, [pc, #268]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 8002858:	4313      	orrs	r3, r2
 800285a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800285c:	f7fe fff6 	bl	800184c <HAL_GetTick>
 8002860:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002862:	e00a      	b.n	800287a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002864:	f7fe fff2 	bl	800184c <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002872:	4293      	cmp	r3, r2
 8002874:	d901      	bls.n	800287a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e06e      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800287a:	4b3a      	ldr	r3, [pc, #232]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 020c 	and.w	r2, r3, #12
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	429a      	cmp	r2, r3
 800288a:	d1eb      	bne.n	8002864 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d010      	beq.n	80028ba <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	4b31      	ldr	r3, [pc, #196]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d208      	bcs.n	80028ba <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a8:	4b2e      	ldr	r3, [pc, #184]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	492b      	ldr	r1, [pc, #172]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028ba:	4b29      	ldr	r3, [pc, #164]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d210      	bcs.n	80028ea <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c8:	4b25      	ldr	r3, [pc, #148]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f023 0207 	bic.w	r2, r3, #7
 80028d0:	4923      	ldr	r1, [pc, #140]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d8:	4b21      	ldr	r3, [pc, #132]	@ (8002960 <HAL_RCC_ClockConfig+0x1ec>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d001      	beq.n	80028ea <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e036      	b.n	8002958 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d008      	beq.n	8002908 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	4918      	ldr	r1, [pc, #96]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 8002904:	4313      	orrs	r3, r2
 8002906:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0308 	and.w	r3, r3, #8
 8002910:	2b00      	cmp	r3, #0
 8002912:	d009      	beq.n	8002928 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002914:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	691b      	ldr	r3, [r3, #16]
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	4910      	ldr	r1, [pc, #64]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 8002924:	4313      	orrs	r3, r2
 8002926:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002928:	f000 f824 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 800292c:	4602      	mov	r2, r0
 800292e:	4b0d      	ldr	r3, [pc, #52]	@ (8002964 <HAL_RCC_ClockConfig+0x1f0>)
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	091b      	lsrs	r3, r3, #4
 8002934:	f003 030f 	and.w	r3, r3, #15
 8002938:	490b      	ldr	r1, [pc, #44]	@ (8002968 <HAL_RCC_ClockConfig+0x1f4>)
 800293a:	5ccb      	ldrb	r3, [r1, r3]
 800293c:	f003 031f 	and.w	r3, r3, #31
 8002940:	fa22 f303 	lsr.w	r3, r2, r3
 8002944:	4a09      	ldr	r2, [pc, #36]	@ (800296c <HAL_RCC_ClockConfig+0x1f8>)
 8002946:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002948:	4b09      	ldr	r3, [pc, #36]	@ (8002970 <HAL_RCC_ClockConfig+0x1fc>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f7fe fd2b 	bl	80013a8 <HAL_InitTick>
 8002952:	4603      	mov	r3, r0
 8002954:	72fb      	strb	r3, [r7, #11]

  return status;
 8002956:	7afb      	ldrb	r3, [r7, #11]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3710      	adds	r7, #16
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40022000 	.word	0x40022000
 8002964:	40021000 	.word	0x40021000
 8002968:	080091c8 	.word	0x080091c8
 800296c:	20000000 	.word	0x20000000
 8002970:	20000004 	.word	0x20000004

08002974 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002974:	b480      	push	{r7}
 8002976:	b089      	sub	sp, #36	@ 0x24
 8002978:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
 800297e:	2300      	movs	r3, #0
 8002980:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002982:	4b3e      	ldr	r3, [pc, #248]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800298c:	4b3b      	ldr	r3, [pc, #236]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d005      	beq.n	80029a8 <HAL_RCC_GetSysClockFreq+0x34>
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	2b0c      	cmp	r3, #12
 80029a0:	d121      	bne.n	80029e6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d11e      	bne.n	80029e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80029a8:	4b34      	ldr	r3, [pc, #208]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0308 	and.w	r3, r3, #8
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d107      	bne.n	80029c4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80029b4:	4b31      	ldr	r3, [pc, #196]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 80029b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ba:	0a1b      	lsrs	r3, r3, #8
 80029bc:	f003 030f 	and.w	r3, r3, #15
 80029c0:	61fb      	str	r3, [r7, #28]
 80029c2:	e005      	b.n	80029d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80029c4:	4b2d      	ldr	r3, [pc, #180]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	091b      	lsrs	r3, r3, #4
 80029ca:	f003 030f 	and.w	r3, r3, #15
 80029ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80029d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002a80 <HAL_RCC_GetSysClockFreq+0x10c>)
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d10d      	bne.n	80029fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029e4:	e00a      	b.n	80029fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b04      	cmp	r3, #4
 80029ea:	d102      	bne.n	80029f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029ec:	4b25      	ldr	r3, [pc, #148]	@ (8002a84 <HAL_RCC_GetSysClockFreq+0x110>)
 80029ee:	61bb      	str	r3, [r7, #24]
 80029f0:	e004      	b.n	80029fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	2b08      	cmp	r3, #8
 80029f6:	d101      	bne.n	80029fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80029f8:	4b23      	ldr	r3, [pc, #140]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x114>)
 80029fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	2b0c      	cmp	r3, #12
 8002a00:	d134      	bne.n	8002a6c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a02:	4b1e      	ldr	r3, [pc, #120]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f003 0303 	and.w	r3, r3, #3
 8002a0a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d003      	beq.n	8002a1a <HAL_RCC_GetSysClockFreq+0xa6>
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	2b03      	cmp	r3, #3
 8002a16:	d003      	beq.n	8002a20 <HAL_RCC_GetSysClockFreq+0xac>
 8002a18:	e005      	b.n	8002a26 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a1c:	617b      	str	r3, [r7, #20]
      break;
 8002a1e:	e005      	b.n	8002a2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002a20:	4b19      	ldr	r3, [pc, #100]	@ (8002a88 <HAL_RCC_GetSysClockFreq+0x114>)
 8002a22:	617b      	str	r3, [r7, #20]
      break;
 8002a24:	e002      	b.n	8002a2c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	617b      	str	r3, [r7, #20]
      break;
 8002a2a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002a2c:	4b13      	ldr	r3, [pc, #76]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	f003 0307 	and.w	r3, r3, #7
 8002a36:	3301      	adds	r3, #1
 8002a38:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002a3a:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	0a1b      	lsrs	r3, r3, #8
 8002a40:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a44:	697a      	ldr	r2, [r7, #20]
 8002a46:	fb03 f202 	mul.w	r2, r3, r2
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a50:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_RCC_GetSysClockFreq+0x108>)
 8002a54:	68db      	ldr	r3, [r3, #12]
 8002a56:	0e5b      	lsrs	r3, r3, #25
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002a62:	697a      	ldr	r2, [r7, #20]
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002a6c:	69bb      	ldr	r3, [r7, #24]
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3724      	adds	r7, #36	@ 0x24
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	40021000 	.word	0x40021000
 8002a80:	080091e0 	.word	0x080091e0
 8002a84:	00f42400 	.word	0x00f42400
 8002a88:	007a1200 	.word	0x007a1200

08002a8c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a90:	4b03      	ldr	r3, [pc, #12]	@ (8002aa0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	20000000 	.word	0x20000000

08002aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002aa8:	f7ff fff0 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002aac:	4602      	mov	r2, r0
 8002aae:	4b06      	ldr	r3, [pc, #24]	@ (8002ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	0a1b      	lsrs	r3, r3, #8
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	4904      	ldr	r1, [pc, #16]	@ (8002acc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002aba:	5ccb      	ldrb	r3, [r1, r3]
 8002abc:	f003 031f 	and.w	r3, r3, #31
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	080091d8 	.word	0x080091d8

08002ad0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002ad4:	f7ff ffda 	bl	8002a8c <HAL_RCC_GetHCLKFreq>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	0adb      	lsrs	r3, r3, #11
 8002ae0:	f003 0307 	and.w	r3, r3, #7
 8002ae4:	4904      	ldr	r1, [pc, #16]	@ (8002af8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002ae6:	5ccb      	ldrb	r3, [r1, r3]
 8002ae8:	f003 031f 	and.w	r3, r3, #31
 8002aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40021000 	.word	0x40021000
 8002af8:	080091d8 	.word	0x080091d8

08002afc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	220f      	movs	r2, #15
 8002b0a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002b0c:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f003 0203 	and.w	r2, r3, #3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002b18:	4b0f      	ldr	r3, [pc, #60]	@ (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002b24:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002b30:	4b09      	ldr	r3, [pc, #36]	@ (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	08db      	lsrs	r3, r3, #3
 8002b36:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002b3e:	4b07      	ldr	r3, [pc, #28]	@ (8002b5c <HAL_RCC_GetClockConfig+0x60>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0207 	and.w	r2, r3, #7
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	601a      	str	r2, [r3, #0]
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40022000 	.word	0x40022000

08002b60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b086      	sub	sp, #24
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002b68:	2300      	movs	r3, #0
 8002b6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002b78:	f7ff f9bc 	bl	8001ef4 <HAL_PWREx_GetVoltageRange>
 8002b7c:	6178      	str	r0, [r7, #20]
 8002b7e:	e014      	b.n	8002baa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b80:	4b25      	ldr	r3, [pc, #148]	@ (8002c18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b84:	4a24      	ldr	r2, [pc, #144]	@ (8002c18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b8c:	4b22      	ldr	r3, [pc, #136]	@ (8002c18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002b98:	f7ff f9ac 	bl	8001ef4 <HAL_PWREx_GetVoltageRange>
 8002b9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ba2:	4a1d      	ldr	r2, [pc, #116]	@ (8002c18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ba8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bb0:	d10b      	bne.n	8002bca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b80      	cmp	r3, #128	@ 0x80
 8002bb6:	d919      	bls.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2ba0      	cmp	r3, #160	@ 0xa0
 8002bbc:	d902      	bls.n	8002bc4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bbe:	2302      	movs	r3, #2
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	e013      	b.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	613b      	str	r3, [r7, #16]
 8002bc8:	e010      	b.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b80      	cmp	r3, #128	@ 0x80
 8002bce:	d902      	bls.n	8002bd6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	613b      	str	r3, [r7, #16]
 8002bd4:	e00a      	b.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2b80      	cmp	r3, #128	@ 0x80
 8002bda:	d102      	bne.n	8002be2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002bdc:	2302      	movs	r3, #2
 8002bde:	613b      	str	r3, [r7, #16]
 8002be0:	e004      	b.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2b70      	cmp	r3, #112	@ 0x70
 8002be6:	d101      	bne.n	8002bec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002be8:	2301      	movs	r3, #1
 8002bea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002bec:	4b0b      	ldr	r3, [pc, #44]	@ (8002c1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f023 0207 	bic.w	r2, r3, #7
 8002bf4:	4909      	ldr	r1, [pc, #36]	@ (8002c1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002bfc:	4b07      	ldr	r3, [pc, #28]	@ (8002c1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0307 	and.w	r3, r3, #7
 8002c04:	693a      	ldr	r2, [r7, #16]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d001      	beq.n	8002c0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e000      	b.n	8002c10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40022000 	.word	0x40022000

08002c20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002c28:	2300      	movs	r3, #0
 8002c2a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d041      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002c40:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c44:	d02a      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002c46:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002c4a:	d824      	bhi.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c50:	d008      	beq.n	8002c64 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002c52:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c56:	d81e      	bhi.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d00a      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002c5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c60:	d010      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002c62:	e018      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c64:	4b86      	ldr	r3, [pc, #536]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	4a85      	ldr	r2, [pc, #532]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c6e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c70:	e015      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	3304      	adds	r3, #4
 8002c76:	2100      	movs	r1, #0
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f000 fabb 	bl	80031f4 <RCCEx_PLLSAI1_Config>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c82:	e00c      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3320      	adds	r3, #32
 8002c88:	2100      	movs	r1, #0
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f000 fba6 	bl	80033dc <RCCEx_PLLSAI2_Config>
 8002c90:	4603      	mov	r3, r0
 8002c92:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002c94:	e003      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	74fb      	strb	r3, [r7, #19]
      break;
 8002c9a:	e000      	b.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002c9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c9e:	7cfb      	ldrb	r3, [r7, #19]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d10b      	bne.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ca4:	4b76      	ldr	r3, [pc, #472]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002caa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002cb2:	4973      	ldr	r1, [pc, #460]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002cba:	e001      	b.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cbc:	7cfb      	ldrb	r3, [r7, #19]
 8002cbe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d041      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002cd0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cd4:	d02a      	beq.n	8002d2c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002cd6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cda:	d824      	bhi.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002cdc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ce0:	d008      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ce2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002ce6:	d81e      	bhi.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00a      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002cec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cf0:	d010      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002cf2:	e018      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cf4:	4b62      	ldr	r3, [pc, #392]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	4a61      	ldr	r2, [pc, #388]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002cfa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cfe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d00:	e015      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	3304      	adds	r3, #4
 8002d06:	2100      	movs	r1, #0
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f000 fa73 	bl	80031f4 <RCCEx_PLLSAI1_Config>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d12:	e00c      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	3320      	adds	r3, #32
 8002d18:	2100      	movs	r1, #0
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f000 fb5e 	bl	80033dc <RCCEx_PLLSAI2_Config>
 8002d20:	4603      	mov	r3, r0
 8002d22:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002d24:	e003      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	74fb      	strb	r3, [r7, #19]
      break;
 8002d2a:	e000      	b.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002d2c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d2e:	7cfb      	ldrb	r3, [r7, #19]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10b      	bne.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d34:	4b52      	ldr	r3, [pc, #328]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d3a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d42:	494f      	ldr	r1, [pc, #316]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002d4a:	e001      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d4c:	7cfb      	ldrb	r3, [r7, #19]
 8002d4e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f000 80a0 	beq.w	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d62:	4b47      	ldr	r3, [pc, #284]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d101      	bne.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e000      	b.n	8002d74 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002d72:	2300      	movs	r3, #0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00d      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d78:	4b41      	ldr	r3, [pc, #260]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7c:	4a40      	ldr	r2, [pc, #256]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d84:	4b3e      	ldr	r3, [pc, #248]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d90:	2301      	movs	r3, #1
 8002d92:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d94:	4b3b      	ldr	r3, [pc, #236]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a3a      	ldr	r2, [pc, #232]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002da0:	f7fe fd54 	bl	800184c <HAL_GetTick>
 8002da4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002da6:	e009      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002da8:	f7fe fd50 	bl	800184c <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d902      	bls.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	74fb      	strb	r3, [r7, #19]
        break;
 8002dba:	e005      	b.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002dbc:	4b31      	ldr	r3, [pc, #196]	@ (8002e84 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0ef      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002dc8:	7cfb      	ldrb	r3, [r7, #19]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d15c      	bne.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002dce:	4b2c      	ldr	r3, [pc, #176]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002dd8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d01f      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d019      	beq.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dec:	4b24      	ldr	r3, [pc, #144]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002df6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002df8:	4b21      	ldr	r3, [pc, #132]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dfe:	4a20      	ldr	r2, [pc, #128]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002e08:	4b1d      	ldr	r3, [pc, #116]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e18:	4a19      	ldr	r2, [pc, #100]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d016      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2a:	f7fe fd0f 	bl	800184c <HAL_GetTick>
 8002e2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e30:	e00b      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e32:	f7fe fd0b 	bl	800184c <HAL_GetTick>
 8002e36:	4602      	mov	r2, r0
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d902      	bls.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	74fb      	strb	r3, [r7, #19]
            break;
 8002e48:	e006      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d0ec      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002e58:	7cfb      	ldrb	r3, [r7, #19]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d10c      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e5e:	4b08      	ldr	r3, [pc, #32]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e6e:	4904      	ldr	r1, [pc, #16]	@ (8002e80 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002e76:	e009      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e78:	7cfb      	ldrb	r3, [r7, #19]
 8002e7a:	74bb      	strb	r3, [r7, #18]
 8002e7c:	e006      	b.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002e7e:	bf00      	nop
 8002e80:	40021000 	.word	0x40021000
 8002e84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e88:	7cfb      	ldrb	r3, [r7, #19]
 8002e8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e8c:	7c7b      	ldrb	r3, [r7, #17]
 8002e8e:	2b01      	cmp	r3, #1
 8002e90:	d105      	bne.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e92:	4b9e      	ldr	r3, [pc, #632]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e96:	4a9d      	ldr	r2, [pc, #628]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002e98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e9c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00a      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002eaa:	4b98      	ldr	r3, [pc, #608]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eb0:	f023 0203 	bic.w	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb8:	4994      	ldr	r1, [pc, #592]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00a      	beq.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ed2:	f023 020c 	bic.w	r2, r3, #12
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eda:	498c      	ldr	r1, [pc, #560]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0304 	and.w	r3, r3, #4
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d00a      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002eee:	4b87      	ldr	r3, [pc, #540]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	4983      	ldr	r1, [pc, #524]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00a      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002f10:	4b7e      	ldr	r3, [pc, #504]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	497b      	ldr	r1, [pc, #492]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0310 	and.w	r3, r3, #16
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d00a      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f32:	4b76      	ldr	r3, [pc, #472]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f40:	4972      	ldr	r1, [pc, #456]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0320 	and.w	r3, r3, #32
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00a      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f54:	4b6d      	ldr	r3, [pc, #436]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f62:	496a      	ldr	r1, [pc, #424]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f64:	4313      	orrs	r3, r2
 8002f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00a      	beq.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f76:	4b65      	ldr	r3, [pc, #404]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f84:	4961      	ldr	r1, [pc, #388]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00a      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f98:	4b5c      	ldr	r3, [pc, #368]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fa6:	4959      	ldr	r1, [pc, #356]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fba:	4b54      	ldr	r3, [pc, #336]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fc0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fc8:	4950      	ldr	r1, [pc, #320]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d00a      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002fdc:	4b4b      	ldr	r3, [pc, #300]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fe2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fea:	4948      	ldr	r1, [pc, #288]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00a      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ffe:	4b43      	ldr	r3, [pc, #268]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003004:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800300c:	493f      	ldr	r1, [pc, #252]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800300e:	4313      	orrs	r3, r2
 8003010:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d028      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003020:	4b3a      	ldr	r3, [pc, #232]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003026:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800302e:	4937      	ldr	r1, [pc, #220]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800303a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800303e:	d106      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003040:	4b32      	ldr	r3, [pc, #200]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	4a31      	ldr	r2, [pc, #196]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003046:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800304a:	60d3      	str	r3, [r2, #12]
 800304c:	e011      	b.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003052:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003056:	d10c      	bne.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3304      	adds	r3, #4
 800305c:	2101      	movs	r1, #1
 800305e:	4618      	mov	r0, r3
 8003060:	f000 f8c8 	bl	80031f4 <RCCEx_PLLSAI1_Config>
 8003064:	4603      	mov	r3, r0
 8003066:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003068:	7cfb      	ldrb	r3, [r7, #19]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800306e:	7cfb      	ldrb	r3, [r7, #19]
 8003070:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d028      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800307e:	4b23      	ldr	r3, [pc, #140]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003084:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800308c:	491f      	ldr	r1, [pc, #124]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308e:	4313      	orrs	r3, r2
 8003090:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003098:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800309c:	d106      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800309e:	4b1b      	ldr	r3, [pc, #108]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	4a1a      	ldr	r2, [pc, #104]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030a8:	60d3      	str	r3, [r2, #12]
 80030aa:	e011      	b.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80030b4:	d10c      	bne.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	3304      	adds	r3, #4
 80030ba:	2101      	movs	r1, #1
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 f899 	bl	80031f4 <RCCEx_PLLSAI1_Config>
 80030c2:	4603      	mov	r3, r0
 80030c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030c6:	7cfb      	ldrb	r3, [r7, #19]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d001      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80030cc:	7cfb      	ldrb	r3, [r7, #19]
 80030ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d02b      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030dc:	4b0b      	ldr	r3, [pc, #44]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ea:	4908      	ldr	r1, [pc, #32]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030fa:	d109      	bne.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80030fc:	4b03      	ldr	r3, [pc, #12]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	4a02      	ldr	r2, [pc, #8]	@ (800310c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003102:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003106:	60d3      	str	r3, [r2, #12]
 8003108:	e014      	b.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800310a:	bf00      	nop
 800310c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003114:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003118:	d10c      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	2101      	movs	r1, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f000 f867 	bl	80031f4 <RCCEx_PLLSAI1_Config>
 8003126:	4603      	mov	r3, r0
 8003128:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800312a:	7cfb      	ldrb	r3, [r7, #19]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003130:	7cfb      	ldrb	r3, [r7, #19]
 8003132:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800313c:	2b00      	cmp	r3, #0
 800313e:	d02f      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003140:	4b2b      	ldr	r3, [pc, #172]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003146:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800314e:	4928      	ldr	r1, [pc, #160]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003150:	4313      	orrs	r3, r2
 8003152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800315a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800315e:	d10d      	bne.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3304      	adds	r3, #4
 8003164:	2102      	movs	r1, #2
 8003166:	4618      	mov	r0, r3
 8003168:	f000 f844 	bl	80031f4 <RCCEx_PLLSAI1_Config>
 800316c:	4603      	mov	r3, r0
 800316e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003170:	7cfb      	ldrb	r3, [r7, #19]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d014      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003176:	7cfb      	ldrb	r3, [r7, #19]
 8003178:	74bb      	strb	r3, [r7, #18]
 800317a:	e011      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003180:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003184:	d10c      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	3320      	adds	r3, #32
 800318a:	2102      	movs	r1, #2
 800318c:	4618      	mov	r0, r3
 800318e:	f000 f925 	bl	80033dc <RCCEx_PLLSAI2_Config>
 8003192:	4603      	mov	r3, r0
 8003194:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003196:	7cfb      	ldrb	r3, [r7, #19]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d001      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800319c:	7cfb      	ldrb	r3, [r7, #19]
 800319e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d00a      	beq.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80031ac:	4b10      	ldr	r3, [pc, #64]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80031ba:	490d      	ldr	r1, [pc, #52]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031bc:	4313      	orrs	r3, r2
 80031be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d00b      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80031ce:	4b08      	ldr	r3, [pc, #32]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031de:	4904      	ldr	r1, [pc, #16]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80031e6:	7cbb      	ldrb	r3, [r7, #18]
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3718      	adds	r7, #24
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000

080031f4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003202:	4b75      	ldr	r3, [pc, #468]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	f003 0303 	and.w	r3, r3, #3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d018      	beq.n	8003240 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800320e:	4b72      	ldr	r3, [pc, #456]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f003 0203 	and.w	r2, r3, #3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d10d      	bne.n	800323a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
       ||
 8003222:	2b00      	cmp	r3, #0
 8003224:	d009      	beq.n	800323a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003226:	4b6c      	ldr	r3, [pc, #432]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003228:	68db      	ldr	r3, [r3, #12]
 800322a:	091b      	lsrs	r3, r3, #4
 800322c:	f003 0307 	and.w	r3, r3, #7
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
       ||
 8003236:	429a      	cmp	r2, r3
 8003238:	d047      	beq.n	80032ca <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	73fb      	strb	r3, [r7, #15]
 800323e:	e044      	b.n	80032ca <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2b03      	cmp	r3, #3
 8003246:	d018      	beq.n	800327a <RCCEx_PLLSAI1_Config+0x86>
 8003248:	2b03      	cmp	r3, #3
 800324a:	d825      	bhi.n	8003298 <RCCEx_PLLSAI1_Config+0xa4>
 800324c:	2b01      	cmp	r3, #1
 800324e:	d002      	beq.n	8003256 <RCCEx_PLLSAI1_Config+0x62>
 8003250:	2b02      	cmp	r3, #2
 8003252:	d009      	beq.n	8003268 <RCCEx_PLLSAI1_Config+0x74>
 8003254:	e020      	b.n	8003298 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003256:	4b60      	ldr	r3, [pc, #384]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d11d      	bne.n	800329e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003266:	e01a      	b.n	800329e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003268:	4b5b      	ldr	r3, [pc, #364]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003270:	2b00      	cmp	r3, #0
 8003272:	d116      	bne.n	80032a2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003278:	e013      	b.n	80032a2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800327a:	4b57      	ldr	r3, [pc, #348]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d10f      	bne.n	80032a6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003286:	4b54      	ldr	r3, [pc, #336]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003296:	e006      	b.n	80032a6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	73fb      	strb	r3, [r7, #15]
      break;
 800329c:	e004      	b.n	80032a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800329e:	bf00      	nop
 80032a0:	e002      	b.n	80032a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032a2:	bf00      	nop
 80032a4:	e000      	b.n	80032a8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80032a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10d      	bne.n	80032ca <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80032ae:	4b4a      	ldr	r3, [pc, #296]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6819      	ldr	r1, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	3b01      	subs	r3, #1
 80032c0:	011b      	lsls	r3, r3, #4
 80032c2:	430b      	orrs	r3, r1
 80032c4:	4944      	ldr	r1, [pc, #272]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d17d      	bne.n	80033cc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80032d0:	4b41      	ldr	r3, [pc, #260]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a40      	ldr	r2, [pc, #256]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80032da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032dc:	f7fe fab6 	bl	800184c <HAL_GetTick>
 80032e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032e2:	e009      	b.n	80032f8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80032e4:	f7fe fab2 	bl	800184c <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d902      	bls.n	80032f8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	73fb      	strb	r3, [r7, #15]
        break;
 80032f6:	e005      	b.n	8003304 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80032f8:	4b37      	ldr	r3, [pc, #220]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d1ef      	bne.n	80032e4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003304:	7bfb      	ldrb	r3, [r7, #15]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d160      	bne.n	80033cc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d111      	bne.n	8003334 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003310:	4b31      	ldr	r3, [pc, #196]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003318:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800331c:	687a      	ldr	r2, [r7, #4]
 800331e:	6892      	ldr	r2, [r2, #8]
 8003320:	0211      	lsls	r1, r2, #8
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	68d2      	ldr	r2, [r2, #12]
 8003326:	0912      	lsrs	r2, r2, #4
 8003328:	0452      	lsls	r2, r2, #17
 800332a:	430a      	orrs	r2, r1
 800332c:	492a      	ldr	r1, [pc, #168]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800332e:	4313      	orrs	r3, r2
 8003330:	610b      	str	r3, [r1, #16]
 8003332:	e027      	b.n	8003384 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	2b01      	cmp	r3, #1
 8003338:	d112      	bne.n	8003360 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800333a:	4b27      	ldr	r3, [pc, #156]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003342:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	6892      	ldr	r2, [r2, #8]
 800334a:	0211      	lsls	r1, r2, #8
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6912      	ldr	r2, [r2, #16]
 8003350:	0852      	lsrs	r2, r2, #1
 8003352:	3a01      	subs	r2, #1
 8003354:	0552      	lsls	r2, r2, #21
 8003356:	430a      	orrs	r2, r1
 8003358:	491f      	ldr	r1, [pc, #124]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800335a:	4313      	orrs	r3, r2
 800335c:	610b      	str	r3, [r1, #16]
 800335e:	e011      	b.n	8003384 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003360:	4b1d      	ldr	r3, [pc, #116]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003368:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6892      	ldr	r2, [r2, #8]
 8003370:	0211      	lsls	r1, r2, #8
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6952      	ldr	r2, [r2, #20]
 8003376:	0852      	lsrs	r2, r2, #1
 8003378:	3a01      	subs	r2, #1
 800337a:	0652      	lsls	r2, r2, #25
 800337c:	430a      	orrs	r2, r1
 800337e:	4916      	ldr	r1, [pc, #88]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003380:	4313      	orrs	r3, r2
 8003382:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003384:	4b14      	ldr	r3, [pc, #80]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a13      	ldr	r2, [pc, #76]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800338a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800338e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003390:	f7fe fa5c 	bl	800184c <HAL_GetTick>
 8003394:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003396:	e009      	b.n	80033ac <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003398:	f7fe fa58 	bl	800184c <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d902      	bls.n	80033ac <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	73fb      	strb	r3, [r7, #15]
          break;
 80033aa:	e005      	b.n	80033b8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80033ac:	4b0a      	ldr	r3, [pc, #40]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0ef      	beq.n	8003398 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80033b8:	7bfb      	ldrb	r3, [r7, #15]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d106      	bne.n	80033cc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80033be:	4b06      	ldr	r3, [pc, #24]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c0:	691a      	ldr	r2, [r3, #16]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	699b      	ldr	r3, [r3, #24]
 80033c6:	4904      	ldr	r1, [pc, #16]	@ (80033d8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80033cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}
 80033d6:	bf00      	nop
 80033d8:	40021000 	.word	0x40021000

080033dc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033e6:	2300      	movs	r3, #0
 80033e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033ea:	4b6a      	ldr	r3, [pc, #424]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f003 0303 	and.w	r3, r3, #3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d018      	beq.n	8003428 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80033f6:	4b67      	ldr	r3, [pc, #412]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	f003 0203 	and.w	r2, r3, #3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	429a      	cmp	r2, r3
 8003404:	d10d      	bne.n	8003422 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
       ||
 800340a:	2b00      	cmp	r3, #0
 800340c:	d009      	beq.n	8003422 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800340e:	4b61      	ldr	r3, [pc, #388]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	091b      	lsrs	r3, r3, #4
 8003414:	f003 0307 	and.w	r3, r3, #7
 8003418:	1c5a      	adds	r2, r3, #1
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
       ||
 800341e:	429a      	cmp	r2, r3
 8003420:	d047      	beq.n	80034b2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
 8003426:	e044      	b.n	80034b2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	2b03      	cmp	r3, #3
 800342e:	d018      	beq.n	8003462 <RCCEx_PLLSAI2_Config+0x86>
 8003430:	2b03      	cmp	r3, #3
 8003432:	d825      	bhi.n	8003480 <RCCEx_PLLSAI2_Config+0xa4>
 8003434:	2b01      	cmp	r3, #1
 8003436:	d002      	beq.n	800343e <RCCEx_PLLSAI2_Config+0x62>
 8003438:	2b02      	cmp	r3, #2
 800343a:	d009      	beq.n	8003450 <RCCEx_PLLSAI2_Config+0x74>
 800343c:	e020      	b.n	8003480 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800343e:	4b55      	ldr	r3, [pc, #340]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d11d      	bne.n	8003486 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800344e:	e01a      	b.n	8003486 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003450:	4b50      	ldr	r3, [pc, #320]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003458:	2b00      	cmp	r3, #0
 800345a:	d116      	bne.n	800348a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003460:	e013      	b.n	800348a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003462:	4b4c      	ldr	r3, [pc, #304]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10f      	bne.n	800348e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800346e:	4b49      	ldr	r3, [pc, #292]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d109      	bne.n	800348e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800347a:	2301      	movs	r3, #1
 800347c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800347e:	e006      	b.n	800348e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
      break;
 8003484:	e004      	b.n	8003490 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003486:	bf00      	nop
 8003488:	e002      	b.n	8003490 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800348a:	bf00      	nop
 800348c:	e000      	b.n	8003490 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800348e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003490:	7bfb      	ldrb	r3, [r7, #15]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10d      	bne.n	80034b2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003496:	4b3f      	ldr	r3, [pc, #252]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6819      	ldr	r1, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	3b01      	subs	r3, #1
 80034a8:	011b      	lsls	r3, r3, #4
 80034aa:	430b      	orrs	r3, r1
 80034ac:	4939      	ldr	r1, [pc, #228]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80034b2:	7bfb      	ldrb	r3, [r7, #15]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d167      	bne.n	8003588 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80034b8:	4b36      	ldr	r3, [pc, #216]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a35      	ldr	r2, [pc, #212]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034c4:	f7fe f9c2 	bl	800184c <HAL_GetTick>
 80034c8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034ca:	e009      	b.n	80034e0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80034cc:	f7fe f9be 	bl	800184c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d902      	bls.n	80034e0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	73fb      	strb	r3, [r7, #15]
        break;
 80034de:	e005      	b.n	80034ec <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80034e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1ef      	bne.n	80034cc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034ec:	7bfb      	ldrb	r3, [r7, #15]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d14a      	bne.n	8003588 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d111      	bne.n	800351c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034f8:	4b26      	ldr	r3, [pc, #152]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 80034fa:	695b      	ldr	r3, [r3, #20]
 80034fc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003500:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	6892      	ldr	r2, [r2, #8]
 8003508:	0211      	lsls	r1, r2, #8
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	68d2      	ldr	r2, [r2, #12]
 800350e:	0912      	lsrs	r2, r2, #4
 8003510:	0452      	lsls	r2, r2, #17
 8003512:	430a      	orrs	r2, r1
 8003514:	491f      	ldr	r1, [pc, #124]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003516:	4313      	orrs	r3, r2
 8003518:	614b      	str	r3, [r1, #20]
 800351a:	e011      	b.n	8003540 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800351c:	4b1d      	ldr	r3, [pc, #116]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003524:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6892      	ldr	r2, [r2, #8]
 800352c:	0211      	lsls	r1, r2, #8
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	6912      	ldr	r2, [r2, #16]
 8003532:	0852      	lsrs	r2, r2, #1
 8003534:	3a01      	subs	r2, #1
 8003536:	0652      	lsls	r2, r2, #25
 8003538:	430a      	orrs	r2, r1
 800353a:	4916      	ldr	r1, [pc, #88]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 800353c:	4313      	orrs	r3, r2
 800353e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003540:	4b14      	ldr	r3, [pc, #80]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a13      	ldr	r2, [pc, #76]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800354a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800354c:	f7fe f97e 	bl	800184c <HAL_GetTick>
 8003550:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003552:	e009      	b.n	8003568 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003554:	f7fe f97a 	bl	800184c <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	2b02      	cmp	r3, #2
 8003560:	d902      	bls.n	8003568 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	73fb      	strb	r3, [r7, #15]
          break;
 8003566:	e005      	b.n	8003574 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003568:	4b0a      	ldr	r3, [pc, #40]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d0ef      	beq.n	8003554 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003574:	7bfb      	ldrb	r3, [r7, #15]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d106      	bne.n	8003588 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800357a:	4b06      	ldr	r3, [pc, #24]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	4904      	ldr	r1, [pc, #16]	@ (8003594 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003584:	4313      	orrs	r3, r2
 8003586:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003588:	7bfb      	ldrb	r3, [r7, #15]
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000

08003598 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e095      	b.n	80036d6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d108      	bne.n	80035c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035ba:	d009      	beq.n	80035d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
 80035c2:	e005      	b.n	80035d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d106      	bne.n	80035f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7fd fe52 	bl	8001294 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2202      	movs	r2, #2
 80035f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003606:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003610:	d902      	bls.n	8003618 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
 8003616:	e002      	b.n	800361e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003618:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800361c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003626:	d007      	beq.n	8003638 <HAL_SPI_Init+0xa0>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003630:	d002      	beq.n	8003638 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	f003 0301 	and.w	r3, r3, #1
 800365c:	431a      	orrs	r2, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003666:	431a      	orrs	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003670:	431a      	orrs	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800367a:	ea42 0103 	orr.w	r1, r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003682:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	430a      	orrs	r2, r1
 800368c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	699b      	ldr	r3, [r3, #24]
 8003692:	0c1b      	lsrs	r3, r3, #16
 8003694:	f003 0204 	and.w	r2, r3, #4
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	f003 0310 	and.w	r3, r3, #16
 80036a0:	431a      	orrs	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a6:	f003 0308 	and.w	r3, r3, #8
 80036aa:	431a      	orrs	r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80036b4:	ea42 0103 	orr.w	r1, r2, r3
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80036d4:	2300      	movs	r3, #0
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3710      	adds	r7, #16
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}

080036de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	b088      	sub	sp, #32
 80036e2:	af00      	add	r7, sp, #0
 80036e4:	60f8      	str	r0, [r7, #12]
 80036e6:	60b9      	str	r1, [r7, #8]
 80036e8:	603b      	str	r3, [r7, #0]
 80036ea:	4613      	mov	r3, r2
 80036ec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036ee:	f7fe f8ad 	bl	800184c <HAL_GetTick>
 80036f2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80036f4:	88fb      	ldrh	r3, [r7, #6]
 80036f6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d001      	beq.n	8003708 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003704:	2302      	movs	r3, #2
 8003706:	e15c      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_SPI_Transmit+0x36>
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e154      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800371e:	2b01      	cmp	r3, #1
 8003720:	d101      	bne.n	8003726 <HAL_SPI_Transmit+0x48>
 8003722:	2302      	movs	r3, #2
 8003724:	e14d      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2203      	movs	r2, #3
 8003732:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2200      	movs	r2, #0
 800373a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	88fa      	ldrh	r2, [r7, #6]
 8003746:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	88fa      	ldrh	r2, [r7, #6]
 800374c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2200      	movs	r2, #0
 8003758:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	2200      	movs	r2, #0
 8003768:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003778:	d10f      	bne.n	800379a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003788:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003798:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037a4:	2b40      	cmp	r3, #64	@ 0x40
 80037a6:	d007      	beq.n	80037b8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037c0:	d952      	bls.n	8003868 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d002      	beq.n	80037d0 <HAL_SPI_Transmit+0xf2>
 80037ca:	8b7b      	ldrh	r3, [r7, #26]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d145      	bne.n	800385c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037d4:	881a      	ldrh	r2, [r3, #0]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e0:	1c9a      	adds	r2, r3, #2
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b29a      	uxth	r2, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80037f4:	e032      	b.n	800385c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b02      	cmp	r3, #2
 8003802:	d112      	bne.n	800382a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003808:	881a      	ldrh	r2, [r3, #0]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003814:	1c9a      	adds	r2, r3, #2
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800381e:	b29b      	uxth	r3, r3
 8003820:	3b01      	subs	r3, #1
 8003822:	b29a      	uxth	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003828:	e018      	b.n	800385c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800382a:	f7fe f80f 	bl	800184c <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	429a      	cmp	r2, r3
 8003838:	d803      	bhi.n	8003842 <HAL_SPI_Transmit+0x164>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003840:	d102      	bne.n	8003848 <HAL_SPI_Transmit+0x16a>
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d109      	bne.n	800385c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e0b2      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d1c7      	bne.n	80037f6 <HAL_SPI_Transmit+0x118>
 8003866:	e083      	b.n	8003970 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_SPI_Transmit+0x198>
 8003870:	8b7b      	ldrh	r3, [r7, #26]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d177      	bne.n	8003966 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b01      	cmp	r3, #1
 800387e:	d912      	bls.n	80038a6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003884:	881a      	ldrh	r2, [r3, #0]
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003890:	1c9a      	adds	r2, r3, #2
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800389a:	b29b      	uxth	r3, r3
 800389c:	3b02      	subs	r3, #2
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038a4:	e05f      	b.n	8003966 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	330c      	adds	r3, #12
 80038b0:	7812      	ldrb	r2, [r2, #0]
 80038b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b8:	1c5a      	adds	r2, r3, #1
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	3b01      	subs	r3, #1
 80038c6:	b29a      	uxth	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80038cc:	e04b      	b.n	8003966 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	f003 0302 	and.w	r3, r3, #2
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d12b      	bne.n	8003934 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d912      	bls.n	800390c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ea:	881a      	ldrh	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f6:	1c9a      	adds	r2, r3, #2
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003900:	b29b      	uxth	r3, r3
 8003902:	3b02      	subs	r3, #2
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800390a:	e02c      	b.n	8003966 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	330c      	adds	r3, #12
 8003916:	7812      	ldrb	r2, [r2, #0]
 8003918:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003932:	e018      	b.n	8003966 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003934:	f7fd ff8a 	bl	800184c <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	429a      	cmp	r2, r3
 8003942:	d803      	bhi.n	800394c <HAL_SPI_Transmit+0x26e>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394a:	d102      	bne.n	8003952 <HAL_SPI_Transmit+0x274>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d109      	bne.n	8003966 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e02d      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800396a:	b29b      	uxth	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1ae      	bne.n	80038ce <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003970:	69fa      	ldr	r2, [r7, #28]
 8003972:	6839      	ldr	r1, [r7, #0]
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f000 fb65 	bl	8004044 <SPI_EndRxTxTransaction>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d10a      	bne.n	80039a4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	617b      	str	r3, [r7, #20]
 80039a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80039c0:	2300      	movs	r3, #0
  }
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3720      	adds	r7, #32
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b08a      	sub	sp, #40	@ 0x28
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
 80039d6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80039d8:	2301      	movs	r3, #1
 80039da:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039dc:	f7fd ff36 	bl	800184c <HAL_GetTick>
 80039e0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80039e8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80039f0:	887b      	ldrh	r3, [r7, #2]
 80039f2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80039f4:	887b      	ldrh	r3, [r7, #2]
 80039f6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80039f8:	7ffb      	ldrb	r3, [r7, #31]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d00c      	beq.n	8003a18 <HAL_SPI_TransmitReceive+0x4e>
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a04:	d106      	bne.n	8003a14 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d102      	bne.n	8003a14 <HAL_SPI_TransmitReceive+0x4a>
 8003a0e:	7ffb      	ldrb	r3, [r7, #31]
 8003a10:	2b04      	cmp	r3, #4
 8003a12:	d001      	beq.n	8003a18 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003a14:	2302      	movs	r3, #2
 8003a16:	e1f3      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d005      	beq.n	8003a2a <HAL_SPI_TransmitReceive+0x60>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d002      	beq.n	8003a2a <HAL_SPI_TransmitReceive+0x60>
 8003a24:	887b      	ldrh	r3, [r7, #2]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d101      	bne.n	8003a2e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e1e8      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d101      	bne.n	8003a3c <HAL_SPI_TransmitReceive+0x72>
 8003a38:	2302      	movs	r3, #2
 8003a3a:	e1e1      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	2b04      	cmp	r3, #4
 8003a4e:	d003      	beq.n	8003a58 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2205      	movs	r2, #5
 8003a54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	887a      	ldrh	r2, [r7, #2]
 8003a68:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	887a      	ldrh	r2, [r7, #2]
 8003a70:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	887a      	ldrh	r2, [r7, #2]
 8003a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	887a      	ldrh	r2, [r7, #2]
 8003a84:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003a9a:	d802      	bhi.n	8003aa2 <HAL_SPI_TransmitReceive+0xd8>
 8003a9c:	8abb      	ldrh	r3, [r7, #20]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d908      	bls.n	8003ab4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ab0:	605a      	str	r2, [r3, #4]
 8003ab2:	e007      	b.n	8003ac4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ac2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ace:	2b40      	cmp	r3, #64	@ 0x40
 8003ad0:	d007      	beq.n	8003ae2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ae0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003aea:	f240 8083 	bls.w	8003bf4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d002      	beq.n	8003afc <HAL_SPI_TransmitReceive+0x132>
 8003af6:	8afb      	ldrh	r3, [r7, #22]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d16f      	bne.n	8003bdc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b00:	881a      	ldrh	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0c:	1c9a      	adds	r2, r3, #2
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b20:	e05c      	b.n	8003bdc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	f003 0302 	and.w	r3, r3, #2
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d11b      	bne.n	8003b68 <HAL_SPI_TransmitReceive+0x19e>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d016      	beq.n	8003b68 <HAL_SPI_TransmitReceive+0x19e>
 8003b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d113      	bne.n	8003b68 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b44:	881a      	ldrh	r2, [r3, #0]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b50:	1c9a      	adds	r2, r3, #2
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b64:	2300      	movs	r3, #0
 8003b66:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d11c      	bne.n	8003bb0 <HAL_SPI_TransmitReceive+0x1e6>
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d016      	beq.n	8003bb0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68da      	ldr	r2, [r3, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8c:	b292      	uxth	r2, r2
 8003b8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b94:	1c9a      	adds	r2, r3, #2
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	b29a      	uxth	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bac:	2301      	movs	r3, #1
 8003bae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003bb0:	f7fd fe4c 	bl	800184c <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d80d      	bhi.n	8003bdc <HAL_SPI_TransmitReceive+0x212>
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc6:	d009      	beq.n	8003bdc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e111      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d19d      	bne.n	8003b22 <HAL_SPI_TransmitReceive+0x158>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d197      	bne.n	8003b22 <HAL_SPI_TransmitReceive+0x158>
 8003bf2:	e0e5      	b.n	8003dc0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <HAL_SPI_TransmitReceive+0x23a>
 8003bfc:	8afb      	ldrh	r3, [r7, #22]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	f040 80d1 	bne.w	8003da6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c08:	b29b      	uxth	r3, r3
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d912      	bls.n	8003c34 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c12:	881a      	ldrh	r2, [r3, #0]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c1e:	1c9a      	adds	r2, r3, #2
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	3b02      	subs	r3, #2
 8003c2c:	b29a      	uxth	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c32:	e0b8      	b.n	8003da6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	330c      	adds	r3, #12
 8003c3e:	7812      	ldrb	r2, [r2, #0]
 8003c40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	3b01      	subs	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c5a:	e0a4      	b.n	8003da6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d134      	bne.n	8003cd4 <HAL_SPI_TransmitReceive+0x30a>
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d02f      	beq.n	8003cd4 <HAL_SPI_TransmitReceive+0x30a>
 8003c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d12c      	bne.n	8003cd4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d912      	bls.n	8003caa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c88:	881a      	ldrh	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c94:	1c9a      	adds	r2, r3, #2
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	3b02      	subs	r3, #2
 8003ca2:	b29a      	uxth	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ca8:	e012      	b.n	8003cd0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	330c      	adds	r3, #12
 8003cb4:	7812      	ldrb	r2, [r2, #0]
 8003cb6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cbc:	1c5a      	adds	r2, r3, #1
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d148      	bne.n	8003d74 <HAL_SPI_TransmitReceive+0x3aa>
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d042      	beq.n	8003d74 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d923      	bls.n	8003d42 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	68da      	ldr	r2, [r3, #12]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	b292      	uxth	r2, r2
 8003d06:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	1c9a      	adds	r2, r3, #2
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b02      	subs	r3, #2
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d81f      	bhi.n	8003d70 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	685a      	ldr	r2, [r3, #4]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d3e:	605a      	str	r2, [r3, #4]
 8003d40:	e016      	b.n	8003d70 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f103 020c 	add.w	r2, r3, #12
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	7812      	ldrb	r2, [r2, #0]
 8003d50:	b2d2      	uxtb	r2, r2
 8003d52:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d58:	1c5a      	adds	r2, r3, #1
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	3b01      	subs	r3, #1
 8003d68:	b29a      	uxth	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d70:	2301      	movs	r3, #1
 8003d72:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003d74:	f7fd fd6a 	bl	800184c <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d803      	bhi.n	8003d8c <HAL_SPI_TransmitReceive+0x3c2>
 8003d84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d8a:	d102      	bne.n	8003d92 <HAL_SPI_TransmitReceive+0x3c8>
 8003d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2201      	movs	r2, #1
 8003d96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e02c      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f47f af55 	bne.w	8003c5c <HAL_SPI_TransmitReceive+0x292>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f47f af4e 	bne.w	8003c5c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dc0:	6a3a      	ldr	r2, [r7, #32]
 8003dc2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f000 f93d 	bl	8004044 <SPI_EndRxTxTransaction>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d008      	beq.n	8003de2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2220      	movs	r2, #32
 8003dd4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e00e      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e000      	b.n	8003e00 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
  }
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3728      	adds	r7, #40	@ 0x28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b088      	sub	sp, #32
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	60f8      	str	r0, [r7, #12]
 8003e10:	60b9      	str	r1, [r7, #8]
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	4613      	mov	r3, r2
 8003e16:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e18:	f7fd fd18 	bl	800184c <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	683a      	ldr	r2, [r7, #0]
 8003e24:	4413      	add	r3, r2
 8003e26:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e28:	f7fd fd10 	bl	800184c <HAL_GetTick>
 8003e2c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e2e:	4b39      	ldr	r3, [pc, #228]	@ (8003f14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	015b      	lsls	r3, r3, #5
 8003e34:	0d1b      	lsrs	r3, r3, #20
 8003e36:	69fa      	ldr	r2, [r7, #28]
 8003e38:	fb02 f303 	mul.w	r3, r2, r3
 8003e3c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e3e:	e054      	b.n	8003eea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e46:	d050      	beq.n	8003eea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e48:	f7fd fd00 	bl	800184c <HAL_GetTick>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	1ad3      	subs	r3, r2, r3
 8003e52:	69fa      	ldr	r2, [r7, #28]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d902      	bls.n	8003e5e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d13d      	bne.n	8003eda <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685a      	ldr	r2, [r3, #4]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003e6c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e76:	d111      	bne.n	8003e9c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e80:	d004      	beq.n	8003e8c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e8a:	d107      	bne.n	8003e9c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e9a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ea0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ea4:	d10f      	bne.n	8003ec6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003eb4:	601a      	str	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ec4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e017      	b.n	8003f0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	3b01      	subs	r3, #1
 8003ee8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	68ba      	ldr	r2, [r7, #8]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	bf0c      	ite	eq
 8003efa:	2301      	moveq	r3, #1
 8003efc:	2300      	movne	r3, #0
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	461a      	mov	r2, r3
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d19b      	bne.n	8003e40 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	20000000 	.word	0x20000000

08003f18 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b08a      	sub	sp, #40	@ 0x28
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
 8003f24:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f2a:	f7fd fc8f 	bl	800184c <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f32:	1a9b      	subs	r3, r3, r2
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	4413      	add	r3, r2
 8003f38:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003f3a:	f7fd fc87 	bl	800184c <HAL_GetTick>
 8003f3e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	330c      	adds	r3, #12
 8003f46:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003f48:	4b3d      	ldr	r3, [pc, #244]	@ (8004040 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	4413      	add	r3, r2
 8003f52:	00da      	lsls	r2, r3, #3
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	0d1b      	lsrs	r3, r3, #20
 8003f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f5a:	fb02 f303 	mul.w	r3, r2, r3
 8003f5e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003f60:	e060      	b.n	8004024 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f68:	d107      	bne.n	8003f7a <SPI_WaitFifoStateUntilTimeout+0x62>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d104      	bne.n	8003f7a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003f78:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f80:	d050      	beq.n	8004024 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f82:	f7fd fc63 	bl	800184c <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d902      	bls.n	8003f98 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d13d      	bne.n	8004014 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fa6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fb0:	d111      	bne.n	8003fd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fba:	d004      	beq.n	8003fc6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fc4:	d107      	bne.n	8003fd6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fd4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fde:	d10f      	bne.n	8004000 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ffe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2201      	movs	r2, #1
 8004004:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e010      	b.n	8004036 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d101      	bne.n	800401e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800401a:	2300      	movs	r3, #0
 800401c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	3b01      	subs	r3, #1
 8004022:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	4013      	ands	r3, r2
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	429a      	cmp	r2, r3
 8004032:	d196      	bne.n	8003f62 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3728      	adds	r7, #40	@ 0x28
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	20000000 	.word	0x20000000

08004044 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af02      	add	r7, sp, #8
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	2200      	movs	r2, #0
 8004058:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800405c:	68f8      	ldr	r0, [r7, #12]
 800405e:	f7ff ff5b 	bl	8003f18 <SPI_WaitFifoStateUntilTimeout>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d007      	beq.n	8004078 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800406c:	f043 0220 	orr.w	r2, r3, #32
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004074:	2303      	movs	r3, #3
 8004076:	e027      	b.n	80040c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	2200      	movs	r2, #0
 8004080:	2180      	movs	r1, #128	@ 0x80
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f7ff fec0 	bl	8003e08 <SPI_WaitFlagStateUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d007      	beq.n	800409e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004092:	f043 0220 	orr.w	r2, r3, #32
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800409a:	2303      	movs	r3, #3
 800409c:	e014      	b.n	80040c8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	9300      	str	r3, [sp, #0]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80040aa:	68f8      	ldr	r0, [r7, #12]
 80040ac:	f7ff ff34 	bl	8003f18 <SPI_WaitFifoStateUntilTimeout>
 80040b0:	4603      	mov	r3, r0
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d007      	beq.n	80040c6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040ba:	f043 0220 	orr.w	r2, r3, #32
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e000      	b.n	80040c8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80040c6:	2300      	movs	r3, #0
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e049      	b.n	8004176 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d106      	bne.n	80040fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2200      	movs	r2, #0
 80040f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f000 f841 	bl	800417e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2202      	movs	r2, #2
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681a      	ldr	r2, [r3, #0]
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	4619      	mov	r1, r3
 800410e:	4610      	mov	r0, r2
 8004110:	f000 f9e0 	bl	80044d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}

0800417e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d001      	beq.n	80041ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e04f      	b.n	800424c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0201 	orr.w	r2, r2, #1
 80041c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a23      	ldr	r2, [pc, #140]	@ (8004258 <HAL_TIM_Base_Start_IT+0xc4>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d01d      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x76>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041d6:	d018      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x76>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a1f      	ldr	r2, [pc, #124]	@ (800425c <HAL_TIM_Base_Start_IT+0xc8>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d013      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x76>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004260 <HAL_TIM_Base_Start_IT+0xcc>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d00e      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x76>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a1c      	ldr	r2, [pc, #112]	@ (8004264 <HAL_TIM_Base_Start_IT+0xd0>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d009      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x76>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a1b      	ldr	r2, [pc, #108]	@ (8004268 <HAL_TIM_Base_Start_IT+0xd4>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d004      	beq.n	800420a <HAL_TIM_Base_Start_IT+0x76>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a19      	ldr	r2, [pc, #100]	@ (800426c <HAL_TIM_Base_Start_IT+0xd8>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d115      	bne.n	8004236 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	4b17      	ldr	r3, [pc, #92]	@ (8004270 <HAL_TIM_Base_Start_IT+0xdc>)
 8004212:	4013      	ands	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2b06      	cmp	r3, #6
 800421a:	d015      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0xb4>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004222:	d011      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f042 0201 	orr.w	r2, r2, #1
 8004232:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004234:	e008      	b.n	8004248 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f042 0201 	orr.w	r2, r2, #1
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	e000      	b.n	800424a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004248:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3714      	adds	r7, #20
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	40012c00 	.word	0x40012c00
 800425c:	40000400 	.word	0x40000400
 8004260:	40000800 	.word	0x40000800
 8004264:	40000c00 	.word	0x40000c00
 8004268:	40013400 	.word	0x40013400
 800426c:	40014000 	.word	0x40014000
 8004270:	00010007 	.word	0x00010007

08004274 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68db      	ldr	r3, [r3, #12]
 8004282:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	f003 0302 	and.w	r3, r3, #2
 8004292:	2b00      	cmp	r3, #0
 8004294:	d020      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d01b      	beq.n	80042d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f06f 0202 	mvn.w	r2, #2
 80042a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f8e9 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 80042c4:	e005      	b.n	80042d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 f8db 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 f8ec 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d020      	beq.n	8004324 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d01b      	beq.n	8004324 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f06f 0204 	mvn.w	r2, #4
 80042f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2202      	movs	r2, #2
 80042fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004306:	2b00      	cmp	r3, #0
 8004308:	d003      	beq.n	8004312 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f000 f8c3 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 8004310:	e005      	b.n	800431e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f000 f8b5 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 f8c6 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	f003 0308 	and.w	r3, r3, #8
 800432a:	2b00      	cmp	r3, #0
 800432c:	d020      	beq.n	8004370 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f003 0308 	and.w	r3, r3, #8
 8004334:	2b00      	cmp	r3, #0
 8004336:	d01b      	beq.n	8004370 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f06f 0208 	mvn.w	r2, #8
 8004340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2204      	movs	r2, #4
 8004346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	69db      	ldr	r3, [r3, #28]
 800434e:	f003 0303 	and.w	r3, r3, #3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d003      	beq.n	800435e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f89d 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 800435c:	e005      	b.n	800436a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f000 f88f 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 f8a0 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	f003 0310 	and.w	r3, r3, #16
 8004376:	2b00      	cmp	r3, #0
 8004378:	d020      	beq.n	80043bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f003 0310 	and.w	r3, r3, #16
 8004380:	2b00      	cmp	r3, #0
 8004382:	d01b      	beq.n	80043bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f06f 0210 	mvn.w	r2, #16
 800438c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2208      	movs	r2, #8
 8004392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d003      	beq.n	80043aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f877 	bl	8004496 <HAL_TIM_IC_CaptureCallback>
 80043a8:	e005      	b.n	80043b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 f869 	bl	8004482 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043b0:	6878      	ldr	r0, [r7, #4]
 80043b2:	f000 f87a 	bl	80044aa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00c      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f003 0301 	and.w	r3, r3, #1
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d007      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f06f 0201 	mvn.w	r2, #1
 80043d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7fc fd62 	bl	8000ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d104      	bne.n	80043f4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d00c      	beq.n	800440e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f913 	bl	8004634 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00c      	beq.n	8004432 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441e:	2b00      	cmp	r3, #0
 8004420:	d007      	beq.n	8004432 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800442a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f90b 	bl	8004648 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00c      	beq.n	8004456 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004442:	2b00      	cmp	r3, #0
 8004444:	d007      	beq.n	8004456 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800444e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f834 	bl	80044be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	f003 0320 	and.w	r3, r3, #32
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00c      	beq.n	800447a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f003 0320 	and.w	r3, r3, #32
 8004466:	2b00      	cmp	r3, #0
 8004468:	d007      	beq.n	800447a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f06f 0220 	mvn.w	r2, #32
 8004472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f8d3 	bl	8004620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800447a:	bf00      	nop
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044b2:	bf00      	nop
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044be:	b480      	push	{r7}
 80044c0:	b083      	sub	sp, #12
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
	...

080044d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b085      	sub	sp, #20
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a46      	ldr	r2, [pc, #280]	@ (8004600 <TIM_Base_SetConfig+0x12c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d013      	beq.n	8004514 <TIM_Base_SetConfig+0x40>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f2:	d00f      	beq.n	8004514 <TIM_Base_SetConfig+0x40>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a43      	ldr	r2, [pc, #268]	@ (8004604 <TIM_Base_SetConfig+0x130>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d00b      	beq.n	8004514 <TIM_Base_SetConfig+0x40>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a42      	ldr	r2, [pc, #264]	@ (8004608 <TIM_Base_SetConfig+0x134>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d007      	beq.n	8004514 <TIM_Base_SetConfig+0x40>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a41      	ldr	r2, [pc, #260]	@ (800460c <TIM_Base_SetConfig+0x138>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d003      	beq.n	8004514 <TIM_Base_SetConfig+0x40>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a40      	ldr	r2, [pc, #256]	@ (8004610 <TIM_Base_SetConfig+0x13c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d108      	bne.n	8004526 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800451a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	4313      	orrs	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a35      	ldr	r2, [pc, #212]	@ (8004600 <TIM_Base_SetConfig+0x12c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d01f      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004534:	d01b      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a32      	ldr	r2, [pc, #200]	@ (8004604 <TIM_Base_SetConfig+0x130>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d017      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a31      	ldr	r2, [pc, #196]	@ (8004608 <TIM_Base_SetConfig+0x134>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d013      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a30      	ldr	r2, [pc, #192]	@ (800460c <TIM_Base_SetConfig+0x138>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d00f      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a2f      	ldr	r2, [pc, #188]	@ (8004610 <TIM_Base_SetConfig+0x13c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d00b      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a2e      	ldr	r2, [pc, #184]	@ (8004614 <TIM_Base_SetConfig+0x140>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d007      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a2d      	ldr	r2, [pc, #180]	@ (8004618 <TIM_Base_SetConfig+0x144>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d003      	beq.n	800456e <TIM_Base_SetConfig+0x9a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a2c      	ldr	r2, [pc, #176]	@ (800461c <TIM_Base_SetConfig+0x148>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d108      	bne.n	8004580 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004574:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	695b      	ldr	r3, [r3, #20]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a16      	ldr	r2, [pc, #88]	@ (8004600 <TIM_Base_SetConfig+0x12c>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d00f      	beq.n	80045cc <TIM_Base_SetConfig+0xf8>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a18      	ldr	r2, [pc, #96]	@ (8004610 <TIM_Base_SetConfig+0x13c>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d00b      	beq.n	80045cc <TIM_Base_SetConfig+0xf8>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a17      	ldr	r2, [pc, #92]	@ (8004614 <TIM_Base_SetConfig+0x140>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d007      	beq.n	80045cc <TIM_Base_SetConfig+0xf8>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a16      	ldr	r2, [pc, #88]	@ (8004618 <TIM_Base_SetConfig+0x144>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d003      	beq.n	80045cc <TIM_Base_SetConfig+0xf8>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a15      	ldr	r2, [pc, #84]	@ (800461c <TIM_Base_SetConfig+0x148>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d103      	bne.n	80045d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	691a      	ldr	r2, [r3, #16]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0301 	and.w	r3, r3, #1
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d105      	bne.n	80045f2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	691b      	ldr	r3, [r3, #16]
 80045ea:	f023 0201 	bic.w	r2, r3, #1
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	611a      	str	r2, [r3, #16]
  }
}
 80045f2:	bf00      	nop
 80045f4:	3714      	adds	r7, #20
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40012c00 	.word	0x40012c00
 8004604:	40000400 	.word	0x40000400
 8004608:	40000800 	.word	0x40000800
 800460c:	40000c00 	.word	0x40000c00
 8004610:	40013400 	.word	0x40013400
 8004614:	40014000 	.word	0x40014000
 8004618:	40014400 	.word	0x40014400
 800461c:	40014800 	.word	0x40014800

08004620 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e040      	b.n	80046f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004672:	2b00      	cmp	r3, #0
 8004674:	d106      	bne.n	8004684 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f7fd f822 	bl	80016c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2224      	movs	r2, #36	@ 0x24
 8004688:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 0201 	bic.w	r2, r2, #1
 8004698:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f000 fedc 	bl	8005460 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 fc21 	bl	8004ef0 <UART_SetConfig>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e01b      	b.n	80046f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685a      	ldr	r2, [r3, #4]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689a      	ldr	r2, [r3, #8]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0201 	orr.w	r2, r2, #1
 80046e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f000 ff5b 	bl	80055a4 <UART_CheckIdleState>
 80046ee:	4603      	mov	r3, r0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3708      	adds	r7, #8
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b08a      	sub	sp, #40	@ 0x28
 80046fc:	af02      	add	r7, sp, #8
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	4613      	mov	r3, r2
 8004706:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800470c:	2b20      	cmp	r3, #32
 800470e:	d177      	bne.n	8004800 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <HAL_UART_Transmit+0x24>
 8004716:	88fb      	ldrh	r3, [r7, #6]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d101      	bne.n	8004720 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800471c:	2301      	movs	r3, #1
 800471e:	e070      	b.n	8004802 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2221      	movs	r2, #33	@ 0x21
 800472c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800472e:	f7fd f88d 	bl	800184c <HAL_GetTick>
 8004732:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	88fa      	ldrh	r2, [r7, #6]
 8004738:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	88fa      	ldrh	r2, [r7, #6]
 8004740:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800474c:	d108      	bne.n	8004760 <HAL_UART_Transmit+0x68>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	691b      	ldr	r3, [r3, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d104      	bne.n	8004760 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004756:	2300      	movs	r3, #0
 8004758:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	e003      	b.n	8004768 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004764:	2300      	movs	r3, #0
 8004766:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004768:	e02f      	b.n	80047ca <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	9300      	str	r3, [sp, #0]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	2200      	movs	r2, #0
 8004772:	2180      	movs	r1, #128	@ 0x80
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 ffbd 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d004      	beq.n	800478a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2220      	movs	r2, #32
 8004784:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e03b      	b.n	8004802 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10b      	bne.n	80047a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	881a      	ldrh	r2, [r3, #0]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800479c:	b292      	uxth	r2, r2
 800479e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	3302      	adds	r3, #2
 80047a4:	61bb      	str	r3, [r7, #24]
 80047a6:	e007      	b.n	80047b8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	781a      	ldrb	r2, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	3301      	adds	r3, #1
 80047b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047be:	b29b      	uxth	r3, r3
 80047c0:	3b01      	subs	r3, #1
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1c9      	bne.n	800476a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	9300      	str	r3, [sp, #0]
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	2200      	movs	r2, #0
 80047de:	2140      	movs	r1, #64	@ 0x40
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 ff87 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d004      	beq.n	80047f6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2220      	movs	r2, #32
 80047f0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e005      	b.n	8004802 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2220      	movs	r2, #32
 80047fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80047fc:	2300      	movs	r3, #0
 80047fe:	e000      	b.n	8004802 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004800:	2302      	movs	r3, #2
  }
}
 8004802:	4618      	mov	r0, r3
 8004804:	3720      	adds	r7, #32
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
	...

0800480c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b08a      	sub	sp, #40	@ 0x28
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	4613      	mov	r3, r2
 8004818:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004820:	2b20      	cmp	r3, #32
 8004822:	d137      	bne.n	8004894 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d002      	beq.n	8004830 <HAL_UART_Receive_IT+0x24>
 800482a:	88fb      	ldrh	r3, [r7, #6]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e030      	b.n	8004896 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a18      	ldr	r2, [pc, #96]	@ (80048a0 <HAL_UART_Receive_IT+0x94>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d01f      	beq.n	8004884 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800484e:	2b00      	cmp	r3, #0
 8004850:	d018      	beq.n	8004884 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	e853 3f00 	ldrex	r3, [r3]
 800485e:	613b      	str	r3, [r7, #16]
   return(result);
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004866:	627b      	str	r3, [r7, #36]	@ 0x24
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	461a      	mov	r2, r3
 800486e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004870:	623b      	str	r3, [r7, #32]
 8004872:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004874:	69f9      	ldr	r1, [r7, #28]
 8004876:	6a3a      	ldr	r2, [r7, #32]
 8004878:	e841 2300 	strex	r3, r2, [r1]
 800487c:	61bb      	str	r3, [r7, #24]
   return(result);
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1e6      	bne.n	8004852 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004884:	88fb      	ldrh	r3, [r7, #6]
 8004886:	461a      	mov	r2, r3
 8004888:	68b9      	ldr	r1, [r7, #8]
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f000 ffa0 	bl	80057d0 <UART_Start_Receive_IT>
 8004890:	4603      	mov	r3, r0
 8004892:	e000      	b.n	8004896 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004894:	2302      	movs	r3, #2
  }
}
 8004896:	4618      	mov	r0, r3
 8004898:	3728      	adds	r7, #40	@ 0x28
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40008000 	.word	0x40008000

080048a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b0ba      	sub	sp, #232	@ 0xe8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	69db      	ldr	r3, [r3, #28]
 80048b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80048ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80048ce:	f640 030f 	movw	r3, #2063	@ 0x80f
 80048d2:	4013      	ands	r3, r2
 80048d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80048d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d115      	bne.n	800490c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80048e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048e4:	f003 0320 	and.w	r3, r3, #32
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d00f      	beq.n	800490c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80048ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f0:	f003 0320 	and.w	r3, r3, #32
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d009      	beq.n	800490c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f000 82ca 	beq.w	8004e96 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	4798      	blx	r3
      }
      return;
 800490a:	e2c4      	b.n	8004e96 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800490c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004910:	2b00      	cmp	r3, #0
 8004912:	f000 8117 	beq.w	8004b44 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800491a:	f003 0301 	and.w	r3, r3, #1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d106      	bne.n	8004930 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004922:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004926:	4b85      	ldr	r3, [pc, #532]	@ (8004b3c <HAL_UART_IRQHandler+0x298>)
 8004928:	4013      	ands	r3, r2
 800492a:	2b00      	cmp	r3, #0
 800492c:	f000 810a 	beq.w	8004b44 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004934:	f003 0301 	and.w	r3, r3, #1
 8004938:	2b00      	cmp	r3, #0
 800493a:	d011      	beq.n	8004960 <HAL_UART_IRQHandler+0xbc>
 800493c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2201      	movs	r2, #1
 800494e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004956:	f043 0201 	orr.w	r2, r3, #1
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d011      	beq.n	8004990 <HAL_UART_IRQHandler+0xec>
 800496c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004970:	f003 0301 	and.w	r3, r3, #1
 8004974:	2b00      	cmp	r3, #0
 8004976:	d00b      	beq.n	8004990 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2202      	movs	r2, #2
 800497e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004986:	f043 0204 	orr.w	r2, r3, #4
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004990:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004994:	f003 0304 	and.w	r3, r3, #4
 8004998:	2b00      	cmp	r3, #0
 800499a:	d011      	beq.n	80049c0 <HAL_UART_IRQHandler+0x11c>
 800499c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00b      	beq.n	80049c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2204      	movs	r2, #4
 80049ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049b6:	f043 0202 	orr.w	r2, r3, #2
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80049c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049c4:	f003 0308 	and.w	r3, r3, #8
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d017      	beq.n	80049fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049d0:	f003 0320 	and.w	r3, r3, #32
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d105      	bne.n	80049e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80049d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80049dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d00b      	beq.n	80049fc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2208      	movs	r2, #8
 80049ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049f2:	f043 0208 	orr.w	r2, r3, #8
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80049fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d012      	beq.n	8004a2e <HAL_UART_IRQHandler+0x18a>
 8004a08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a0c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00c      	beq.n	8004a2e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a24:	f043 0220 	orr.w	r2, r3, #32
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 8230 	beq.w	8004e9a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a3e:	f003 0320 	and.w	r3, r3, #32
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d00d      	beq.n	8004a62 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004a46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004a4a:	f003 0320 	and.w	r3, r3, #32
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d007      	beq.n	8004a62 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a76:	2b40      	cmp	r3, #64	@ 0x40
 8004a78:	d005      	beq.n	8004a86 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d04f      	beq.n	8004b26 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f000 ff68 	bl	800595c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a96:	2b40      	cmp	r3, #64	@ 0x40
 8004a98:	d141      	bne.n	8004b1e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	3308      	adds	r3, #8
 8004aa0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004aa8:	e853 3f00 	ldrex	r3, [r3]
 8004aac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ab0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ab4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ab8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3308      	adds	r3, #8
 8004ac2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004ac6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004aca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ace:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004ad2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004ad6:	e841 2300 	strex	r3, r2, [r1]
 8004ada:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ade:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1d9      	bne.n	8004a9a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d013      	beq.n	8004b16 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af2:	4a13      	ldr	r2, [pc, #76]	@ (8004b40 <HAL_UART_IRQHandler+0x29c>)
 8004af4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fc fff6 	bl	8001aec <HAL_DMA_Abort_IT>
 8004b00:	4603      	mov	r3, r0
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d017      	beq.n	8004b36 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004b10:	4610      	mov	r0, r2
 8004b12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b14:	e00f      	b.n	8004b36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f000 f9d4 	bl	8004ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b1c:	e00b      	b.n	8004b36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f000 f9d0 	bl	8004ec4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b24:	e007      	b.n	8004b36 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f9cc 	bl	8004ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004b34:	e1b1      	b.n	8004e9a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b36:	bf00      	nop
    return;
 8004b38:	e1af      	b.n	8004e9a <HAL_UART_IRQHandler+0x5f6>
 8004b3a:	bf00      	nop
 8004b3c:	04000120 	.word	0x04000120
 8004b40:	08005a25 	.word	0x08005a25

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	f040 816a 	bne.w	8004e22 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004b4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b52:	f003 0310 	and.w	r3, r3, #16
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 8163 	beq.w	8004e22 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004b5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b60:	f003 0310 	and.w	r3, r3, #16
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 815c 	beq.w	8004e22 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	2210      	movs	r2, #16
 8004b70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b7c:	2b40      	cmp	r3, #64	@ 0x40
 8004b7e:	f040 80d4 	bne.w	8004d2a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b8e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	f000 80ad 	beq.w	8004cf2 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	f080 80a5 	bcs.w	8004cf2 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004bae:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0320 	and.w	r3, r3, #32
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	f040 8086 	bne.w	8004cd0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bcc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004bd0:	e853 3f00 	ldrex	r3, [r3]
 8004bd4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004bd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bdc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004be0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004bee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004bf2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004bfa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004bfe:	e841 2300 	strex	r3, r2, [r1]
 8004c02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004c06:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d1da      	bne.n	8004bc4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	3308      	adds	r3, #8
 8004c14:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c18:	e853 3f00 	ldrex	r3, [r3]
 8004c1c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004c1e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c20:	f023 0301 	bic.w	r3, r3, #1
 8004c24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	3308      	adds	r3, #8
 8004c2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004c32:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004c36:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c38:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004c3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004c3e:	e841 2300 	strex	r3, r2, [r1]
 8004c42:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004c44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1e1      	bne.n	8004c0e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3308      	adds	r3, #8
 8004c50:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c54:	e853 3f00 	ldrex	r3, [r3]
 8004c58:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	3308      	adds	r3, #8
 8004c6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c6e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c70:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c72:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c74:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c76:	e841 2300 	strex	r3, r2, [r1]
 8004c7a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d1e3      	bne.n	8004c4a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2220      	movs	r2, #32
 8004c86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c98:	e853 3f00 	ldrex	r3, [r3]
 8004c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ca0:	f023 0310 	bic.w	r3, r3, #16
 8004ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	461a      	mov	r2, r3
 8004cae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004cb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004cb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004cba:	e841 2300 	strex	r3, r2, [r1]
 8004cbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004cc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1e4      	bne.n	8004c90 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f7fc fed0 	bl	8001a70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ce2:	b29b      	uxth	r3, r3
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	4619      	mov	r1, r3
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f8f4 	bl	8004ed8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004cf0:	e0d5      	b.n	8004e9e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004cf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	f040 80ce 	bne.w	8004e9e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0320 	and.w	r3, r3, #32
 8004d0e:	2b20      	cmp	r3, #32
 8004d10:	f040 80c5 	bne.w	8004e9e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2202      	movs	r2, #2
 8004d18:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004d20:	4619      	mov	r1, r3
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 f8d8 	bl	8004ed8 <HAL_UARTEx_RxEventCallback>
      return;
 8004d28:	e0b9      	b.n	8004e9e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	f000 80ab 	beq.w	8004ea2 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004d4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	f000 80a6 	beq.w	8004ea2 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d5e:	e853 3f00 	ldrex	r3, [r3]
 8004d62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d66:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	461a      	mov	r2, r3
 8004d74:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d80:	e841 2300 	strex	r3, r2, [r1]
 8004d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1e4      	bne.n	8004d56 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	3308      	adds	r3, #8
 8004d92:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d96:	e853 3f00 	ldrex	r3, [r3]
 8004d9a:	623b      	str	r3, [r7, #32]
   return(result);
 8004d9c:	6a3b      	ldr	r3, [r7, #32]
 8004d9e:	f023 0301 	bic.w	r3, r3, #1
 8004da2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3308      	adds	r3, #8
 8004dac:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004db0:	633a      	str	r2, [r7, #48]	@ 0x30
 8004db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db8:	e841 2300 	strex	r3, r2, [r1]
 8004dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d1e3      	bne.n	8004d8c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2220      	movs	r2, #32
 8004dc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	e853 3f00 	ldrex	r3, [r3]
 8004de4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f023 0310 	bic.w	r3, r3, #16
 8004dec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	461a      	mov	r2, r3
 8004df6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004dfa:	61fb      	str	r3, [r7, #28]
 8004dfc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	69b9      	ldr	r1, [r7, #24]
 8004e00:	69fa      	ldr	r2, [r7, #28]
 8004e02:	e841 2300 	strex	r3, r2, [r1]
 8004e06:	617b      	str	r3, [r7, #20]
   return(result);
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1e4      	bne.n	8004dd8 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2202      	movs	r2, #2
 8004e12:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004e14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e18:	4619      	mov	r1, r3
 8004e1a:	6878      	ldr	r0, [r7, #4]
 8004e1c:	f000 f85c 	bl	8004ed8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004e20:	e03f      	b.n	8004ea2 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004e22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00e      	beq.n	8004e4c <HAL_UART_IRQHandler+0x5a8>
 8004e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d008      	beq.n	8004e4c <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004e42:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f000 ffe9 	bl	8005e1c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004e4a:	e02d      	b.n	8004ea8 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00e      	beq.n	8004e76 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d008      	beq.n	8004e76 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01c      	beq.n	8004ea6 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	4798      	blx	r3
    }
    return;
 8004e74:	e017      	b.n	8004ea6 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d012      	beq.n	8004ea8 <HAL_UART_IRQHandler+0x604>
 8004e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00c      	beq.n	8004ea8 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 fdde 	bl	8005a50 <UART_EndTransmit_IT>
    return;
 8004e94:	e008      	b.n	8004ea8 <HAL_UART_IRQHandler+0x604>
      return;
 8004e96:	bf00      	nop
 8004e98:	e006      	b.n	8004ea8 <HAL_UART_IRQHandler+0x604>
    return;
 8004e9a:	bf00      	nop
 8004e9c:	e004      	b.n	8004ea8 <HAL_UART_IRQHandler+0x604>
      return;
 8004e9e:	bf00      	nop
 8004ea0:	e002      	b.n	8004ea8 <HAL_UART_IRQHandler+0x604>
      return;
 8004ea2:	bf00      	nop
 8004ea4:	e000      	b.n	8004ea8 <HAL_UART_IRQHandler+0x604>
    return;
 8004ea6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004ea8:	37e8      	adds	r7, #232	@ 0xe8
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop

08004eb0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ef0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef4:	b08a      	sub	sp, #40	@ 0x28
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	431a      	orrs	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	4313      	orrs	r3, r2
 8004f16:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	4ba4      	ldr	r3, [pc, #656]	@ (80051b0 <UART_SetConfig+0x2c0>)
 8004f20:	4013      	ands	r3, r2
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	6812      	ldr	r2, [r2, #0]
 8004f26:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f28:	430b      	orrs	r3, r1
 8004f2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	68da      	ldr	r2, [r3, #12]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a99      	ldr	r2, [pc, #612]	@ (80051b4 <UART_SetConfig+0x2c4>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d004      	beq.n	8004f5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a90      	ldr	r2, [pc, #576]	@ (80051b8 <UART_SetConfig+0x2c8>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d126      	bne.n	8004fc8 <UART_SetConfig+0xd8>
 8004f7a:	4b90      	ldr	r3, [pc, #576]	@ (80051bc <UART_SetConfig+0x2cc>)
 8004f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	2b03      	cmp	r3, #3
 8004f86:	d81b      	bhi.n	8004fc0 <UART_SetConfig+0xd0>
 8004f88:	a201      	add	r2, pc, #4	@ (adr r2, 8004f90 <UART_SetConfig+0xa0>)
 8004f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8e:	bf00      	nop
 8004f90:	08004fa1 	.word	0x08004fa1
 8004f94:	08004fb1 	.word	0x08004fb1
 8004f98:	08004fa9 	.word	0x08004fa9
 8004f9c:	08004fb9 	.word	0x08004fb9
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa6:	e116      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fae:	e112      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb6:	e10e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fbe:	e10a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc6:	e106      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a7c      	ldr	r2, [pc, #496]	@ (80051c0 <UART_SetConfig+0x2d0>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d138      	bne.n	8005044 <UART_SetConfig+0x154>
 8004fd2:	4b7a      	ldr	r3, [pc, #488]	@ (80051bc <UART_SetConfig+0x2cc>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f003 030c 	and.w	r3, r3, #12
 8004fdc:	2b0c      	cmp	r3, #12
 8004fde:	d82d      	bhi.n	800503c <UART_SetConfig+0x14c>
 8004fe0:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe8 <UART_SetConfig+0xf8>)
 8004fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe6:	bf00      	nop
 8004fe8:	0800501d 	.word	0x0800501d
 8004fec:	0800503d 	.word	0x0800503d
 8004ff0:	0800503d 	.word	0x0800503d
 8004ff4:	0800503d 	.word	0x0800503d
 8004ff8:	0800502d 	.word	0x0800502d
 8004ffc:	0800503d 	.word	0x0800503d
 8005000:	0800503d 	.word	0x0800503d
 8005004:	0800503d 	.word	0x0800503d
 8005008:	08005025 	.word	0x08005025
 800500c:	0800503d 	.word	0x0800503d
 8005010:	0800503d 	.word	0x0800503d
 8005014:	0800503d 	.word	0x0800503d
 8005018:	08005035 	.word	0x08005035
 800501c:	2300      	movs	r3, #0
 800501e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005022:	e0d8      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005024:	2302      	movs	r3, #2
 8005026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800502a:	e0d4      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800502c:	2304      	movs	r3, #4
 800502e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005032:	e0d0      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005034:	2308      	movs	r3, #8
 8005036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800503a:	e0cc      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800503c:	2310      	movs	r3, #16
 800503e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005042:	e0c8      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a5e      	ldr	r2, [pc, #376]	@ (80051c4 <UART_SetConfig+0x2d4>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d125      	bne.n	800509a <UART_SetConfig+0x1aa>
 800504e:	4b5b      	ldr	r3, [pc, #364]	@ (80051bc <UART_SetConfig+0x2cc>)
 8005050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005054:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005058:	2b30      	cmp	r3, #48	@ 0x30
 800505a:	d016      	beq.n	800508a <UART_SetConfig+0x19a>
 800505c:	2b30      	cmp	r3, #48	@ 0x30
 800505e:	d818      	bhi.n	8005092 <UART_SetConfig+0x1a2>
 8005060:	2b20      	cmp	r3, #32
 8005062:	d00a      	beq.n	800507a <UART_SetConfig+0x18a>
 8005064:	2b20      	cmp	r3, #32
 8005066:	d814      	bhi.n	8005092 <UART_SetConfig+0x1a2>
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <UART_SetConfig+0x182>
 800506c:	2b10      	cmp	r3, #16
 800506e:	d008      	beq.n	8005082 <UART_SetConfig+0x192>
 8005070:	e00f      	b.n	8005092 <UART_SetConfig+0x1a2>
 8005072:	2300      	movs	r3, #0
 8005074:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005078:	e0ad      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800507a:	2302      	movs	r3, #2
 800507c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005080:	e0a9      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005082:	2304      	movs	r3, #4
 8005084:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005088:	e0a5      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800508a:	2308      	movs	r3, #8
 800508c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005090:	e0a1      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005092:	2310      	movs	r3, #16
 8005094:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005098:	e09d      	b.n	80051d6 <UART_SetConfig+0x2e6>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a4a      	ldr	r2, [pc, #296]	@ (80051c8 <UART_SetConfig+0x2d8>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d125      	bne.n	80050f0 <UART_SetConfig+0x200>
 80050a4:	4b45      	ldr	r3, [pc, #276]	@ (80051bc <UART_SetConfig+0x2cc>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80050ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80050b0:	d016      	beq.n	80050e0 <UART_SetConfig+0x1f0>
 80050b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80050b4:	d818      	bhi.n	80050e8 <UART_SetConfig+0x1f8>
 80050b6:	2b80      	cmp	r3, #128	@ 0x80
 80050b8:	d00a      	beq.n	80050d0 <UART_SetConfig+0x1e0>
 80050ba:	2b80      	cmp	r3, #128	@ 0x80
 80050bc:	d814      	bhi.n	80050e8 <UART_SetConfig+0x1f8>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <UART_SetConfig+0x1d8>
 80050c2:	2b40      	cmp	r3, #64	@ 0x40
 80050c4:	d008      	beq.n	80050d8 <UART_SetConfig+0x1e8>
 80050c6:	e00f      	b.n	80050e8 <UART_SetConfig+0x1f8>
 80050c8:	2300      	movs	r3, #0
 80050ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ce:	e082      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050d0:	2302      	movs	r3, #2
 80050d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d6:	e07e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050d8:	2304      	movs	r3, #4
 80050da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050de:	e07a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050e0:	2308      	movs	r3, #8
 80050e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050e6:	e076      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050e8:	2310      	movs	r3, #16
 80050ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ee:	e072      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a35      	ldr	r2, [pc, #212]	@ (80051cc <UART_SetConfig+0x2dc>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d12a      	bne.n	8005150 <UART_SetConfig+0x260>
 80050fa:	4b30      	ldr	r3, [pc, #192]	@ (80051bc <UART_SetConfig+0x2cc>)
 80050fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005100:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005104:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005108:	d01a      	beq.n	8005140 <UART_SetConfig+0x250>
 800510a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800510e:	d81b      	bhi.n	8005148 <UART_SetConfig+0x258>
 8005110:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005114:	d00c      	beq.n	8005130 <UART_SetConfig+0x240>
 8005116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800511a:	d815      	bhi.n	8005148 <UART_SetConfig+0x258>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d003      	beq.n	8005128 <UART_SetConfig+0x238>
 8005120:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005124:	d008      	beq.n	8005138 <UART_SetConfig+0x248>
 8005126:	e00f      	b.n	8005148 <UART_SetConfig+0x258>
 8005128:	2300      	movs	r3, #0
 800512a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512e:	e052      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005130:	2302      	movs	r3, #2
 8005132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005136:	e04e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005138:	2304      	movs	r3, #4
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800513e:	e04a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005140:	2308      	movs	r3, #8
 8005142:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005146:	e046      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005148:	2310      	movs	r3, #16
 800514a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800514e:	e042      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a17      	ldr	r2, [pc, #92]	@ (80051b4 <UART_SetConfig+0x2c4>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d13a      	bne.n	80051d0 <UART_SetConfig+0x2e0>
 800515a:	4b18      	ldr	r3, [pc, #96]	@ (80051bc <UART_SetConfig+0x2cc>)
 800515c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005160:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005164:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005168:	d01a      	beq.n	80051a0 <UART_SetConfig+0x2b0>
 800516a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800516e:	d81b      	bhi.n	80051a8 <UART_SetConfig+0x2b8>
 8005170:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005174:	d00c      	beq.n	8005190 <UART_SetConfig+0x2a0>
 8005176:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800517a:	d815      	bhi.n	80051a8 <UART_SetConfig+0x2b8>
 800517c:	2b00      	cmp	r3, #0
 800517e:	d003      	beq.n	8005188 <UART_SetConfig+0x298>
 8005180:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005184:	d008      	beq.n	8005198 <UART_SetConfig+0x2a8>
 8005186:	e00f      	b.n	80051a8 <UART_SetConfig+0x2b8>
 8005188:	2300      	movs	r3, #0
 800518a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518e:	e022      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005190:	2302      	movs	r3, #2
 8005192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005196:	e01e      	b.n	80051d6 <UART_SetConfig+0x2e6>
 8005198:	2304      	movs	r3, #4
 800519a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800519e:	e01a      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80051a0:	2308      	movs	r3, #8
 80051a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051a6:	e016      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80051a8:	2310      	movs	r3, #16
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ae:	e012      	b.n	80051d6 <UART_SetConfig+0x2e6>
 80051b0:	efff69f3 	.word	0xefff69f3
 80051b4:	40008000 	.word	0x40008000
 80051b8:	40013800 	.word	0x40013800
 80051bc:	40021000 	.word	0x40021000
 80051c0:	40004400 	.word	0x40004400
 80051c4:	40004800 	.word	0x40004800
 80051c8:	40004c00 	.word	0x40004c00
 80051cc:	40005000 	.word	0x40005000
 80051d0:	2310      	movs	r3, #16
 80051d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a9f      	ldr	r2, [pc, #636]	@ (8005458 <UART_SetConfig+0x568>)
 80051dc:	4293      	cmp	r3, r2
 80051de:	d17a      	bne.n	80052d6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d824      	bhi.n	8005232 <UART_SetConfig+0x342>
 80051e8:	a201      	add	r2, pc, #4	@ (adr r2, 80051f0 <UART_SetConfig+0x300>)
 80051ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ee:	bf00      	nop
 80051f0:	08005215 	.word	0x08005215
 80051f4:	08005233 	.word	0x08005233
 80051f8:	0800521d 	.word	0x0800521d
 80051fc:	08005233 	.word	0x08005233
 8005200:	08005223 	.word	0x08005223
 8005204:	08005233 	.word	0x08005233
 8005208:	08005233 	.word	0x08005233
 800520c:	08005233 	.word	0x08005233
 8005210:	0800522b 	.word	0x0800522b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005214:	f7fd fc46 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 8005218:	61f8      	str	r0, [r7, #28]
        break;
 800521a:	e010      	b.n	800523e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800521c:	4b8f      	ldr	r3, [pc, #572]	@ (800545c <UART_SetConfig+0x56c>)
 800521e:	61fb      	str	r3, [r7, #28]
        break;
 8005220:	e00d      	b.n	800523e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005222:	f7fd fba7 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 8005226:	61f8      	str	r0, [r7, #28]
        break;
 8005228:	e009      	b.n	800523e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800522a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800522e:	61fb      	str	r3, [r7, #28]
        break;
 8005230:	e005      	b.n	800523e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800523c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 80fb 	beq.w	800543c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	685a      	ldr	r2, [r3, #4]
 800524a:	4613      	mov	r3, r2
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	4413      	add	r3, r2
 8005250:	69fa      	ldr	r2, [r7, #28]
 8005252:	429a      	cmp	r2, r3
 8005254:	d305      	bcc.n	8005262 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800525c:	69fa      	ldr	r2, [r7, #28]
 800525e:	429a      	cmp	r2, r3
 8005260:	d903      	bls.n	800526a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005268:	e0e8      	b.n	800543c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	2200      	movs	r2, #0
 800526e:	461c      	mov	r4, r3
 8005270:	4615      	mov	r5, r2
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	f04f 0300 	mov.w	r3, #0
 800527a:	022b      	lsls	r3, r5, #8
 800527c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005280:	0222      	lsls	r2, r4, #8
 8005282:	68f9      	ldr	r1, [r7, #12]
 8005284:	6849      	ldr	r1, [r1, #4]
 8005286:	0849      	lsrs	r1, r1, #1
 8005288:	2000      	movs	r0, #0
 800528a:	4688      	mov	r8, r1
 800528c:	4681      	mov	r9, r0
 800528e:	eb12 0a08 	adds.w	sl, r2, r8
 8005292:	eb43 0b09 	adc.w	fp, r3, r9
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	607a      	str	r2, [r7, #4]
 80052a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052a4:	4650      	mov	r0, sl
 80052a6:	4659      	mov	r1, fp
 80052a8:	f7fa ffe2 	bl	8000270 <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4613      	mov	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052ba:	d308      	bcc.n	80052ce <UART_SetConfig+0x3de>
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052c2:	d204      	bcs.n	80052ce <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	69ba      	ldr	r2, [r7, #24]
 80052ca:	60da      	str	r2, [r3, #12]
 80052cc:	e0b6      	b.n	800543c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052d4:	e0b2      	b.n	800543c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052de:	d15e      	bne.n	800539e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80052e0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052e4:	2b08      	cmp	r3, #8
 80052e6:	d828      	bhi.n	800533a <UART_SetConfig+0x44a>
 80052e8:	a201      	add	r2, pc, #4	@ (adr r2, 80052f0 <UART_SetConfig+0x400>)
 80052ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ee:	bf00      	nop
 80052f0:	08005315 	.word	0x08005315
 80052f4:	0800531d 	.word	0x0800531d
 80052f8:	08005325 	.word	0x08005325
 80052fc:	0800533b 	.word	0x0800533b
 8005300:	0800532b 	.word	0x0800532b
 8005304:	0800533b 	.word	0x0800533b
 8005308:	0800533b 	.word	0x0800533b
 800530c:	0800533b 	.word	0x0800533b
 8005310:	08005333 	.word	0x08005333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005314:	f7fd fbc6 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 8005318:	61f8      	str	r0, [r7, #28]
        break;
 800531a:	e014      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800531c:	f7fd fbd8 	bl	8002ad0 <HAL_RCC_GetPCLK2Freq>
 8005320:	61f8      	str	r0, [r7, #28]
        break;
 8005322:	e010      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005324:	4b4d      	ldr	r3, [pc, #308]	@ (800545c <UART_SetConfig+0x56c>)
 8005326:	61fb      	str	r3, [r7, #28]
        break;
 8005328:	e00d      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532a:	f7fd fb23 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 800532e:	61f8      	str	r0, [r7, #28]
        break;
 8005330:	e009      	b.n	8005346 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005336:	61fb      	str	r3, [r7, #28]
        break;
 8005338:	e005      	b.n	8005346 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800533a:	2300      	movs	r3, #0
 800533c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005344:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d077      	beq.n	800543c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	005a      	lsls	r2, r3, #1
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	085b      	lsrs	r3, r3, #1
 8005356:	441a      	add	r2, r3
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005360:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	2b0f      	cmp	r3, #15
 8005366:	d916      	bls.n	8005396 <UART_SetConfig+0x4a6>
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800536e:	d212      	bcs.n	8005396 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005370:	69bb      	ldr	r3, [r7, #24]
 8005372:	b29b      	uxth	r3, r3
 8005374:	f023 030f 	bic.w	r3, r3, #15
 8005378:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	085b      	lsrs	r3, r3, #1
 800537e:	b29b      	uxth	r3, r3
 8005380:	f003 0307 	and.w	r3, r3, #7
 8005384:	b29a      	uxth	r2, r3
 8005386:	8afb      	ldrh	r3, [r7, #22]
 8005388:	4313      	orrs	r3, r2
 800538a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	8afa      	ldrh	r2, [r7, #22]
 8005392:	60da      	str	r2, [r3, #12]
 8005394:	e052      	b.n	800543c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800539c:	e04e      	b.n	800543c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800539e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	d827      	bhi.n	80053f6 <UART_SetConfig+0x506>
 80053a6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <UART_SetConfig+0x4bc>)
 80053a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ac:	080053d1 	.word	0x080053d1
 80053b0:	080053d9 	.word	0x080053d9
 80053b4:	080053e1 	.word	0x080053e1
 80053b8:	080053f7 	.word	0x080053f7
 80053bc:	080053e7 	.word	0x080053e7
 80053c0:	080053f7 	.word	0x080053f7
 80053c4:	080053f7 	.word	0x080053f7
 80053c8:	080053f7 	.word	0x080053f7
 80053cc:	080053ef 	.word	0x080053ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053d0:	f7fd fb68 	bl	8002aa4 <HAL_RCC_GetPCLK1Freq>
 80053d4:	61f8      	str	r0, [r7, #28]
        break;
 80053d6:	e014      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053d8:	f7fd fb7a 	bl	8002ad0 <HAL_RCC_GetPCLK2Freq>
 80053dc:	61f8      	str	r0, [r7, #28]
        break;
 80053de:	e010      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053e0:	4b1e      	ldr	r3, [pc, #120]	@ (800545c <UART_SetConfig+0x56c>)
 80053e2:	61fb      	str	r3, [r7, #28]
        break;
 80053e4:	e00d      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053e6:	f7fd fac5 	bl	8002974 <HAL_RCC_GetSysClockFreq>
 80053ea:	61f8      	str	r0, [r7, #28]
        break;
 80053ec:	e009      	b.n	8005402 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053f2:	61fb      	str	r3, [r7, #28]
        break;
 80053f4:	e005      	b.n	8005402 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005400:	bf00      	nop
    }

    if (pclk != 0U)
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d019      	beq.n	800543c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	085a      	lsrs	r2, r3, #1
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	441a      	add	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	fbb2 f3f3 	udiv	r3, r2, r3
 800541a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	2b0f      	cmp	r3, #15
 8005420:	d909      	bls.n	8005436 <UART_SetConfig+0x546>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005428:	d205      	bcs.n	8005436 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	b29a      	uxth	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	60da      	str	r2, [r3, #12]
 8005434:	e002      	b.n	800543c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005448:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800544c:	4618      	mov	r0, r3
 800544e:	3728      	adds	r7, #40	@ 0x28
 8005450:	46bd      	mov	sp, r7
 8005452:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005456:	bf00      	nop
 8005458:	40008000 	.word	0x40008000
 800545c:	00f42400 	.word	0x00f42400

08005460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546c:	f003 0308 	and.w	r3, r3, #8
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00a      	beq.n	800548a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	430a      	orrs	r2, r1
 8005488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800548e:	f003 0301 	and.w	r3, r3, #1
 8005492:	2b00      	cmp	r3, #0
 8005494:	d00a      	beq.n	80054ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	430a      	orrs	r2, r1
 80054aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b0:	f003 0302 	and.w	r3, r3, #2
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00a      	beq.n	80054ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d2:	f003 0304 	and.w	r3, r3, #4
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d00a      	beq.n	80054f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	430a      	orrs	r2, r1
 80054ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f4:	f003 0310 	and.w	r3, r3, #16
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d00a      	beq.n	8005512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	430a      	orrs	r2, r1
 8005510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005516:	f003 0320 	and.w	r3, r3, #32
 800551a:	2b00      	cmp	r3, #0
 800551c:	d00a      	beq.n	8005534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800553c:	2b00      	cmp	r3, #0
 800553e:	d01a      	beq.n	8005576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	430a      	orrs	r2, r1
 8005554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800555e:	d10a      	bne.n	8005576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	430a      	orrs	r2, r1
 8005574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00a      	beq.n	8005598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	430a      	orrs	r2, r1
 8005596:	605a      	str	r2, [r3, #4]
  }
}
 8005598:	bf00      	nop
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b098      	sub	sp, #96	@ 0x60
 80055a8:	af02      	add	r7, sp, #8
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80055b4:	f7fc f94a 	bl	800184c <HAL_GetTick>
 80055b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0308 	and.w	r3, r3, #8
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d12e      	bne.n	8005626 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055d0:	2200      	movs	r2, #0
 80055d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f88c 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d021      	beq.n	8005626 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ea:	e853 3f00 	ldrex	r3, [r3]
 80055ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	461a      	mov	r2, r3
 80055fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005600:	647b      	str	r3, [r7, #68]	@ 0x44
 8005602:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005604:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005608:	e841 2300 	strex	r3, r2, [r1]
 800560c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800560e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005610:	2b00      	cmp	r3, #0
 8005612:	d1e6      	bne.n	80055e2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2220      	movs	r2, #32
 8005618:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e062      	b.n	80056ec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0304 	and.w	r3, r3, #4
 8005630:	2b04      	cmp	r3, #4
 8005632:	d149      	bne.n	80056c8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005634:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800563c:	2200      	movs	r2, #0
 800563e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f856 	bl	80056f4 <UART_WaitOnFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d03c      	beq.n	80056c8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005656:	e853 3f00 	ldrex	r3, [r3]
 800565a:	623b      	str	r3, [r7, #32]
   return(result);
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005662:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	461a      	mov	r2, r3
 800566a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800566c:	633b      	str	r3, [r7, #48]	@ 0x30
 800566e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005670:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005672:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005674:	e841 2300 	strex	r3, r2, [r1]
 8005678:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800567a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1e6      	bne.n	800564e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3308      	adds	r3, #8
 8005686:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	e853 3f00 	ldrex	r3, [r3]
 800568e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0301 	bic.w	r3, r3, #1
 8005696:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3308      	adds	r3, #8
 800569e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056a0:	61fa      	str	r2, [r7, #28]
 80056a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056a4:	69b9      	ldr	r1, [r7, #24]
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	e841 2300 	strex	r3, r2, [r1]
 80056ac:	617b      	str	r3, [r7, #20]
   return(result);
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d1e5      	bne.n	8005680 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2220      	movs	r2, #32
 80056b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056c4:	2303      	movs	r3, #3
 80056c6:	e011      	b.n	80056ec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2220      	movs	r2, #32
 80056cc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2220      	movs	r2, #32
 80056d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80056ea:	2300      	movs	r3, #0
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3758      	adds	r7, #88	@ 0x58
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	60f8      	str	r0, [r7, #12]
 80056fc:	60b9      	str	r1, [r7, #8]
 80056fe:	603b      	str	r3, [r7, #0]
 8005700:	4613      	mov	r3, r2
 8005702:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005704:	e04f      	b.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d04b      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800570e:	f7fc f89d 	bl	800184c <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	429a      	cmp	r2, r3
 800571c:	d302      	bcc.n	8005724 <UART_WaitOnFlagUntilTimeout+0x30>
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e04e      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0304 	and.w	r3, r3, #4
 8005732:	2b00      	cmp	r3, #0
 8005734:	d037      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	2b80      	cmp	r3, #128	@ 0x80
 800573a:	d034      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b40      	cmp	r3, #64	@ 0x40
 8005740:	d031      	beq.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	69db      	ldr	r3, [r3, #28]
 8005748:	f003 0308 	and.w	r3, r3, #8
 800574c:	2b08      	cmp	r3, #8
 800574e:	d110      	bne.n	8005772 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2208      	movs	r2, #8
 8005756:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005758:	68f8      	ldr	r0, [r7, #12]
 800575a:	f000 f8ff 	bl	800595c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2208      	movs	r2, #8
 8005762:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e029      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	69db      	ldr	r3, [r3, #28]
 8005778:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800577c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005780:	d111      	bne.n	80057a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800578a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800578c:	68f8      	ldr	r0, [r7, #12]
 800578e:	f000 f8e5 	bl	800595c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2220      	movs	r2, #32
 8005796:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e00f      	b.n	80057c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	69da      	ldr	r2, [r3, #28]
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	4013      	ands	r3, r2
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	bf0c      	ite	eq
 80057b6:	2301      	moveq	r3, #1
 80057b8:	2300      	movne	r3, #0
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	461a      	mov	r2, r3
 80057be:	79fb      	ldrb	r3, [r7, #7]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d0a0      	beq.n	8005706 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
	...

080057d0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b097      	sub	sp, #92	@ 0x5c
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	60f8      	str	r0, [r7, #12]
 80057d8:	60b9      	str	r1, [r7, #8]
 80057da:	4613      	mov	r3, r2
 80057dc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	68ba      	ldr	r2, [r7, #8]
 80057e2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	88fa      	ldrh	r2, [r7, #6]
 80057e8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	88fa      	ldrh	r2, [r7, #6]
 80057f0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005802:	d10e      	bne.n	8005822 <UART_Start_Receive_IT+0x52>
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d105      	bne.n	8005818 <UART_Start_Receive_IT+0x48>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005812:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005816:	e02d      	b.n	8005874 <UART_Start_Receive_IT+0xa4>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	22ff      	movs	r2, #255	@ 0xff
 800581c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005820:	e028      	b.n	8005874 <UART_Start_Receive_IT+0xa4>
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10d      	bne.n	8005846 <UART_Start_Receive_IT+0x76>
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d104      	bne.n	800583c <UART_Start_Receive_IT+0x6c>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	22ff      	movs	r2, #255	@ 0xff
 8005836:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800583a:	e01b      	b.n	8005874 <UART_Start_Receive_IT+0xa4>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	227f      	movs	r2, #127	@ 0x7f
 8005840:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005844:	e016      	b.n	8005874 <UART_Start_Receive_IT+0xa4>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800584e:	d10d      	bne.n	800586c <UART_Start_Receive_IT+0x9c>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d104      	bne.n	8005862 <UART_Start_Receive_IT+0x92>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	227f      	movs	r2, #127	@ 0x7f
 800585c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005860:	e008      	b.n	8005874 <UART_Start_Receive_IT+0xa4>
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	223f      	movs	r2, #63	@ 0x3f
 8005866:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800586a:	e003      	b.n	8005874 <UART_Start_Receive_IT+0xa4>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2222      	movs	r2, #34	@ 0x22
 8005880:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	3308      	adds	r3, #8
 800588a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588e:	e853 3f00 	ldrex	r3, [r3]
 8005892:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005896:	f043 0301 	orr.w	r3, r3, #1
 800589a:	657b      	str	r3, [r7, #84]	@ 0x54
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	3308      	adds	r3, #8
 80058a2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058a4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80058a6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80058aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058ac:	e841 2300 	strex	r3, r2, [r1]
 80058b0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80058b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1e5      	bne.n	8005884 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058c0:	d107      	bne.n	80058d2 <UART_Start_Receive_IT+0x102>
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d103      	bne.n	80058d2 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	4a21      	ldr	r2, [pc, #132]	@ (8005954 <UART_Start_Receive_IT+0x184>)
 80058ce:	669a      	str	r2, [r3, #104]	@ 0x68
 80058d0:	e002      	b.n	80058d8 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	4a20      	ldr	r2, [pc, #128]	@ (8005958 <UART_Start_Receive_IT+0x188>)
 80058d6:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d019      	beq.n	8005914 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e8:	e853 3f00 	ldrex	r3, [r3]
 80058ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f0:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80058f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	461a      	mov	r2, r3
 80058fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005900:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005902:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005904:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005906:	e841 2300 	strex	r3, r2, [r1]
 800590a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800590c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1e6      	bne.n	80058e0 <UART_Start_Receive_IT+0x110>
 8005912:	e018      	b.n	8005946 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	613b      	str	r3, [r7, #16]
   return(result);
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f043 0320 	orr.w	r3, r3, #32
 8005928:	653b      	str	r3, [r7, #80]	@ 0x50
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	461a      	mov	r2, r3
 8005930:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005932:	623b      	str	r3, [r7, #32]
 8005934:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	69f9      	ldr	r1, [r7, #28]
 8005938:	6a3a      	ldr	r2, [r7, #32]
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e6      	bne.n	8005914 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	375c      	adds	r7, #92	@ 0x5c
 800594c:	46bd      	mov	sp, r7
 800594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005952:	4770      	bx	lr
 8005954:	08005c61 	.word	0x08005c61
 8005958:	08005aa5 	.word	0x08005aa5

0800595c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800595c:	b480      	push	{r7}
 800595e:	b095      	sub	sp, #84	@ 0x54
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800596a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800596c:	e853 3f00 	ldrex	r3, [r3]
 8005970:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005974:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005978:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	461a      	mov	r2, r3
 8005980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005982:	643b      	str	r3, [r7, #64]	@ 0x40
 8005984:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005986:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005988:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800598a:	e841 2300 	strex	r3, r2, [r1]
 800598e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005992:	2b00      	cmp	r3, #0
 8005994:	d1e6      	bne.n	8005964 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3308      	adds	r3, #8
 800599c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599e:	6a3b      	ldr	r3, [r7, #32]
 80059a0:	e853 3f00 	ldrex	r3, [r3]
 80059a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	f023 0301 	bic.w	r3, r3, #1
 80059ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	3308      	adds	r3, #8
 80059b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059be:	e841 2300 	strex	r3, r2, [r1]
 80059c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1e5      	bne.n	8005996 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d118      	bne.n	8005a04 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	e853 3f00 	ldrex	r3, [r3]
 80059de:	60bb      	str	r3, [r7, #8]
   return(result);
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f023 0310 	bic.w	r3, r3, #16
 80059e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	461a      	mov	r2, r3
 80059ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059f0:	61bb      	str	r3, [r7, #24]
 80059f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059f4:	6979      	ldr	r1, [r7, #20]
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	e841 2300 	strex	r3, r2, [r1]
 80059fc:	613b      	str	r3, [r7, #16]
   return(result);
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d1e6      	bne.n	80059d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005a18:	bf00      	nop
 8005a1a:	3754      	adds	r7, #84	@ 0x54
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f7ff fa3e 	bl	8004ec4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a48:	bf00      	nop
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b088      	sub	sp, #32
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	e853 3f00 	ldrex	r3, [r3]
 8005a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a6c:	61fb      	str	r3, [r7, #28]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	461a      	mov	r2, r3
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	61bb      	str	r3, [r7, #24]
 8005a78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6979      	ldr	r1, [r7, #20]
 8005a7c:	69ba      	ldr	r2, [r7, #24]
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	613b      	str	r3, [r7, #16]
   return(result);
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e6      	bne.n	8005a58 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7ff fa0a 	bl	8004eb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005a9c:	bf00      	nop
 8005a9e:	3720      	adds	r7, #32
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bd80      	pop	{r7, pc}

08005aa4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b09c      	sub	sp, #112	@ 0x70
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ab2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005abc:	2b22      	cmp	r3, #34	@ 0x22
 8005abe:	f040 80be 	bne.w	8005c3e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005ac8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005acc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005ad0:	b2d9      	uxtb	r1, r3
 8005ad2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005ad6:	b2da      	uxtb	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005adc:	400a      	ands	r2, r1
 8005ade:	b2d2      	uxtb	r2, r2
 8005ae0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae6:	1c5a      	adds	r2, r3, #1
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	3b01      	subs	r3, #1
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f040 80a3 	bne.w	8005c52 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b14:	e853 3f00 	ldrex	r3, [r3]
 8005b18:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005b1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b1c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	461a      	mov	r2, r3
 8005b28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005b30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005b32:	e841 2300 	strex	r3, r2, [r1]
 8005b36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005b38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d1e6      	bne.n	8005b0c <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	3308      	adds	r3, #8
 8005b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b48:	e853 3f00 	ldrex	r3, [r3]
 8005b4c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b50:	f023 0301 	bic.w	r3, r3, #1
 8005b54:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	3308      	adds	r3, #8
 8005b5c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005b5e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005b60:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b62:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005b64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b66:	e841 2300 	strex	r3, r2, [r1]
 8005b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1e5      	bne.n	8005b3e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2220      	movs	r2, #32
 8005b76:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a34      	ldr	r2, [pc, #208]	@ (8005c5c <UART_RxISR_8BIT+0x1b8>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d01f      	beq.n	8005bd0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d018      	beq.n	8005bd0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba6:	e853 3f00 	ldrex	r3, [r3]
 8005baa:	623b      	str	r3, [r7, #32]
   return(result);
 8005bac:	6a3b      	ldr	r3, [r7, #32]
 8005bae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	461a      	mov	r2, r3
 8005bba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005bbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005bbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005bc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005bc4:	e841 2300 	strex	r3, r2, [r1]
 8005bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1e6      	bne.n	8005b9e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd4:	2b01      	cmp	r3, #1
 8005bd6:	d12e      	bne.n	8005c36 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f023 0310 	bic.w	r3, r3, #16
 8005bf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bfc:	61fb      	str	r3, [r7, #28]
 8005bfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c00:	69b9      	ldr	r1, [r7, #24]
 8005c02:	69fa      	ldr	r2, [r7, #28]
 8005c04:	e841 2300 	strex	r3, r2, [r1]
 8005c08:	617b      	str	r3, [r7, #20]
   return(result);
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e6      	bne.n	8005bde <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f003 0310 	and.w	r3, r3, #16
 8005c1a:	2b10      	cmp	r3, #16
 8005c1c:	d103      	bne.n	8005c26 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2210      	movs	r2, #16
 8005c24:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f7ff f952 	bl	8004ed8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c34:	e00d      	b.n	8005c52 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	f7fb f902 	bl	8000e40 <HAL_UART_RxCpltCallback>
}
 8005c3c:	e009      	b.n	8005c52 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	8b1b      	ldrh	r3, [r3, #24]
 8005c44:	b29a      	uxth	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0208 	orr.w	r2, r2, #8
 8005c4e:	b292      	uxth	r2, r2
 8005c50:	831a      	strh	r2, [r3, #24]
}
 8005c52:	bf00      	nop
 8005c54:	3770      	adds	r7, #112	@ 0x70
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	40008000 	.word	0x40008000

08005c60 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b09c      	sub	sp, #112	@ 0x70
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c6e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c78:	2b22      	cmp	r3, #34	@ 0x22
 8005c7a:	f040 80be 	bne.w	8005dfa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005c84:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c8c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005c8e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005c92:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005c96:	4013      	ands	r3, r2
 8005c98:	b29a      	uxth	r2, r3
 8005c9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005c9c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca2:	1c9a      	adds	r2, r3, #2
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f040 80a3 	bne.w	8005e0e <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005cd0:	e853 3f00 	ldrex	r3, [r3]
 8005cd4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005cd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cdc:	667b      	str	r3, [r7, #100]	@ 0x64
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ce6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ce8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005cec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005cee:	e841 2300 	strex	r3, r2, [r1]
 8005cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005cf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1e6      	bne.n	8005cc8 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	3308      	adds	r3, #8
 8005d00:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d04:	e853 3f00 	ldrex	r3, [r3]
 8005d08:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0c:	f023 0301 	bic.w	r3, r3, #1
 8005d10:	663b      	str	r3, [r7, #96]	@ 0x60
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3308      	adds	r3, #8
 8005d18:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005d1a:	643a      	str	r2, [r7, #64]	@ 0x40
 8005d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e5      	bne.n	8005cfa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a34      	ldr	r2, [pc, #208]	@ (8005e18 <UART_RxISR_16BIT+0x1b8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d01f      	beq.n	8005d8c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d018      	beq.n	8005d8c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	e853 3f00 	ldrex	r3, [r3]
 8005d66:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005d6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	461a      	mov	r2, r3
 8005d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d7a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d80:	e841 2300 	strex	r3, r2, [r1]
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1e6      	bne.n	8005d5a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d12e      	bne.n	8005df2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	e853 3f00 	ldrex	r3, [r3]
 8005da6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f023 0310 	bic.w	r3, r3, #16
 8005dae:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	461a      	mov	r2, r3
 8005db6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005db8:	61bb      	str	r3, [r7, #24]
 8005dba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dbc:	6979      	ldr	r1, [r7, #20]
 8005dbe:	69ba      	ldr	r2, [r7, #24]
 8005dc0:	e841 2300 	strex	r3, r2, [r1]
 8005dc4:	613b      	str	r3, [r7, #16]
   return(result);
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e6      	bne.n	8005d9a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	69db      	ldr	r3, [r3, #28]
 8005dd2:	f003 0310 	and.w	r3, r3, #16
 8005dd6:	2b10      	cmp	r3, #16
 8005dd8:	d103      	bne.n	8005de2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2210      	movs	r2, #16
 8005de0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005de8:	4619      	mov	r1, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f7ff f874 	bl	8004ed8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005df0:	e00d      	b.n	8005e0e <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	f7fb f824 	bl	8000e40 <HAL_UART_RxCpltCallback>
}
 8005df8:	e009      	b.n	8005e0e <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	8b1b      	ldrh	r3, [r3, #24]
 8005e00:	b29a      	uxth	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f042 0208 	orr.w	r2, r2, #8
 8005e0a:	b292      	uxth	r2, r2
 8005e0c:	831a      	strh	r2, [r3, #24]
}
 8005e0e:	bf00      	nop
 8005e10:	3770      	adds	r7, #112	@ 0x70
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	40008000 	.word	0x40008000

08005e1c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b083      	sub	sp, #12
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005e24:	bf00      	nop
 8005e26:	370c      	adds	r7, #12
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	4603      	mov	r3, r0
 8005e38:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005e3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005e42:	2b84      	cmp	r3, #132	@ 0x84
 8005e44:	d005      	beq.n	8005e52 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005e46:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	3303      	adds	r3, #3
 8005e50:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005e52:	68fb      	ldr	r3, [r7, #12]
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e62:	b089      	sub	sp, #36	@ 0x24
 8005e64:	af04      	add	r7, sp, #16
 8005e66:	6078      	str	r0, [r7, #4]
 8005e68:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	695b      	ldr	r3, [r3, #20]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d020      	beq.n	8005eb4 <osThreadCreate+0x54>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d01c      	beq.n	8005eb4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685c      	ldr	r4, [r3, #4]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	691e      	ldr	r6, [r3, #16]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f7ff ffcf 	bl	8005e30 <makeFreeRtosPriority>
 8005e92:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005e9c:	9202      	str	r2, [sp, #8]
 8005e9e:	9301      	str	r3, [sp, #4]
 8005ea0:	9100      	str	r1, [sp, #0]
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	4632      	mov	r2, r6
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f000 fbd1 	bl	8006650 <xTaskCreateStatic>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	60fb      	str	r3, [r7, #12]
 8005eb2:	e01c      	b.n	8005eee <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685c      	ldr	r4, [r3, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ec0:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f7ff ffb1 	bl	8005e30 <makeFreeRtosPriority>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	f107 030c 	add.w	r3, r7, #12
 8005ed4:	9301      	str	r3, [sp, #4]
 8005ed6:	9200      	str	r2, [sp, #0]
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	4632      	mov	r2, r6
 8005edc:	4629      	mov	r1, r5
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f000 fc16 	bl	8006710 <xTaskCreate>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d001      	beq.n	8005eee <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005eea:	2300      	movs	r3, #0
 8005eec:	e000      	b.n	8005ef0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005eee:	68fb      	ldr	r3, [r7, #12]
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3714      	adds	r7, #20
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ef8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d001      	beq.n	8005f0e <osDelay+0x16>
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	e000      	b.n	8005f10 <osDelay+0x18>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	4618      	mov	r0, r3
 8005f12:	f000 fd4d 	bl	80069b0 <vTaskDelay>
  
  return osOK;
 8005f16:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005f20:	b480      	push	{r7}
 8005f22:	b083      	sub	sp, #12
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f103 0208 	add.w	r2, r3, #8
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f04f 32ff 	mov.w	r2, #4294967295
 8005f38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f103 0208 	add.w	r2, r3, #8
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f103 0208 	add.w	r2, r3, #8
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f54:	bf00      	nop
 8005f56:	370c      	adds	r7, #12
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005f60:	b480      	push	{r7}
 8005f62:	b083      	sub	sp, #12
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005f6e:	bf00      	nop
 8005f70:	370c      	adds	r7, #12
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr

08005f7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f7a:	b480      	push	{r7}
 8005f7c:	b085      	sub	sp, #20
 8005f7e:	af00      	add	r7, sp, #0
 8005f80:	6078      	str	r0, [r7, #4]
 8005f82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	68fa      	ldr	r2, [r7, #12]
 8005f8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	689a      	ldr	r2, [r3, #8]
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	683a      	ldr	r2, [r7, #0]
 8005f9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	683a      	ldr	r2, [r7, #0]
 8005fa4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	687a      	ldr	r2, [r7, #4]
 8005faa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	601a      	str	r2, [r3, #0]
}
 8005fb6:	bf00      	nop
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr

08005fc2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	b085      	sub	sp, #20
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
 8005fca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd8:	d103      	bne.n	8005fe2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	691b      	ldr	r3, [r3, #16]
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	e00c      	b.n	8005ffc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	3308      	adds	r3, #8
 8005fe6:	60fb      	str	r3, [r7, #12]
 8005fe8:	e002      	b.n	8005ff0 <vListInsert+0x2e>
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	60fb      	str	r3, [r7, #12]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d2f6      	bcs.n	8005fea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	683a      	ldr	r2, [r7, #0]
 800600a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	1c5a      	adds	r2, r3, #1
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	601a      	str	r2, [r3, #0]
}
 8006028:	bf00      	nop
 800602a:	3714      	adds	r7, #20
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	6892      	ldr	r2, [r2, #8]
 800604a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6852      	ldr	r2, [r2, #4]
 8006054:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	429a      	cmp	r2, r3
 800605e:	d103      	bne.n	8006068 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	689a      	ldr	r2, [r3, #8]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	1e5a      	subs	r2, r3, #1
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	681b      	ldr	r3, [r3, #0]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3714      	adds	r7, #20
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b084      	sub	sp, #16
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10b      	bne.n	80060b4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800609c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a0:	f383 8811 	msr	BASEPRI, r3
 80060a4:	f3bf 8f6f 	isb	sy
 80060a8:	f3bf 8f4f 	dsb	sy
 80060ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80060ae:	bf00      	nop
 80060b0:	bf00      	nop
 80060b2:	e7fd      	b.n	80060b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80060b4:	f001 fba0 	bl	80077f8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060c0:	68f9      	ldr	r1, [r7, #12]
 80060c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060c4:	fb01 f303 	mul.w	r3, r1, r3
 80060c8:	441a      	add	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e4:	3b01      	subs	r3, #1
 80060e6:	68f9      	ldr	r1, [r7, #12]
 80060e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060ea:	fb01 f303 	mul.w	r3, r1, r3
 80060ee:	441a      	add	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	22ff      	movs	r2, #255	@ 0xff
 80060f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	22ff      	movs	r2, #255	@ 0xff
 8006100:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d114      	bne.n	8006134 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	691b      	ldr	r3, [r3, #16]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d01a      	beq.n	8006148 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	3310      	adds	r3, #16
 8006116:	4618      	mov	r0, r3
 8006118:	f000 feda 	bl	8006ed0 <xTaskRemoveFromEventList>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d012      	beq.n	8006148 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006122:	4b0d      	ldr	r3, [pc, #52]	@ (8006158 <xQueueGenericReset+0xd0>)
 8006124:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006128:	601a      	str	r2, [r3, #0]
 800612a:	f3bf 8f4f 	dsb	sy
 800612e:	f3bf 8f6f 	isb	sy
 8006132:	e009      	b.n	8006148 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	3310      	adds	r3, #16
 8006138:	4618      	mov	r0, r3
 800613a:	f7ff fef1 	bl	8005f20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	3324      	adds	r3, #36	@ 0x24
 8006142:	4618      	mov	r0, r3
 8006144:	f7ff feec 	bl	8005f20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006148:	f001 fb88 	bl	800785c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800614c:	2301      	movs	r3, #1
}
 800614e:	4618      	mov	r0, r3
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	e000ed04 	.word	0xe000ed04

0800615c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800615c:	b580      	push	{r7, lr}
 800615e:	b08a      	sub	sp, #40	@ 0x28
 8006160:	af02      	add	r7, sp, #8
 8006162:	60f8      	str	r0, [r7, #12]
 8006164:	60b9      	str	r1, [r7, #8]
 8006166:	4613      	mov	r3, r2
 8006168:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10b      	bne.n	8006188 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006174:	f383 8811 	msr	BASEPRI, r3
 8006178:	f3bf 8f6f 	isb	sy
 800617c:	f3bf 8f4f 	dsb	sy
 8006180:	613b      	str	r3, [r7, #16]
}
 8006182:	bf00      	nop
 8006184:	bf00      	nop
 8006186:	e7fd      	b.n	8006184 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	68ba      	ldr	r2, [r7, #8]
 800618c:	fb02 f303 	mul.w	r3, r2, r3
 8006190:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	3348      	adds	r3, #72	@ 0x48
 8006196:	4618      	mov	r0, r3
 8006198:	f001 fc50 	bl	8007a3c <pvPortMalloc>
 800619c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d011      	beq.n	80061c8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80061a4:	69bb      	ldr	r3, [r7, #24]
 80061a6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	3348      	adds	r3, #72	@ 0x48
 80061ac:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80061b6:	79fa      	ldrb	r2, [r7, #7]
 80061b8:	69bb      	ldr	r3, [r7, #24]
 80061ba:	9300      	str	r3, [sp, #0]
 80061bc:	4613      	mov	r3, r2
 80061be:	697a      	ldr	r2, [r7, #20]
 80061c0:	68b9      	ldr	r1, [r7, #8]
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f000 f805 	bl	80061d2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80061c8:	69bb      	ldr	r3, [r7, #24]
	}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3720      	adds	r7, #32
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b084      	sub	sp, #16
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	60f8      	str	r0, [r7, #12]
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	607a      	str	r2, [r7, #4]
 80061de:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d103      	bne.n	80061ee <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	601a      	str	r2, [r3, #0]
 80061ec:	e002      	b.n	80061f4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006200:	2101      	movs	r1, #1
 8006202:	69b8      	ldr	r0, [r7, #24]
 8006204:	f7ff ff40 	bl	8006088 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006208:	bf00      	nop
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b08e      	sub	sp, #56	@ 0x38
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800621e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006220:	2b00      	cmp	r3, #0
 8006222:	d10b      	bne.n	800623c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006228:	f383 8811 	msr	BASEPRI, r3
 800622c:	f3bf 8f6f 	isb	sy
 8006230:	f3bf 8f4f 	dsb	sy
 8006234:	623b      	str	r3, [r7, #32]
}
 8006236:	bf00      	nop
 8006238:	bf00      	nop
 800623a:	e7fd      	b.n	8006238 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800623c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00b      	beq.n	800625c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	61fb      	str	r3, [r7, #28]
}
 8006256:	bf00      	nop
 8006258:	bf00      	nop
 800625a:	e7fd      	b.n	8006258 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800625c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d103      	bne.n	800626c <xQueueGiveFromISR+0x5c>
 8006264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d101      	bne.n	8006270 <xQueueGiveFromISR+0x60>
 800626c:	2301      	movs	r3, #1
 800626e:	e000      	b.n	8006272 <xQueueGiveFromISR+0x62>
 8006270:	2300      	movs	r3, #0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d10b      	bne.n	800628e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800627a:	f383 8811 	msr	BASEPRI, r3
 800627e:	f3bf 8f6f 	isb	sy
 8006282:	f3bf 8f4f 	dsb	sy
 8006286:	61bb      	str	r3, [r7, #24]
}
 8006288:	bf00      	nop
 800628a:	bf00      	nop
 800628c:	e7fd      	b.n	800628a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800628e:	f001 fb93 	bl	80079b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006292:	f3ef 8211 	mrs	r2, BASEPRI
 8006296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629a:	f383 8811 	msr	BASEPRI, r3
 800629e:	f3bf 8f6f 	isb	sy
 80062a2:	f3bf 8f4f 	dsb	sy
 80062a6:	617a      	str	r2, [r7, #20]
 80062a8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062aa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80062ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80062b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d22b      	bcs.n	8006316 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80062be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80062c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ce:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80062d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80062d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062d8:	d112      	bne.n	8006300 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d016      	beq.n	8006310 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e4:	3324      	adds	r3, #36	@ 0x24
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 fdf2 	bl	8006ed0 <xTaskRemoveFromEventList>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00e      	beq.n	8006310 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00b      	beq.n	8006310 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2201      	movs	r2, #1
 80062fc:	601a      	str	r2, [r3, #0]
 80062fe:	e007      	b.n	8006310 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006300:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006304:	3301      	adds	r3, #1
 8006306:	b2db      	uxtb	r3, r3
 8006308:	b25a      	sxtb	r2, r3
 800630a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006310:	2301      	movs	r3, #1
 8006312:	637b      	str	r3, [r7, #52]	@ 0x34
 8006314:	e001      	b.n	800631a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006316:	2300      	movs	r3, #0
 8006318:	637b      	str	r3, [r7, #52]	@ 0x34
 800631a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006324:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006328:	4618      	mov	r0, r3
 800632a:	3738      	adds	r7, #56	@ 0x38
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b08e      	sub	sp, #56	@ 0x38
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800633a:	2300      	movs	r3, #0
 800633c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006342:	2300      	movs	r3, #0
 8006344:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d10b      	bne.n	8006364 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800634c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006350:	f383 8811 	msr	BASEPRI, r3
 8006354:	f3bf 8f6f 	isb	sy
 8006358:	f3bf 8f4f 	dsb	sy
 800635c:	623b      	str	r3, [r7, #32]
}
 800635e:	bf00      	nop
 8006360:	bf00      	nop
 8006362:	e7fd      	b.n	8006360 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00b      	beq.n	8006384 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800636c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006370:	f383 8811 	msr	BASEPRI, r3
 8006374:	f3bf 8f6f 	isb	sy
 8006378:	f3bf 8f4f 	dsb	sy
 800637c:	61fb      	str	r3, [r7, #28]
}
 800637e:	bf00      	nop
 8006380:	bf00      	nop
 8006382:	e7fd      	b.n	8006380 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006384:	f000 ff6a 	bl	800725c <xTaskGetSchedulerState>
 8006388:	4603      	mov	r3, r0
 800638a:	2b00      	cmp	r3, #0
 800638c:	d102      	bne.n	8006394 <xQueueSemaphoreTake+0x64>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d101      	bne.n	8006398 <xQueueSemaphoreTake+0x68>
 8006394:	2301      	movs	r3, #1
 8006396:	e000      	b.n	800639a <xQueueSemaphoreTake+0x6a>
 8006398:	2300      	movs	r3, #0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d10b      	bne.n	80063b6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800639e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a2:	f383 8811 	msr	BASEPRI, r3
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	f3bf 8f4f 	dsb	sy
 80063ae:	61bb      	str	r3, [r7, #24]
}
 80063b0:	bf00      	nop
 80063b2:	bf00      	nop
 80063b4:	e7fd      	b.n	80063b2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063b6:	f001 fa1f 	bl	80077f8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80063ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063be:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80063c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d024      	beq.n	8006410 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80063c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063c8:	1e5a      	subs	r2, r3, #1
 80063ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063cc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d104      	bne.n	80063e0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80063d6:	f001 f865 	bl	80074a4 <pvTaskIncrementMutexHeldCount>
 80063da:	4602      	mov	r2, r0
 80063dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063de:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00f      	beq.n	8006408 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ea:	3310      	adds	r3, #16
 80063ec:	4618      	mov	r0, r3
 80063ee:	f000 fd6f 	bl	8006ed0 <xTaskRemoveFromEventList>
 80063f2:	4603      	mov	r3, r0
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d007      	beq.n	8006408 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80063f8:	4b54      	ldr	r3, [pc, #336]	@ (800654c <xQueueSemaphoreTake+0x21c>)
 80063fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063fe:	601a      	str	r2, [r3, #0]
 8006400:	f3bf 8f4f 	dsb	sy
 8006404:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006408:	f001 fa28 	bl	800785c <vPortExitCritical>
				return pdPASS;
 800640c:	2301      	movs	r3, #1
 800640e:	e098      	b.n	8006542 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d112      	bne.n	800643c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00b      	beq.n	8006434 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800641c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006420:	f383 8811 	msr	BASEPRI, r3
 8006424:	f3bf 8f6f 	isb	sy
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	617b      	str	r3, [r7, #20]
}
 800642e:	bf00      	nop
 8006430:	bf00      	nop
 8006432:	e7fd      	b.n	8006430 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006434:	f001 fa12 	bl	800785c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006438:	2300      	movs	r3, #0
 800643a:	e082      	b.n	8006542 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800643c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643e:	2b00      	cmp	r3, #0
 8006440:	d106      	bne.n	8006450 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006442:	f107 030c 	add.w	r3, r7, #12
 8006446:	4618      	mov	r0, r3
 8006448:	f000 fda6 	bl	8006f98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800644c:	2301      	movs	r3, #1
 800644e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006450:	f001 fa04 	bl	800785c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006454:	f000 fb4c 	bl	8006af0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006458:	f001 f9ce 	bl	80077f8 <vPortEnterCritical>
 800645c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800645e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006462:	b25b      	sxtb	r3, r3
 8006464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006468:	d103      	bne.n	8006472 <xQueueSemaphoreTake+0x142>
 800646a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006474:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006478:	b25b      	sxtb	r3, r3
 800647a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800647e:	d103      	bne.n	8006488 <xQueueSemaphoreTake+0x158>
 8006480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006482:	2200      	movs	r2, #0
 8006484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006488:	f001 f9e8 	bl	800785c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800648c:	463a      	mov	r2, r7
 800648e:	f107 030c 	add.w	r3, r7, #12
 8006492:	4611      	mov	r1, r2
 8006494:	4618      	mov	r0, r3
 8006496:	f000 fd95 	bl	8006fc4 <xTaskCheckForTimeOut>
 800649a:	4603      	mov	r3, r0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d132      	bne.n	8006506 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80064a2:	f000 f8bf 	bl	8006624 <prvIsQueueEmpty>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d026      	beq.n	80064fa <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d109      	bne.n	80064c8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80064b4:	f001 f9a0 	bl	80077f8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80064b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	4618      	mov	r0, r3
 80064be:	f000 feeb 	bl	8007298 <xTaskPriorityInherit>
 80064c2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80064c4:	f001 f9ca 	bl	800785c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80064c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ca:	3324      	adds	r3, #36	@ 0x24
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	4611      	mov	r1, r2
 80064d0:	4618      	mov	r0, r3
 80064d2:	f000 fcd7 	bl	8006e84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80064d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80064d8:	f000 f852 	bl	8006580 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80064dc:	f000 fb16 	bl	8006b0c <xTaskResumeAll>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f47f af67 	bne.w	80063b6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80064e8:	4b18      	ldr	r3, [pc, #96]	@ (800654c <xQueueSemaphoreTake+0x21c>)
 80064ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064ee:	601a      	str	r2, [r3, #0]
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	f3bf 8f6f 	isb	sy
 80064f8:	e75d      	b.n	80063b6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80064fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80064fc:	f000 f840 	bl	8006580 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006500:	f000 fb04 	bl	8006b0c <xTaskResumeAll>
 8006504:	e757      	b.n	80063b6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006506:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006508:	f000 f83a 	bl	8006580 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800650c:	f000 fafe 	bl	8006b0c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006510:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006512:	f000 f887 	bl	8006624 <prvIsQueueEmpty>
 8006516:	4603      	mov	r3, r0
 8006518:	2b00      	cmp	r3, #0
 800651a:	f43f af4c 	beq.w	80063b6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800651e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00d      	beq.n	8006540 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006524:	f001 f968 	bl	80077f8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006528:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800652a:	f000 f811 	bl	8006550 <prvGetDisinheritPriorityAfterTimeout>
 800652e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006536:	4618      	mov	r0, r3
 8006538:	f000 ff24 	bl	8007384 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800653c:	f001 f98e 	bl	800785c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006540:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006542:	4618      	mov	r0, r3
 8006544:	3738      	adds	r7, #56	@ 0x38
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	e000ed04 	.word	0xe000ed04

08006550 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006550:	b480      	push	{r7}
 8006552:	b085      	sub	sp, #20
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800655c:	2b00      	cmp	r3, #0
 800655e:	d006      	beq.n	800656e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f1c3 0307 	rsb	r3, r3, #7
 800656a:	60fb      	str	r3, [r7, #12]
 800656c:	e001      	b.n	8006572 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006572:	68fb      	ldr	r3, [r7, #12]
	}
 8006574:	4618      	mov	r0, r3
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr

08006580 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b084      	sub	sp, #16
 8006584:	af00      	add	r7, sp, #0
 8006586:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006588:	f001 f936 	bl	80077f8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006592:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006594:	e011      	b.n	80065ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800659a:	2b00      	cmp	r3, #0
 800659c:	d012      	beq.n	80065c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	3324      	adds	r3, #36	@ 0x24
 80065a2:	4618      	mov	r0, r3
 80065a4:	f000 fc94 	bl	8006ed0 <xTaskRemoveFromEventList>
 80065a8:	4603      	mov	r3, r0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d001      	beq.n	80065b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80065ae:	f000 fd6d 	bl	800708c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80065b2:	7bfb      	ldrb	r3, [r7, #15]
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80065ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	dce9      	bgt.n	8006596 <prvUnlockQueue+0x16>
 80065c2:	e000      	b.n	80065c6 <prvUnlockQueue+0x46>
					break;
 80065c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	22ff      	movs	r2, #255	@ 0xff
 80065ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80065ce:	f001 f945 	bl	800785c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80065d2:	f001 f911 	bl	80077f8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80065de:	e011      	b.n	8006604 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	691b      	ldr	r3, [r3, #16]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d012      	beq.n	800660e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	3310      	adds	r3, #16
 80065ec:	4618      	mov	r0, r3
 80065ee:	f000 fc6f 	bl	8006ed0 <xTaskRemoveFromEventList>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d001      	beq.n	80065fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80065f8:	f000 fd48 	bl	800708c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80065fc:	7bbb      	ldrb	r3, [r7, #14]
 80065fe:	3b01      	subs	r3, #1
 8006600:	b2db      	uxtb	r3, r3
 8006602:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006604:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006608:	2b00      	cmp	r3, #0
 800660a:	dce9      	bgt.n	80065e0 <prvUnlockQueue+0x60>
 800660c:	e000      	b.n	8006610 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800660e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	22ff      	movs	r2, #255	@ 0xff
 8006614:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006618:	f001 f920 	bl	800785c <vPortExitCritical>
}
 800661c:	bf00      	nop
 800661e:	3710      	adds	r7, #16
 8006620:	46bd      	mov	sp, r7
 8006622:	bd80      	pop	{r7, pc}

08006624 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800662c:	f001 f8e4 	bl	80077f8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006634:	2b00      	cmp	r3, #0
 8006636:	d102      	bne.n	800663e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006638:	2301      	movs	r3, #1
 800663a:	60fb      	str	r3, [r7, #12]
 800663c:	e001      	b.n	8006642 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800663e:	2300      	movs	r3, #0
 8006640:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006642:	f001 f90b 	bl	800785c <vPortExitCritical>

	return xReturn;
 8006646:	68fb      	ldr	r3, [r7, #12]
}
 8006648:	4618      	mov	r0, r3
 800664a:	3710      	adds	r7, #16
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006650:	b580      	push	{r7, lr}
 8006652:	b08e      	sub	sp, #56	@ 0x38
 8006654:	af04      	add	r7, sp, #16
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
 800665c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800665e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006668:	f383 8811 	msr	BASEPRI, r3
 800666c:	f3bf 8f6f 	isb	sy
 8006670:	f3bf 8f4f 	dsb	sy
 8006674:	623b      	str	r3, [r7, #32]
}
 8006676:	bf00      	nop
 8006678:	bf00      	nop
 800667a:	e7fd      	b.n	8006678 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10b      	bne.n	800669a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006686:	f383 8811 	msr	BASEPRI, r3
 800668a:	f3bf 8f6f 	isb	sy
 800668e:	f3bf 8f4f 	dsb	sy
 8006692:	61fb      	str	r3, [r7, #28]
}
 8006694:	bf00      	nop
 8006696:	bf00      	nop
 8006698:	e7fd      	b.n	8006696 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800669a:	23a0      	movs	r3, #160	@ 0xa0
 800669c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	2ba0      	cmp	r3, #160	@ 0xa0
 80066a2:	d00b      	beq.n	80066bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80066a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a8:	f383 8811 	msr	BASEPRI, r3
 80066ac:	f3bf 8f6f 	isb	sy
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	61bb      	str	r3, [r7, #24]
}
 80066b6:	bf00      	nop
 80066b8:	bf00      	nop
 80066ba:	e7fd      	b.n	80066b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80066bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d01e      	beq.n	8006702 <xTaskCreateStatic+0xb2>
 80066c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d01b      	beq.n	8006702 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d6:	2202      	movs	r2, #2
 80066d8:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80066dc:	2300      	movs	r3, #0
 80066de:	9303      	str	r3, [sp, #12]
 80066e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e2:	9302      	str	r3, [sp, #8]
 80066e4:	f107 0314 	add.w	r3, r7, #20
 80066e8:	9301      	str	r3, [sp, #4]
 80066ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066ec:	9300      	str	r3, [sp, #0]
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	68b9      	ldr	r1, [r7, #8]
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 f851 	bl	800679c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066fc:	f000 f8ee 	bl	80068dc <prvAddNewTaskToReadyList>
 8006700:	e001      	b.n	8006706 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006702:	2300      	movs	r3, #0
 8006704:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006706:	697b      	ldr	r3, [r7, #20]
	}
 8006708:	4618      	mov	r0, r3
 800670a:	3728      	adds	r7, #40	@ 0x28
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}

08006710 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006710:	b580      	push	{r7, lr}
 8006712:	b08c      	sub	sp, #48	@ 0x30
 8006714:	af04      	add	r7, sp, #16
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	603b      	str	r3, [r7, #0]
 800671c:	4613      	mov	r3, r2
 800671e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006720:	88fb      	ldrh	r3, [r7, #6]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4618      	mov	r0, r3
 8006726:	f001 f989 	bl	8007a3c <pvPortMalloc>
 800672a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d00e      	beq.n	8006750 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006732:	20a0      	movs	r0, #160	@ 0xa0
 8006734:	f001 f982 	bl	8007a3c <pvPortMalloc>
 8006738:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800673a:	69fb      	ldr	r3, [r7, #28]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d003      	beq.n	8006748 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	631a      	str	r2, [r3, #48]	@ 0x30
 8006746:	e005      	b.n	8006754 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006748:	6978      	ldr	r0, [r7, #20]
 800674a:	f001 fa45 	bl	8007bd8 <vPortFree>
 800674e:	e001      	b.n	8006754 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006750:	2300      	movs	r3, #0
 8006752:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d017      	beq.n	800678a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006762:	88fa      	ldrh	r2, [r7, #6]
 8006764:	2300      	movs	r3, #0
 8006766:	9303      	str	r3, [sp, #12]
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	9302      	str	r3, [sp, #8]
 800676c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800676e:	9301      	str	r3, [sp, #4]
 8006770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	68b9      	ldr	r1, [r7, #8]
 8006778:	68f8      	ldr	r0, [r7, #12]
 800677a:	f000 f80f 	bl	800679c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800677e:	69f8      	ldr	r0, [r7, #28]
 8006780:	f000 f8ac 	bl	80068dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006784:	2301      	movs	r3, #1
 8006786:	61bb      	str	r3, [r7, #24]
 8006788:	e002      	b.n	8006790 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800678a:	f04f 33ff 	mov.w	r3, #4294967295
 800678e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006790:	69bb      	ldr	r3, [r7, #24]
	}
 8006792:	4618      	mov	r0, r3
 8006794:	3720      	adds	r7, #32
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
	...

0800679c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b088      	sub	sp, #32
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
 80067a8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80067b4:	3b01      	subs	r3, #1
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	f023 0307 	bic.w	r3, r3, #7
 80067c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	f003 0307 	and.w	r3, r3, #7
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d2:	f383 8811 	msr	BASEPRI, r3
 80067d6:	f3bf 8f6f 	isb	sy
 80067da:	f3bf 8f4f 	dsb	sy
 80067de:	617b      	str	r3, [r7, #20]
}
 80067e0:	bf00      	nop
 80067e2:	bf00      	nop
 80067e4:	e7fd      	b.n	80067e2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d01f      	beq.n	800682c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067ec:	2300      	movs	r3, #0
 80067ee:	61fb      	str	r3, [r7, #28]
 80067f0:	e012      	b.n	8006818 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067f2:	68ba      	ldr	r2, [r7, #8]
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	4413      	add	r3, r2
 80067f8:	7819      	ldrb	r1, [r3, #0]
 80067fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	4413      	add	r3, r2
 8006800:	3334      	adds	r3, #52	@ 0x34
 8006802:	460a      	mov	r2, r1
 8006804:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006806:	68ba      	ldr	r2, [r7, #8]
 8006808:	69fb      	ldr	r3, [r7, #28]
 800680a:	4413      	add	r3, r2
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d006      	beq.n	8006820 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	3301      	adds	r3, #1
 8006816:	61fb      	str	r3, [r7, #28]
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	2b0f      	cmp	r3, #15
 800681c:	d9e9      	bls.n	80067f2 <prvInitialiseNewTask+0x56>
 800681e:	e000      	b.n	8006822 <prvInitialiseNewTask+0x86>
			{
				break;
 8006820:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	2200      	movs	r2, #0
 8006826:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800682a:	e003      	b.n	8006834 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800682c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682e:	2200      	movs	r2, #0
 8006830:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006836:	2b06      	cmp	r3, #6
 8006838:	d901      	bls.n	800683e <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800683a:	2306      	movs	r3, #6
 800683c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006842:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006846:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006848:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800684a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684c:	2200      	movs	r2, #0
 800684e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006852:	3304      	adds	r3, #4
 8006854:	4618      	mov	r0, r3
 8006856:	f7ff fb83 	bl	8005f60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685c:	3318      	adds	r3, #24
 800685e:	4618      	mov	r0, r3
 8006860:	f7ff fb7e 	bl	8005f60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006864:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006866:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006868:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800686a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686c:	f1c3 0207 	rsb	r2, r3, #7
 8006870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006872:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006878:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800687a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687c:	2200      	movs	r2, #0
 800687e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006884:	2200      	movs	r2, #0
 8006886:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800688a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688c:	334c      	adds	r3, #76	@ 0x4c
 800688e:	224c      	movs	r2, #76	@ 0x4c
 8006890:	2100      	movs	r1, #0
 8006892:	4618      	mov	r0, r3
 8006894:	f001 fd76 	bl	8008384 <memset>
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	4a0d      	ldr	r2, [pc, #52]	@ (80068d0 <prvInitialiseNewTask+0x134>)
 800689c:	651a      	str	r2, [r3, #80]	@ 0x50
 800689e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a0:	4a0c      	ldr	r2, [pc, #48]	@ (80068d4 <prvInitialiseNewTask+0x138>)
 80068a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80068a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a6:	4a0c      	ldr	r2, [pc, #48]	@ (80068d8 <prvInitialiseNewTask+0x13c>)
 80068a8:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	68f9      	ldr	r1, [r7, #12]
 80068ae:	69b8      	ldr	r0, [r7, #24]
 80068b0:	f000 fe72 	bl	8007598 <pxPortInitialiseStack>
 80068b4:	4602      	mov	r2, r0
 80068b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80068ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d002      	beq.n	80068c6 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80068c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068c6:	bf00      	nop
 80068c8:	3720      	adds	r7, #32
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	20005404 	.word	0x20005404
 80068d4:	2000546c 	.word	0x2000546c
 80068d8:	200054d4 	.word	0x200054d4

080068dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068e4:	f000 ff88 	bl	80077f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068e8:	4b2a      	ldr	r3, [pc, #168]	@ (8006994 <prvAddNewTaskToReadyList+0xb8>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3301      	adds	r3, #1
 80068ee:	4a29      	ldr	r2, [pc, #164]	@ (8006994 <prvAddNewTaskToReadyList+0xb8>)
 80068f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80068f2:	4b29      	ldr	r3, [pc, #164]	@ (8006998 <prvAddNewTaskToReadyList+0xbc>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d109      	bne.n	800690e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068fa:	4a27      	ldr	r2, [pc, #156]	@ (8006998 <prvAddNewTaskToReadyList+0xbc>)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006900:	4b24      	ldr	r3, [pc, #144]	@ (8006994 <prvAddNewTaskToReadyList+0xb8>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2b01      	cmp	r3, #1
 8006906:	d110      	bne.n	800692a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006908:	f000 fbe4 	bl	80070d4 <prvInitialiseTaskLists>
 800690c:	e00d      	b.n	800692a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800690e:	4b23      	ldr	r3, [pc, #140]	@ (800699c <prvAddNewTaskToReadyList+0xc0>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d109      	bne.n	800692a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006916:	4b20      	ldr	r3, [pc, #128]	@ (8006998 <prvAddNewTaskToReadyList+0xbc>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006920:	429a      	cmp	r2, r3
 8006922:	d802      	bhi.n	800692a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006924:	4a1c      	ldr	r2, [pc, #112]	@ (8006998 <prvAddNewTaskToReadyList+0xbc>)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800692a:	4b1d      	ldr	r3, [pc, #116]	@ (80069a0 <prvAddNewTaskToReadyList+0xc4>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	3301      	adds	r3, #1
 8006930:	4a1b      	ldr	r2, [pc, #108]	@ (80069a0 <prvAddNewTaskToReadyList+0xc4>)
 8006932:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006938:	2201      	movs	r2, #1
 800693a:	409a      	lsls	r2, r3
 800693c:	4b19      	ldr	r3, [pc, #100]	@ (80069a4 <prvAddNewTaskToReadyList+0xc8>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4313      	orrs	r3, r2
 8006942:	4a18      	ldr	r2, [pc, #96]	@ (80069a4 <prvAddNewTaskToReadyList+0xc8>)
 8006944:	6013      	str	r3, [r2, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800694a:	4613      	mov	r3, r2
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4413      	add	r3, r2
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	4a15      	ldr	r2, [pc, #84]	@ (80069a8 <prvAddNewTaskToReadyList+0xcc>)
 8006954:	441a      	add	r2, r3
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	3304      	adds	r3, #4
 800695a:	4619      	mov	r1, r3
 800695c:	4610      	mov	r0, r2
 800695e:	f7ff fb0c 	bl	8005f7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006962:	f000 ff7b 	bl	800785c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006966:	4b0d      	ldr	r3, [pc, #52]	@ (800699c <prvAddNewTaskToReadyList+0xc0>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00e      	beq.n	800698c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800696e:	4b0a      	ldr	r3, [pc, #40]	@ (8006998 <prvAddNewTaskToReadyList+0xbc>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006978:	429a      	cmp	r2, r3
 800697a:	d207      	bcs.n	800698c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800697c:	4b0b      	ldr	r3, [pc, #44]	@ (80069ac <prvAddNewTaskToReadyList+0xd0>)
 800697e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006982:	601a      	str	r2, [r3, #0]
 8006984:	f3bf 8f4f 	dsb	sy
 8006988:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800698c:	bf00      	nop
 800698e:	3708      	adds	r7, #8
 8006990:	46bd      	mov	sp, r7
 8006992:	bd80      	pop	{r7, pc}
 8006994:	20000590 	.word	0x20000590
 8006998:	20000490 	.word	0x20000490
 800699c:	2000059c 	.word	0x2000059c
 80069a0:	200005ac 	.word	0x200005ac
 80069a4:	20000598 	.word	0x20000598
 80069a8:	20000494 	.word	0x20000494
 80069ac:	e000ed04 	.word	0xe000ed04

080069b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80069b8:	2300      	movs	r3, #0
 80069ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d018      	beq.n	80069f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80069c2:	4b14      	ldr	r3, [pc, #80]	@ (8006a14 <vTaskDelay+0x64>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00b      	beq.n	80069e2 <vTaskDelay+0x32>
	__asm volatile
 80069ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ce:	f383 8811 	msr	BASEPRI, r3
 80069d2:	f3bf 8f6f 	isb	sy
 80069d6:	f3bf 8f4f 	dsb	sy
 80069da:	60bb      	str	r3, [r7, #8]
}
 80069dc:	bf00      	nop
 80069de:	bf00      	nop
 80069e0:	e7fd      	b.n	80069de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80069e2:	f000 f885 	bl	8006af0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069e6:	2100      	movs	r1, #0
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 fd6f 	bl	80074cc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80069ee:	f000 f88d 	bl	8006b0c <xTaskResumeAll>
 80069f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d107      	bne.n	8006a0a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80069fa:	4b07      	ldr	r3, [pc, #28]	@ (8006a18 <vTaskDelay+0x68>)
 80069fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	f3bf 8f4f 	dsb	sy
 8006a06:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a0a:	bf00      	nop
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	200005b8 	.word	0x200005b8
 8006a18:	e000ed04 	.word	0xe000ed04

08006a1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b08a      	sub	sp, #40	@ 0x28
 8006a20:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a22:	2300      	movs	r3, #0
 8006a24:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a2a:	463a      	mov	r2, r7
 8006a2c:	1d39      	adds	r1, r7, #4
 8006a2e:	f107 0308 	add.w	r3, r7, #8
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7f9 fde0 	bl	80005f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a38:	6839      	ldr	r1, [r7, #0]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68ba      	ldr	r2, [r7, #8]
 8006a3e:	9202      	str	r2, [sp, #8]
 8006a40:	9301      	str	r3, [sp, #4]
 8006a42:	2300      	movs	r3, #0
 8006a44:	9300      	str	r3, [sp, #0]
 8006a46:	2300      	movs	r3, #0
 8006a48:	460a      	mov	r2, r1
 8006a4a:	4921      	ldr	r1, [pc, #132]	@ (8006ad0 <vTaskStartScheduler+0xb4>)
 8006a4c:	4821      	ldr	r0, [pc, #132]	@ (8006ad4 <vTaskStartScheduler+0xb8>)
 8006a4e:	f7ff fdff 	bl	8006650 <xTaskCreateStatic>
 8006a52:	4603      	mov	r3, r0
 8006a54:	4a20      	ldr	r2, [pc, #128]	@ (8006ad8 <vTaskStartScheduler+0xbc>)
 8006a56:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a58:	4b1f      	ldr	r3, [pc, #124]	@ (8006ad8 <vTaskStartScheduler+0xbc>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d002      	beq.n	8006a66 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a60:	2301      	movs	r3, #1
 8006a62:	617b      	str	r3, [r7, #20]
 8006a64:	e001      	b.n	8006a6a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a66:	2300      	movs	r3, #0
 8006a68:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d11b      	bne.n	8006aa8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a74:	f383 8811 	msr	BASEPRI, r3
 8006a78:	f3bf 8f6f 	isb	sy
 8006a7c:	f3bf 8f4f 	dsb	sy
 8006a80:	613b      	str	r3, [r7, #16]
}
 8006a82:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a84:	4b15      	ldr	r3, [pc, #84]	@ (8006adc <vTaskStartScheduler+0xc0>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	334c      	adds	r3, #76	@ 0x4c
 8006a8a:	4a15      	ldr	r2, [pc, #84]	@ (8006ae0 <vTaskStartScheduler+0xc4>)
 8006a8c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a8e:	4b15      	ldr	r3, [pc, #84]	@ (8006ae4 <vTaskStartScheduler+0xc8>)
 8006a90:	f04f 32ff 	mov.w	r2, #4294967295
 8006a94:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a96:	4b14      	ldr	r3, [pc, #80]	@ (8006ae8 <vTaskStartScheduler+0xcc>)
 8006a98:	2201      	movs	r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a9c:	4b13      	ldr	r3, [pc, #76]	@ (8006aec <vTaskStartScheduler+0xd0>)
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006aa2:	f000 fe05 	bl	80076b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006aa6:	e00f      	b.n	8006ac8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aae:	d10b      	bne.n	8006ac8 <vTaskStartScheduler+0xac>
	__asm volatile
 8006ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	60fb      	str	r3, [r7, #12]
}
 8006ac2:	bf00      	nop
 8006ac4:	bf00      	nop
 8006ac6:	e7fd      	b.n	8006ac4 <vTaskStartScheduler+0xa8>
}
 8006ac8:	bf00      	nop
 8006aca:	3718      	adds	r7, #24
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	080091b8 	.word	0x080091b8
 8006ad4:	080070a5 	.word	0x080070a5
 8006ad8:	200005b4 	.word	0x200005b4
 8006adc:	20000490 	.word	0x20000490
 8006ae0:	2000001c 	.word	0x2000001c
 8006ae4:	200005b0 	.word	0x200005b0
 8006ae8:	2000059c 	.word	0x2000059c
 8006aec:	20000594 	.word	0x20000594

08006af0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006af0:	b480      	push	{r7}
 8006af2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006af4:	4b04      	ldr	r3, [pc, #16]	@ (8006b08 <vTaskSuspendAll+0x18>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	3301      	adds	r3, #1
 8006afa:	4a03      	ldr	r2, [pc, #12]	@ (8006b08 <vTaskSuspendAll+0x18>)
 8006afc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006afe:	bf00      	nop
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr
 8006b08:	200005b8 	.word	0x200005b8

08006b0c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b12:	2300      	movs	r3, #0
 8006b14:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b1a:	4b42      	ldr	r3, [pc, #264]	@ (8006c24 <xTaskResumeAll+0x118>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <xTaskResumeAll+0x2e>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	603b      	str	r3, [r7, #0]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b3a:	f000 fe5d 	bl	80077f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b3e:	4b39      	ldr	r3, [pc, #228]	@ (8006c24 <xTaskResumeAll+0x118>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	3b01      	subs	r3, #1
 8006b44:	4a37      	ldr	r2, [pc, #220]	@ (8006c24 <xTaskResumeAll+0x118>)
 8006b46:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b48:	4b36      	ldr	r3, [pc, #216]	@ (8006c24 <xTaskResumeAll+0x118>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d161      	bne.n	8006c14 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b50:	4b35      	ldr	r3, [pc, #212]	@ (8006c28 <xTaskResumeAll+0x11c>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d05d      	beq.n	8006c14 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b58:	e02e      	b.n	8006bb8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b5a:	4b34      	ldr	r3, [pc, #208]	@ (8006c2c <xTaskResumeAll+0x120>)
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	3318      	adds	r3, #24
 8006b66:	4618      	mov	r0, r3
 8006b68:	f7ff fa64 	bl	8006034 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	3304      	adds	r3, #4
 8006b70:	4618      	mov	r0, r3
 8006b72:	f7ff fa5f 	bl	8006034 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	409a      	lsls	r2, r3
 8006b7e:	4b2c      	ldr	r3, [pc, #176]	@ (8006c30 <xTaskResumeAll+0x124>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	4a2a      	ldr	r2, [pc, #168]	@ (8006c30 <xTaskResumeAll+0x124>)
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4413      	add	r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	4a27      	ldr	r2, [pc, #156]	@ (8006c34 <xTaskResumeAll+0x128>)
 8006b96:	441a      	add	r2, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	f7ff f9eb 	bl	8005f7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ba8:	4b23      	ldr	r3, [pc, #140]	@ (8006c38 <xTaskResumeAll+0x12c>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d302      	bcc.n	8006bb8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006bb2:	4b22      	ldr	r3, [pc, #136]	@ (8006c3c <xTaskResumeAll+0x130>)
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8006c2c <xTaskResumeAll+0x120>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d1cc      	bne.n	8006b5a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d001      	beq.n	8006bca <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006bc6:	f000 fb29 	bl	800721c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006bca:	4b1d      	ldr	r3, [pc, #116]	@ (8006c40 <xTaskResumeAll+0x134>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d010      	beq.n	8006bf8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006bd6:	f000 f837 	bl	8006c48 <xTaskIncrementTick>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d002      	beq.n	8006be6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006be0:	4b16      	ldr	r3, [pc, #88]	@ (8006c3c <xTaskResumeAll+0x130>)
 8006be2:	2201      	movs	r2, #1
 8006be4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	3b01      	subs	r3, #1
 8006bea:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d1f1      	bne.n	8006bd6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006bf2:	4b13      	ldr	r3, [pc, #76]	@ (8006c40 <xTaskResumeAll+0x134>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bf8:	4b10      	ldr	r3, [pc, #64]	@ (8006c3c <xTaskResumeAll+0x130>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d009      	beq.n	8006c14 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c00:	2301      	movs	r3, #1
 8006c02:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c04:	4b0f      	ldr	r3, [pc, #60]	@ (8006c44 <xTaskResumeAll+0x138>)
 8006c06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	f3bf 8f4f 	dsb	sy
 8006c10:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c14:	f000 fe22 	bl	800785c <vPortExitCritical>

	return xAlreadyYielded;
 8006c18:	68bb      	ldr	r3, [r7, #8]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3710      	adds	r7, #16
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	200005b8 	.word	0x200005b8
 8006c28:	20000590 	.word	0x20000590
 8006c2c:	20000550 	.word	0x20000550
 8006c30:	20000598 	.word	0x20000598
 8006c34:	20000494 	.word	0x20000494
 8006c38:	20000490 	.word	0x20000490
 8006c3c:	200005a4 	.word	0x200005a4
 8006c40:	200005a0 	.word	0x200005a0
 8006c44:	e000ed04 	.word	0xe000ed04

08006c48 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b086      	sub	sp, #24
 8006c4c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c52:	4b4f      	ldr	r3, [pc, #316]	@ (8006d90 <xTaskIncrementTick+0x148>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f040 808f 	bne.w	8006d7a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8006d94 <xTaskIncrementTick+0x14c>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	3301      	adds	r3, #1
 8006c62:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c64:	4a4b      	ldr	r2, [pc, #300]	@ (8006d94 <xTaskIncrementTick+0x14c>)
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d121      	bne.n	8006cb4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c70:	4b49      	ldr	r3, [pc, #292]	@ (8006d98 <xTaskIncrementTick+0x150>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d00b      	beq.n	8006c92 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c7e:	f383 8811 	msr	BASEPRI, r3
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	f3bf 8f4f 	dsb	sy
 8006c8a:	603b      	str	r3, [r7, #0]
}
 8006c8c:	bf00      	nop
 8006c8e:	bf00      	nop
 8006c90:	e7fd      	b.n	8006c8e <xTaskIncrementTick+0x46>
 8006c92:	4b41      	ldr	r3, [pc, #260]	@ (8006d98 <xTaskIncrementTick+0x150>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	60fb      	str	r3, [r7, #12]
 8006c98:	4b40      	ldr	r3, [pc, #256]	@ (8006d9c <xTaskIncrementTick+0x154>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a3e      	ldr	r2, [pc, #248]	@ (8006d98 <xTaskIncrementTick+0x150>)
 8006c9e:	6013      	str	r3, [r2, #0]
 8006ca0:	4a3e      	ldr	r2, [pc, #248]	@ (8006d9c <xTaskIncrementTick+0x154>)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6013      	str	r3, [r2, #0]
 8006ca6:	4b3e      	ldr	r3, [pc, #248]	@ (8006da0 <xTaskIncrementTick+0x158>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	3301      	adds	r3, #1
 8006cac:	4a3c      	ldr	r2, [pc, #240]	@ (8006da0 <xTaskIncrementTick+0x158>)
 8006cae:	6013      	str	r3, [r2, #0]
 8006cb0:	f000 fab4 	bl	800721c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cb4:	4b3b      	ldr	r3, [pc, #236]	@ (8006da4 <xTaskIncrementTick+0x15c>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	693a      	ldr	r2, [r7, #16]
 8006cba:	429a      	cmp	r2, r3
 8006cbc:	d348      	bcc.n	8006d50 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cbe:	4b36      	ldr	r3, [pc, #216]	@ (8006d98 <xTaskIncrementTick+0x150>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d104      	bne.n	8006cd2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006cc8:	4b36      	ldr	r3, [pc, #216]	@ (8006da4 <xTaskIncrementTick+0x15c>)
 8006cca:	f04f 32ff 	mov.w	r2, #4294967295
 8006cce:	601a      	str	r2, [r3, #0]
					break;
 8006cd0:	e03e      	b.n	8006d50 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cd2:	4b31      	ldr	r3, [pc, #196]	@ (8006d98 <xTaskIncrementTick+0x150>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006ce2:	693a      	ldr	r2, [r7, #16]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d203      	bcs.n	8006cf2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006cea:	4a2e      	ldr	r2, [pc, #184]	@ (8006da4 <xTaskIncrementTick+0x15c>)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006cf0:	e02e      	b.n	8006d50 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff f99c 	bl	8006034 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d004      	beq.n	8006d0e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	3318      	adds	r3, #24
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7ff f993 	bl	8006034 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d12:	2201      	movs	r2, #1
 8006d14:	409a      	lsls	r2, r3
 8006d16:	4b24      	ldr	r3, [pc, #144]	@ (8006da8 <xTaskIncrementTick+0x160>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	4a22      	ldr	r2, [pc, #136]	@ (8006da8 <xTaskIncrementTick+0x160>)
 8006d1e:	6013      	str	r3, [r2, #0]
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d24:	4613      	mov	r3, r2
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	4413      	add	r3, r2
 8006d2a:	009b      	lsls	r3, r3, #2
 8006d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8006dac <xTaskIncrementTick+0x164>)
 8006d2e:	441a      	add	r2, r3
 8006d30:	68bb      	ldr	r3, [r7, #8]
 8006d32:	3304      	adds	r3, #4
 8006d34:	4619      	mov	r1, r3
 8006d36:	4610      	mov	r0, r2
 8006d38:	f7ff f91f 	bl	8005f7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d40:	4b1b      	ldr	r3, [pc, #108]	@ (8006db0 <xTaskIncrementTick+0x168>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	429a      	cmp	r2, r3
 8006d48:	d3b9      	bcc.n	8006cbe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d4e:	e7b6      	b.n	8006cbe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d50:	4b17      	ldr	r3, [pc, #92]	@ (8006db0 <xTaskIncrementTick+0x168>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d56:	4915      	ldr	r1, [pc, #84]	@ (8006dac <xTaskIncrementTick+0x164>)
 8006d58:	4613      	mov	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	4413      	add	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	440b      	add	r3, r1
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d901      	bls.n	8006d6c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d6c:	4b11      	ldr	r3, [pc, #68]	@ (8006db4 <xTaskIncrementTick+0x16c>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d007      	beq.n	8006d84 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006d74:	2301      	movs	r3, #1
 8006d76:	617b      	str	r3, [r7, #20]
 8006d78:	e004      	b.n	8006d84 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8006db8 <xTaskIncrementTick+0x170>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	3301      	adds	r3, #1
 8006d80:	4a0d      	ldr	r2, [pc, #52]	@ (8006db8 <xTaskIncrementTick+0x170>)
 8006d82:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d84:	697b      	ldr	r3, [r7, #20]
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3718      	adds	r7, #24
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	bf00      	nop
 8006d90:	200005b8 	.word	0x200005b8
 8006d94:	20000594 	.word	0x20000594
 8006d98:	20000548 	.word	0x20000548
 8006d9c:	2000054c 	.word	0x2000054c
 8006da0:	200005a8 	.word	0x200005a8
 8006da4:	200005b0 	.word	0x200005b0
 8006da8:	20000598 	.word	0x20000598
 8006dac:	20000494 	.word	0x20000494
 8006db0:	20000490 	.word	0x20000490
 8006db4:	200005a4 	.word	0x200005a4
 8006db8:	200005a0 	.word	0x200005a0

08006dbc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b087      	sub	sp, #28
 8006dc0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8006e6c <vTaskSwitchContext+0xb0>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006dca:	4b29      	ldr	r3, [pc, #164]	@ (8006e70 <vTaskSwitchContext+0xb4>)
 8006dcc:	2201      	movs	r2, #1
 8006dce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006dd0:	e045      	b.n	8006e5e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006dd2:	4b27      	ldr	r3, [pc, #156]	@ (8006e70 <vTaskSwitchContext+0xb4>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dd8:	4b26      	ldr	r3, [pc, #152]	@ (8006e74 <vTaskSwitchContext+0xb8>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	fab3 f383 	clz	r3, r3
 8006de4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006de6:	7afb      	ldrb	r3, [r7, #11]
 8006de8:	f1c3 031f 	rsb	r3, r3, #31
 8006dec:	617b      	str	r3, [r7, #20]
 8006dee:	4922      	ldr	r1, [pc, #136]	@ (8006e78 <vTaskSwitchContext+0xbc>)
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	4613      	mov	r3, r2
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	4413      	add	r3, r2
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	440b      	add	r3, r1
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10b      	bne.n	8006e1a <vTaskSwitchContext+0x5e>
	__asm volatile
 8006e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e06:	f383 8811 	msr	BASEPRI, r3
 8006e0a:	f3bf 8f6f 	isb	sy
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	607b      	str	r3, [r7, #4]
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop
 8006e18:	e7fd      	b.n	8006e16 <vTaskSwitchContext+0x5a>
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4413      	add	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4a14      	ldr	r2, [pc, #80]	@ (8006e78 <vTaskSwitchContext+0xbc>)
 8006e26:	4413      	add	r3, r2
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	685a      	ldr	r2, [r3, #4]
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	605a      	str	r2, [r3, #4]
 8006e34:	693b      	ldr	r3, [r7, #16]
 8006e36:	685a      	ldr	r2, [r3, #4]
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	3308      	adds	r3, #8
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d104      	bne.n	8006e4a <vTaskSwitchContext+0x8e>
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	605a      	str	r2, [r3, #4]
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	4a0a      	ldr	r2, [pc, #40]	@ (8006e7c <vTaskSwitchContext+0xc0>)
 8006e52:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e54:	4b09      	ldr	r3, [pc, #36]	@ (8006e7c <vTaskSwitchContext+0xc0>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	334c      	adds	r3, #76	@ 0x4c
 8006e5a:	4a09      	ldr	r2, [pc, #36]	@ (8006e80 <vTaskSwitchContext+0xc4>)
 8006e5c:	6013      	str	r3, [r2, #0]
}
 8006e5e:	bf00      	nop
 8006e60:	371c      	adds	r7, #28
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr
 8006e6a:	bf00      	nop
 8006e6c:	200005b8 	.word	0x200005b8
 8006e70:	200005a4 	.word	0x200005a4
 8006e74:	20000598 	.word	0x20000598
 8006e78:	20000494 	.word	0x20000494
 8006e7c:	20000490 	.word	0x20000490
 8006e80:	2000001c 	.word	0x2000001c

08006e84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d10b      	bne.n	8006eac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e98:	f383 8811 	msr	BASEPRI, r3
 8006e9c:	f3bf 8f6f 	isb	sy
 8006ea0:	f3bf 8f4f 	dsb	sy
 8006ea4:	60fb      	str	r3, [r7, #12]
}
 8006ea6:	bf00      	nop
 8006ea8:	bf00      	nop
 8006eaa:	e7fd      	b.n	8006ea8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006eac:	4b07      	ldr	r3, [pc, #28]	@ (8006ecc <vTaskPlaceOnEventList+0x48>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3318      	adds	r3, #24
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	6878      	ldr	r0, [r7, #4]
 8006eb6:	f7ff f884 	bl	8005fc2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006eba:	2101      	movs	r1, #1
 8006ebc:	6838      	ldr	r0, [r7, #0]
 8006ebe:	f000 fb05 	bl	80074cc <prvAddCurrentTaskToDelayedList>
}
 8006ec2:	bf00      	nop
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	20000490 	.word	0x20000490

08006ed0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b086      	sub	sp, #24
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	68db      	ldr	r3, [r3, #12]
 8006ede:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d10b      	bne.n	8006efe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eea:	f383 8811 	msr	BASEPRI, r3
 8006eee:	f3bf 8f6f 	isb	sy
 8006ef2:	f3bf 8f4f 	dsb	sy
 8006ef6:	60fb      	str	r3, [r7, #12]
}
 8006ef8:	bf00      	nop
 8006efa:	bf00      	nop
 8006efc:	e7fd      	b.n	8006efa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	3318      	adds	r3, #24
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7ff f896 	bl	8006034 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f08:	4b1d      	ldr	r3, [pc, #116]	@ (8006f80 <xTaskRemoveFromEventList+0xb0>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d11c      	bne.n	8006f4a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7ff f88d 	bl	8006034 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f1e:	2201      	movs	r2, #1
 8006f20:	409a      	lsls	r2, r3
 8006f22:	4b18      	ldr	r3, [pc, #96]	@ (8006f84 <xTaskRemoveFromEventList+0xb4>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	4a16      	ldr	r2, [pc, #88]	@ (8006f84 <xTaskRemoveFromEventList+0xb4>)
 8006f2a:	6013      	str	r3, [r2, #0]
 8006f2c:	693b      	ldr	r3, [r7, #16]
 8006f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f30:	4613      	mov	r3, r2
 8006f32:	009b      	lsls	r3, r3, #2
 8006f34:	4413      	add	r3, r2
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	4a13      	ldr	r2, [pc, #76]	@ (8006f88 <xTaskRemoveFromEventList+0xb8>)
 8006f3a:	441a      	add	r2, r3
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	3304      	adds	r3, #4
 8006f40:	4619      	mov	r1, r3
 8006f42:	4610      	mov	r0, r2
 8006f44:	f7ff f819 	bl	8005f7a <vListInsertEnd>
 8006f48:	e005      	b.n	8006f56 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	3318      	adds	r3, #24
 8006f4e:	4619      	mov	r1, r3
 8006f50:	480e      	ldr	r0, [pc, #56]	@ (8006f8c <xTaskRemoveFromEventList+0xbc>)
 8006f52:	f7ff f812 	bl	8005f7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f90 <xTaskRemoveFromEventList+0xc0>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d905      	bls.n	8006f70 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f64:	2301      	movs	r3, #1
 8006f66:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f68:	4b0a      	ldr	r3, [pc, #40]	@ (8006f94 <xTaskRemoveFromEventList+0xc4>)
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	601a      	str	r2, [r3, #0]
 8006f6e:	e001      	b.n	8006f74 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006f70:	2300      	movs	r3, #0
 8006f72:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006f74:	697b      	ldr	r3, [r7, #20]
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3718      	adds	r7, #24
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	200005b8 	.word	0x200005b8
 8006f84:	20000598 	.word	0x20000598
 8006f88:	20000494 	.word	0x20000494
 8006f8c:	20000550 	.word	0x20000550
 8006f90:	20000490 	.word	0x20000490
 8006f94:	200005a4 	.word	0x200005a4

08006f98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f98:	b480      	push	{r7}
 8006f9a:	b083      	sub	sp, #12
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006fa0:	4b06      	ldr	r3, [pc, #24]	@ (8006fbc <vTaskInternalSetTimeOutState+0x24>)
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006fa8:	4b05      	ldr	r3, [pc, #20]	@ (8006fc0 <vTaskInternalSetTimeOutState+0x28>)
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	605a      	str	r2, [r3, #4]
}
 8006fb0:	bf00      	nop
 8006fb2:	370c      	adds	r7, #12
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	200005a8 	.word	0x200005a8
 8006fc0:	20000594 	.word	0x20000594

08006fc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b088      	sub	sp, #32
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d10b      	bne.n	8006fec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd8:	f383 8811 	msr	BASEPRI, r3
 8006fdc:	f3bf 8f6f 	isb	sy
 8006fe0:	f3bf 8f4f 	dsb	sy
 8006fe4:	613b      	str	r3, [r7, #16]
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	e7fd      	b.n	8006fe8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d10b      	bne.n	800700a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff6:	f383 8811 	msr	BASEPRI, r3
 8006ffa:	f3bf 8f6f 	isb	sy
 8006ffe:	f3bf 8f4f 	dsb	sy
 8007002:	60fb      	str	r3, [r7, #12]
}
 8007004:	bf00      	nop
 8007006:	bf00      	nop
 8007008:	e7fd      	b.n	8007006 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800700a:	f000 fbf5 	bl	80077f8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800700e:	4b1d      	ldr	r3, [pc, #116]	@ (8007084 <xTaskCheckForTimeOut+0xc0>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	69ba      	ldr	r2, [r7, #24]
 800701a:	1ad3      	subs	r3, r2, r3
 800701c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007026:	d102      	bne.n	800702e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007028:	2300      	movs	r3, #0
 800702a:	61fb      	str	r3, [r7, #28]
 800702c:	e023      	b.n	8007076 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	4b15      	ldr	r3, [pc, #84]	@ (8007088 <xTaskCheckForTimeOut+0xc4>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	429a      	cmp	r2, r3
 8007038:	d007      	beq.n	800704a <xTaskCheckForTimeOut+0x86>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	429a      	cmp	r2, r3
 8007042:	d302      	bcc.n	800704a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007044:	2301      	movs	r3, #1
 8007046:	61fb      	str	r3, [r7, #28]
 8007048:	e015      	b.n	8007076 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	697a      	ldr	r2, [r7, #20]
 8007050:	429a      	cmp	r2, r3
 8007052:	d20b      	bcs.n	800706c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	1ad2      	subs	r2, r2, r3
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007060:	6878      	ldr	r0, [r7, #4]
 8007062:	f7ff ff99 	bl	8006f98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007066:	2300      	movs	r3, #0
 8007068:	61fb      	str	r3, [r7, #28]
 800706a:	e004      	b.n	8007076 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2200      	movs	r2, #0
 8007070:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007072:	2301      	movs	r3, #1
 8007074:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007076:	f000 fbf1 	bl	800785c <vPortExitCritical>

	return xReturn;
 800707a:	69fb      	ldr	r3, [r7, #28]
}
 800707c:	4618      	mov	r0, r3
 800707e:	3720      	adds	r7, #32
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	20000594 	.word	0x20000594
 8007088:	200005a8 	.word	0x200005a8

0800708c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007090:	4b03      	ldr	r3, [pc, #12]	@ (80070a0 <vTaskMissedYield+0x14>)
 8007092:	2201      	movs	r2, #1
 8007094:	601a      	str	r2, [r3, #0]
}
 8007096:	bf00      	nop
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	200005a4 	.word	0x200005a4

080070a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80070ac:	f000 f852 	bl	8007154 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80070b0:	4b06      	ldr	r3, [pc, #24]	@ (80070cc <prvIdleTask+0x28>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d9f9      	bls.n	80070ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80070b8:	4b05      	ldr	r3, [pc, #20]	@ (80070d0 <prvIdleTask+0x2c>)
 80070ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070be:	601a      	str	r2, [r3, #0]
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80070c8:	e7f0      	b.n	80070ac <prvIdleTask+0x8>
 80070ca:	bf00      	nop
 80070cc:	20000494 	.word	0x20000494
 80070d0:	e000ed04 	.word	0xe000ed04

080070d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b082      	sub	sp, #8
 80070d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80070da:	2300      	movs	r3, #0
 80070dc:	607b      	str	r3, [r7, #4]
 80070de:	e00c      	b.n	80070fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	4613      	mov	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	4413      	add	r3, r2
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	4a12      	ldr	r2, [pc, #72]	@ (8007134 <prvInitialiseTaskLists+0x60>)
 80070ec:	4413      	add	r3, r2
 80070ee:	4618      	mov	r0, r3
 80070f0:	f7fe ff16 	bl	8005f20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	3301      	adds	r3, #1
 80070f8:	607b      	str	r3, [r7, #4]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2b06      	cmp	r3, #6
 80070fe:	d9ef      	bls.n	80070e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007100:	480d      	ldr	r0, [pc, #52]	@ (8007138 <prvInitialiseTaskLists+0x64>)
 8007102:	f7fe ff0d 	bl	8005f20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007106:	480d      	ldr	r0, [pc, #52]	@ (800713c <prvInitialiseTaskLists+0x68>)
 8007108:	f7fe ff0a 	bl	8005f20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800710c:	480c      	ldr	r0, [pc, #48]	@ (8007140 <prvInitialiseTaskLists+0x6c>)
 800710e:	f7fe ff07 	bl	8005f20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007112:	480c      	ldr	r0, [pc, #48]	@ (8007144 <prvInitialiseTaskLists+0x70>)
 8007114:	f7fe ff04 	bl	8005f20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007118:	480b      	ldr	r0, [pc, #44]	@ (8007148 <prvInitialiseTaskLists+0x74>)
 800711a:	f7fe ff01 	bl	8005f20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800711e:	4b0b      	ldr	r3, [pc, #44]	@ (800714c <prvInitialiseTaskLists+0x78>)
 8007120:	4a05      	ldr	r2, [pc, #20]	@ (8007138 <prvInitialiseTaskLists+0x64>)
 8007122:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007124:	4b0a      	ldr	r3, [pc, #40]	@ (8007150 <prvInitialiseTaskLists+0x7c>)
 8007126:	4a05      	ldr	r2, [pc, #20]	@ (800713c <prvInitialiseTaskLists+0x68>)
 8007128:	601a      	str	r2, [r3, #0]
}
 800712a:	bf00      	nop
 800712c:	3708      	adds	r7, #8
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	20000494 	.word	0x20000494
 8007138:	20000520 	.word	0x20000520
 800713c:	20000534 	.word	0x20000534
 8007140:	20000550 	.word	0x20000550
 8007144:	20000564 	.word	0x20000564
 8007148:	2000057c 	.word	0x2000057c
 800714c:	20000548 	.word	0x20000548
 8007150:	2000054c 	.word	0x2000054c

08007154 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800715a:	e019      	b.n	8007190 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800715c:	f000 fb4c 	bl	80077f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007160:	4b10      	ldr	r3, [pc, #64]	@ (80071a4 <prvCheckTasksWaitingTermination+0x50>)
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	3304      	adds	r3, #4
 800716c:	4618      	mov	r0, r3
 800716e:	f7fe ff61 	bl	8006034 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007172:	4b0d      	ldr	r3, [pc, #52]	@ (80071a8 <prvCheckTasksWaitingTermination+0x54>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3b01      	subs	r3, #1
 8007178:	4a0b      	ldr	r2, [pc, #44]	@ (80071a8 <prvCheckTasksWaitingTermination+0x54>)
 800717a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800717c:	4b0b      	ldr	r3, [pc, #44]	@ (80071ac <prvCheckTasksWaitingTermination+0x58>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	3b01      	subs	r3, #1
 8007182:	4a0a      	ldr	r2, [pc, #40]	@ (80071ac <prvCheckTasksWaitingTermination+0x58>)
 8007184:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007186:	f000 fb69 	bl	800785c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f000 f810 	bl	80071b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007190:	4b06      	ldr	r3, [pc, #24]	@ (80071ac <prvCheckTasksWaitingTermination+0x58>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d1e1      	bne.n	800715c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007198:	bf00      	nop
 800719a:	bf00      	nop
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	20000564 	.word	0x20000564
 80071a8:	20000590 	.word	0x20000590
 80071ac:	20000578 	.word	0x20000578

080071b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	334c      	adds	r3, #76	@ 0x4c
 80071bc:	4618      	mov	r0, r3
 80071be:	f001 f8f9 	bl	80083b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d108      	bne.n	80071de <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d0:	4618      	mov	r0, r3
 80071d2:	f000 fd01 	bl	8007bd8 <vPortFree>
				vPortFree( pxTCB );
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 fcfe 	bl	8007bd8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80071dc:	e019      	b.n	8007212 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d103      	bne.n	80071f0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fcf5 	bl	8007bd8 <vPortFree>
	}
 80071ee:	e010      	b.n	8007212 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d00b      	beq.n	8007212 <prvDeleteTCB+0x62>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	60fb      	str	r3, [r7, #12]
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	e7fd      	b.n	800720e <prvDeleteTCB+0x5e>
	}
 8007212:	bf00      	nop
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007222:	4b0c      	ldr	r3, [pc, #48]	@ (8007254 <prvResetNextTaskUnblockTime+0x38>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d104      	bne.n	8007236 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800722c:	4b0a      	ldr	r3, [pc, #40]	@ (8007258 <prvResetNextTaskUnblockTime+0x3c>)
 800722e:	f04f 32ff 	mov.w	r2, #4294967295
 8007232:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007234:	e008      	b.n	8007248 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007236:	4b07      	ldr	r3, [pc, #28]	@ (8007254 <prvResetNextTaskUnblockTime+0x38>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	4a04      	ldr	r2, [pc, #16]	@ (8007258 <prvResetNextTaskUnblockTime+0x3c>)
 8007246:	6013      	str	r3, [r2, #0]
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr
 8007254:	20000548 	.word	0x20000548
 8007258:	200005b0 	.word	0x200005b0

0800725c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800725c:	b480      	push	{r7}
 800725e:	b083      	sub	sp, #12
 8007260:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007262:	4b0b      	ldr	r3, [pc, #44]	@ (8007290 <xTaskGetSchedulerState+0x34>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d102      	bne.n	8007270 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800726a:	2301      	movs	r3, #1
 800726c:	607b      	str	r3, [r7, #4]
 800726e:	e008      	b.n	8007282 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007270:	4b08      	ldr	r3, [pc, #32]	@ (8007294 <xTaskGetSchedulerState+0x38>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d102      	bne.n	800727e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007278:	2302      	movs	r3, #2
 800727a:	607b      	str	r3, [r7, #4]
 800727c:	e001      	b.n	8007282 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800727e:	2300      	movs	r3, #0
 8007280:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007282:	687b      	ldr	r3, [r7, #4]
	}
 8007284:	4618      	mov	r0, r3
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr
 8007290:	2000059c 	.word	0x2000059c
 8007294:	200005b8 	.word	0x200005b8

08007298 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007298:	b580      	push	{r7, lr}
 800729a:	b084      	sub	sp, #16
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80072a4:	2300      	movs	r3, #0
 80072a6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d05e      	beq.n	800736c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072b2:	4b31      	ldr	r3, [pc, #196]	@ (8007378 <xTaskPriorityInherit+0xe0>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d24e      	bcs.n	800735a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	699b      	ldr	r3, [r3, #24]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	db06      	blt.n	80072d2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072c4:	4b2c      	ldr	r3, [pc, #176]	@ (8007378 <xTaskPriorityInherit+0xe0>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072ca:	f1c3 0207 	rsb	r2, r3, #7
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	6959      	ldr	r1, [r3, #20]
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072da:	4613      	mov	r3, r2
 80072dc:	009b      	lsls	r3, r3, #2
 80072de:	4413      	add	r3, r2
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	4a26      	ldr	r2, [pc, #152]	@ (800737c <xTaskPriorityInherit+0xe4>)
 80072e4:	4413      	add	r3, r2
 80072e6:	4299      	cmp	r1, r3
 80072e8:	d12f      	bne.n	800734a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	3304      	adds	r3, #4
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7fe fea0 	bl	8006034 <uxListRemove>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d10a      	bne.n	8007310 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80072fa:	68bb      	ldr	r3, [r7, #8]
 80072fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072fe:	2201      	movs	r2, #1
 8007300:	fa02 f303 	lsl.w	r3, r2, r3
 8007304:	43da      	mvns	r2, r3
 8007306:	4b1e      	ldr	r3, [pc, #120]	@ (8007380 <xTaskPriorityInherit+0xe8>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4013      	ands	r3, r2
 800730c:	4a1c      	ldr	r2, [pc, #112]	@ (8007380 <xTaskPriorityInherit+0xe8>)
 800730e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007310:	4b19      	ldr	r3, [pc, #100]	@ (8007378 <xTaskPriorityInherit+0xe0>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800731e:	2201      	movs	r2, #1
 8007320:	409a      	lsls	r2, r3
 8007322:	4b17      	ldr	r3, [pc, #92]	@ (8007380 <xTaskPriorityInherit+0xe8>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4313      	orrs	r3, r2
 8007328:	4a15      	ldr	r2, [pc, #84]	@ (8007380 <xTaskPriorityInherit+0xe8>)
 800732a:	6013      	str	r3, [r2, #0]
 800732c:	68bb      	ldr	r3, [r7, #8]
 800732e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007330:	4613      	mov	r3, r2
 8007332:	009b      	lsls	r3, r3, #2
 8007334:	4413      	add	r3, r2
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4a10      	ldr	r2, [pc, #64]	@ (800737c <xTaskPriorityInherit+0xe4>)
 800733a:	441a      	add	r2, r3
 800733c:	68bb      	ldr	r3, [r7, #8]
 800733e:	3304      	adds	r3, #4
 8007340:	4619      	mov	r1, r3
 8007342:	4610      	mov	r0, r2
 8007344:	f7fe fe19 	bl	8005f7a <vListInsertEnd>
 8007348:	e004      	b.n	8007354 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800734a:	4b0b      	ldr	r3, [pc, #44]	@ (8007378 <xTaskPriorityInherit+0xe0>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007354:	2301      	movs	r3, #1
 8007356:	60fb      	str	r3, [r7, #12]
 8007358:	e008      	b.n	800736c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800735e:	4b06      	ldr	r3, [pc, #24]	@ (8007378 <xTaskPriorityInherit+0xe0>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007364:	429a      	cmp	r2, r3
 8007366:	d201      	bcs.n	800736c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007368:	2301      	movs	r3, #1
 800736a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800736c:	68fb      	ldr	r3, [r7, #12]
	}
 800736e:	4618      	mov	r0, r3
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	20000490 	.word	0x20000490
 800737c:	20000494 	.word	0x20000494
 8007380:	20000598 	.word	0x20000598

08007384 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007384:	b580      	push	{r7, lr}
 8007386:	b088      	sub	sp, #32
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
 800738c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007392:	2301      	movs	r3, #1
 8007394:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d079      	beq.n	8007490 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800739c:	69bb      	ldr	r3, [r7, #24]
 800739e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d10b      	bne.n	80073bc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80073a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a8:	f383 8811 	msr	BASEPRI, r3
 80073ac:	f3bf 8f6f 	isb	sy
 80073b0:	f3bf 8f4f 	dsb	sy
 80073b4:	60fb      	str	r3, [r7, #12]
}
 80073b6:	bf00      	nop
 80073b8:	bf00      	nop
 80073ba:	e7fd      	b.n	80073b8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073c0:	683a      	ldr	r2, [r7, #0]
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d902      	bls.n	80073cc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	61fb      	str	r3, [r7, #28]
 80073ca:	e002      	b.n	80073d2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80073cc:	69bb      	ldr	r3, [r7, #24]
 80073ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073d0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d059      	beq.n	8007490 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80073dc:	69bb      	ldr	r3, [r7, #24]
 80073de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073e0:	697a      	ldr	r2, [r7, #20]
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d154      	bne.n	8007490 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80073e6:	4b2c      	ldr	r3, [pc, #176]	@ (8007498 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	69ba      	ldr	r2, [r7, #24]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d10b      	bne.n	8007408 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80073f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073f4:	f383 8811 	msr	BASEPRI, r3
 80073f8:	f3bf 8f6f 	isb	sy
 80073fc:	f3bf 8f4f 	dsb	sy
 8007400:	60bb      	str	r3, [r7, #8]
}
 8007402:	bf00      	nop
 8007404:	bf00      	nop
 8007406:	e7fd      	b.n	8007404 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800740c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	69fa      	ldr	r2, [r7, #28]
 8007412:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007414:	69bb      	ldr	r3, [r7, #24]
 8007416:	699b      	ldr	r3, [r3, #24]
 8007418:	2b00      	cmp	r3, #0
 800741a:	db04      	blt.n	8007426 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	f1c3 0207 	rsb	r2, r3, #7
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007426:	69bb      	ldr	r3, [r7, #24]
 8007428:	6959      	ldr	r1, [r3, #20]
 800742a:	693a      	ldr	r2, [r7, #16]
 800742c:	4613      	mov	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4a19      	ldr	r2, [pc, #100]	@ (800749c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007436:	4413      	add	r3, r2
 8007438:	4299      	cmp	r1, r3
 800743a:	d129      	bne.n	8007490 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800743c:	69bb      	ldr	r3, [r7, #24]
 800743e:	3304      	adds	r3, #4
 8007440:	4618      	mov	r0, r3
 8007442:	f7fe fdf7 	bl	8006034 <uxListRemove>
 8007446:	4603      	mov	r3, r0
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007450:	2201      	movs	r2, #1
 8007452:	fa02 f303 	lsl.w	r3, r2, r3
 8007456:	43da      	mvns	r2, r3
 8007458:	4b11      	ldr	r3, [pc, #68]	@ (80074a0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4013      	ands	r3, r2
 800745e:	4a10      	ldr	r2, [pc, #64]	@ (80074a0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007460:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007466:	2201      	movs	r2, #1
 8007468:	409a      	lsls	r2, r3
 800746a:	4b0d      	ldr	r3, [pc, #52]	@ (80074a0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4313      	orrs	r3, r2
 8007470:	4a0b      	ldr	r2, [pc, #44]	@ (80074a0 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8007472:	6013      	str	r3, [r2, #0]
 8007474:	69bb      	ldr	r3, [r7, #24]
 8007476:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007478:	4613      	mov	r3, r2
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	4413      	add	r3, r2
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	4a06      	ldr	r2, [pc, #24]	@ (800749c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007482:	441a      	add	r2, r3
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	3304      	adds	r3, #4
 8007488:	4619      	mov	r1, r3
 800748a:	4610      	mov	r0, r2
 800748c:	f7fe fd75 	bl	8005f7a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007490:	bf00      	nop
 8007492:	3720      	adds	r7, #32
 8007494:	46bd      	mov	sp, r7
 8007496:	bd80      	pop	{r7, pc}
 8007498:	20000490 	.word	0x20000490
 800749c:	20000494 	.word	0x20000494
 80074a0:	20000598 	.word	0x20000598

080074a4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80074a4:	b480      	push	{r7}
 80074a6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80074a8:	4b07      	ldr	r3, [pc, #28]	@ (80074c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d004      	beq.n	80074ba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80074b0:	4b05      	ldr	r3, [pc, #20]	@ (80074c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80074b6:	3201      	adds	r2, #1
 80074b8:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 80074ba:	4b03      	ldr	r3, [pc, #12]	@ (80074c8 <pvTaskIncrementMutexHeldCount+0x24>)
 80074bc:	681b      	ldr	r3, [r3, #0]
	}
 80074be:	4618      	mov	r0, r3
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr
 80074c8:	20000490 	.word	0x20000490

080074cc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b084      	sub	sp, #16
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80074d6:	4b29      	ldr	r3, [pc, #164]	@ (800757c <prvAddCurrentTaskToDelayedList+0xb0>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074dc:	4b28      	ldr	r3, [pc, #160]	@ (8007580 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	3304      	adds	r3, #4
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7fe fda6 	bl	8006034 <uxListRemove>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d10b      	bne.n	8007506 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80074ee:	4b24      	ldr	r3, [pc, #144]	@ (8007580 <prvAddCurrentTaskToDelayedList+0xb4>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f4:	2201      	movs	r2, #1
 80074f6:	fa02 f303 	lsl.w	r3, r2, r3
 80074fa:	43da      	mvns	r2, r3
 80074fc:	4b21      	ldr	r3, [pc, #132]	@ (8007584 <prvAddCurrentTaskToDelayedList+0xb8>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4013      	ands	r3, r2
 8007502:	4a20      	ldr	r2, [pc, #128]	@ (8007584 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007504:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800750c:	d10a      	bne.n	8007524 <prvAddCurrentTaskToDelayedList+0x58>
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d007      	beq.n	8007524 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007514:	4b1a      	ldr	r3, [pc, #104]	@ (8007580 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	3304      	adds	r3, #4
 800751a:	4619      	mov	r1, r3
 800751c:	481a      	ldr	r0, [pc, #104]	@ (8007588 <prvAddCurrentTaskToDelayedList+0xbc>)
 800751e:	f7fe fd2c 	bl	8005f7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007522:	e026      	b.n	8007572 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007524:	68fa      	ldr	r2, [r7, #12]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4413      	add	r3, r2
 800752a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800752c:	4b14      	ldr	r3, [pc, #80]	@ (8007580 <prvAddCurrentTaskToDelayedList+0xb4>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007534:	68ba      	ldr	r2, [r7, #8]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	429a      	cmp	r2, r3
 800753a:	d209      	bcs.n	8007550 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800753c:	4b13      	ldr	r3, [pc, #76]	@ (800758c <prvAddCurrentTaskToDelayedList+0xc0>)
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	4b0f      	ldr	r3, [pc, #60]	@ (8007580 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	3304      	adds	r3, #4
 8007546:	4619      	mov	r1, r3
 8007548:	4610      	mov	r0, r2
 800754a:	f7fe fd3a 	bl	8005fc2 <vListInsert>
}
 800754e:	e010      	b.n	8007572 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007550:	4b0f      	ldr	r3, [pc, #60]	@ (8007590 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	4b0a      	ldr	r3, [pc, #40]	@ (8007580 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	3304      	adds	r3, #4
 800755a:	4619      	mov	r1, r3
 800755c:	4610      	mov	r0, r2
 800755e:	f7fe fd30 	bl	8005fc2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007562:	4b0c      	ldr	r3, [pc, #48]	@ (8007594 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	68ba      	ldr	r2, [r7, #8]
 8007568:	429a      	cmp	r2, r3
 800756a:	d202      	bcs.n	8007572 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800756c:	4a09      	ldr	r2, [pc, #36]	@ (8007594 <prvAddCurrentTaskToDelayedList+0xc8>)
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	6013      	str	r3, [r2, #0]
}
 8007572:	bf00      	nop
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	20000594 	.word	0x20000594
 8007580:	20000490 	.word	0x20000490
 8007584:	20000598 	.word	0x20000598
 8007588:	2000057c 	.word	0x2000057c
 800758c:	2000054c 	.word	0x2000054c
 8007590:	20000548 	.word	0x20000548
 8007594:	200005b0 	.word	0x200005b0

08007598 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	3b04      	subs	r3, #4
 80075a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80075b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	3b04      	subs	r3, #4
 80075b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	f023 0201 	bic.w	r2, r3, #1
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	3b04      	subs	r3, #4
 80075c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80075c8:	4a0c      	ldr	r2, [pc, #48]	@ (80075fc <pxPortInitialiseStack+0x64>)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	3b14      	subs	r3, #20
 80075d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	3b04      	subs	r3, #4
 80075de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f06f 0202 	mvn.w	r2, #2
 80075e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	3b20      	subs	r3, #32
 80075ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80075ee:	68fb      	ldr	r3, [r7, #12]
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3714      	adds	r7, #20
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr
 80075fc:	08007601 	.word	0x08007601

08007600 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007606:	2300      	movs	r3, #0
 8007608:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800760a:	4b13      	ldr	r3, [pc, #76]	@ (8007658 <prvTaskExitError+0x58>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007612:	d00b      	beq.n	800762c <prvTaskExitError+0x2c>
	__asm volatile
 8007614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007618:	f383 8811 	msr	BASEPRI, r3
 800761c:	f3bf 8f6f 	isb	sy
 8007620:	f3bf 8f4f 	dsb	sy
 8007624:	60fb      	str	r3, [r7, #12]
}
 8007626:	bf00      	nop
 8007628:	bf00      	nop
 800762a:	e7fd      	b.n	8007628 <prvTaskExitError+0x28>
	__asm volatile
 800762c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007630:	f383 8811 	msr	BASEPRI, r3
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	f3bf 8f4f 	dsb	sy
 800763c:	60bb      	str	r3, [r7, #8]
}
 800763e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007640:	bf00      	nop
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d0fc      	beq.n	8007642 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007648:	bf00      	nop
 800764a:	bf00      	nop
 800764c:	3714      	adds	r7, #20
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	2000000c 	.word	0x2000000c
 800765c:	00000000 	.word	0x00000000

08007660 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007660:	4b07      	ldr	r3, [pc, #28]	@ (8007680 <pxCurrentTCBConst2>)
 8007662:	6819      	ldr	r1, [r3, #0]
 8007664:	6808      	ldr	r0, [r1, #0]
 8007666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766a:	f380 8809 	msr	PSP, r0
 800766e:	f3bf 8f6f 	isb	sy
 8007672:	f04f 0000 	mov.w	r0, #0
 8007676:	f380 8811 	msr	BASEPRI, r0
 800767a:	4770      	bx	lr
 800767c:	f3af 8000 	nop.w

08007680 <pxCurrentTCBConst2>:
 8007680:	20000490 	.word	0x20000490
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop

08007688 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007688:	4808      	ldr	r0, [pc, #32]	@ (80076ac <prvPortStartFirstTask+0x24>)
 800768a:	6800      	ldr	r0, [r0, #0]
 800768c:	6800      	ldr	r0, [r0, #0]
 800768e:	f380 8808 	msr	MSP, r0
 8007692:	f04f 0000 	mov.w	r0, #0
 8007696:	f380 8814 	msr	CONTROL, r0
 800769a:	b662      	cpsie	i
 800769c:	b661      	cpsie	f
 800769e:	f3bf 8f4f 	dsb	sy
 80076a2:	f3bf 8f6f 	isb	sy
 80076a6:	df00      	svc	0
 80076a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80076aa:	bf00      	nop
 80076ac:	e000ed08 	.word	0xe000ed08

080076b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80076b6:	4b47      	ldr	r3, [pc, #284]	@ (80077d4 <xPortStartScheduler+0x124>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a47      	ldr	r2, [pc, #284]	@ (80077d8 <xPortStartScheduler+0x128>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d10b      	bne.n	80076d8 <xPortStartScheduler+0x28>
	__asm volatile
 80076c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c4:	f383 8811 	msr	BASEPRI, r3
 80076c8:	f3bf 8f6f 	isb	sy
 80076cc:	f3bf 8f4f 	dsb	sy
 80076d0:	60fb      	str	r3, [r7, #12]
}
 80076d2:	bf00      	nop
 80076d4:	bf00      	nop
 80076d6:	e7fd      	b.n	80076d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80076d8:	4b3e      	ldr	r3, [pc, #248]	@ (80077d4 <xPortStartScheduler+0x124>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a3f      	ldr	r2, [pc, #252]	@ (80077dc <xPortStartScheduler+0x12c>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d10b      	bne.n	80076fa <xPortStartScheduler+0x4a>
	__asm volatile
 80076e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e6:	f383 8811 	msr	BASEPRI, r3
 80076ea:	f3bf 8f6f 	isb	sy
 80076ee:	f3bf 8f4f 	dsb	sy
 80076f2:	613b      	str	r3, [r7, #16]
}
 80076f4:	bf00      	nop
 80076f6:	bf00      	nop
 80076f8:	e7fd      	b.n	80076f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80076fa:	4b39      	ldr	r3, [pc, #228]	@ (80077e0 <xPortStartScheduler+0x130>)
 80076fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	781b      	ldrb	r3, [r3, #0]
 8007702:	b2db      	uxtb	r3, r3
 8007704:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	22ff      	movs	r2, #255	@ 0xff
 800770a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	b2db      	uxtb	r3, r3
 8007712:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007714:	78fb      	ldrb	r3, [r7, #3]
 8007716:	b2db      	uxtb	r3, r3
 8007718:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800771c:	b2da      	uxtb	r2, r3
 800771e:	4b31      	ldr	r3, [pc, #196]	@ (80077e4 <xPortStartScheduler+0x134>)
 8007720:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007722:	4b31      	ldr	r3, [pc, #196]	@ (80077e8 <xPortStartScheduler+0x138>)
 8007724:	2207      	movs	r2, #7
 8007726:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007728:	e009      	b.n	800773e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800772a:	4b2f      	ldr	r3, [pc, #188]	@ (80077e8 <xPortStartScheduler+0x138>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3b01      	subs	r3, #1
 8007730:	4a2d      	ldr	r2, [pc, #180]	@ (80077e8 <xPortStartScheduler+0x138>)
 8007732:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007734:	78fb      	ldrb	r3, [r7, #3]
 8007736:	b2db      	uxtb	r3, r3
 8007738:	005b      	lsls	r3, r3, #1
 800773a:	b2db      	uxtb	r3, r3
 800773c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800773e:	78fb      	ldrb	r3, [r7, #3]
 8007740:	b2db      	uxtb	r3, r3
 8007742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007746:	2b80      	cmp	r3, #128	@ 0x80
 8007748:	d0ef      	beq.n	800772a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800774a:	4b27      	ldr	r3, [pc, #156]	@ (80077e8 <xPortStartScheduler+0x138>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f1c3 0307 	rsb	r3, r3, #7
 8007752:	2b04      	cmp	r3, #4
 8007754:	d00b      	beq.n	800776e <xPortStartScheduler+0xbe>
	__asm volatile
 8007756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800775a:	f383 8811 	msr	BASEPRI, r3
 800775e:	f3bf 8f6f 	isb	sy
 8007762:	f3bf 8f4f 	dsb	sy
 8007766:	60bb      	str	r3, [r7, #8]
}
 8007768:	bf00      	nop
 800776a:	bf00      	nop
 800776c:	e7fd      	b.n	800776a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800776e:	4b1e      	ldr	r3, [pc, #120]	@ (80077e8 <xPortStartScheduler+0x138>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	021b      	lsls	r3, r3, #8
 8007774:	4a1c      	ldr	r2, [pc, #112]	@ (80077e8 <xPortStartScheduler+0x138>)
 8007776:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007778:	4b1b      	ldr	r3, [pc, #108]	@ (80077e8 <xPortStartScheduler+0x138>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007780:	4a19      	ldr	r2, [pc, #100]	@ (80077e8 <xPortStartScheduler+0x138>)
 8007782:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	b2da      	uxtb	r2, r3
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800778c:	4b17      	ldr	r3, [pc, #92]	@ (80077ec <xPortStartScheduler+0x13c>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a16      	ldr	r2, [pc, #88]	@ (80077ec <xPortStartScheduler+0x13c>)
 8007792:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007796:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007798:	4b14      	ldr	r3, [pc, #80]	@ (80077ec <xPortStartScheduler+0x13c>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a13      	ldr	r2, [pc, #76]	@ (80077ec <xPortStartScheduler+0x13c>)
 800779e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80077a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80077a4:	f000 f8da 	bl	800795c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80077a8:	4b11      	ldr	r3, [pc, #68]	@ (80077f0 <xPortStartScheduler+0x140>)
 80077aa:	2200      	movs	r2, #0
 80077ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80077ae:	f000 f8f9 	bl	80079a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80077b2:	4b10      	ldr	r3, [pc, #64]	@ (80077f4 <xPortStartScheduler+0x144>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4a0f      	ldr	r2, [pc, #60]	@ (80077f4 <xPortStartScheduler+0x144>)
 80077b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80077bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80077be:	f7ff ff63 	bl	8007688 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80077c2:	f7ff fafb 	bl	8006dbc <vTaskSwitchContext>
	prvTaskExitError();
 80077c6:	f7ff ff1b 	bl	8007600 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3718      	adds	r7, #24
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	e000ed00 	.word	0xe000ed00
 80077d8:	410fc271 	.word	0x410fc271
 80077dc:	410fc270 	.word	0x410fc270
 80077e0:	e000e400 	.word	0xe000e400
 80077e4:	200005bc 	.word	0x200005bc
 80077e8:	200005c0 	.word	0x200005c0
 80077ec:	e000ed20 	.word	0xe000ed20
 80077f0:	2000000c 	.word	0x2000000c
 80077f4:	e000ef34 	.word	0xe000ef34

080077f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80077f8:	b480      	push	{r7}
 80077fa:	b083      	sub	sp, #12
 80077fc:	af00      	add	r7, sp, #0
	__asm volatile
 80077fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007802:	f383 8811 	msr	BASEPRI, r3
 8007806:	f3bf 8f6f 	isb	sy
 800780a:	f3bf 8f4f 	dsb	sy
 800780e:	607b      	str	r3, [r7, #4]
}
 8007810:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007812:	4b10      	ldr	r3, [pc, #64]	@ (8007854 <vPortEnterCritical+0x5c>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3301      	adds	r3, #1
 8007818:	4a0e      	ldr	r2, [pc, #56]	@ (8007854 <vPortEnterCritical+0x5c>)
 800781a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800781c:	4b0d      	ldr	r3, [pc, #52]	@ (8007854 <vPortEnterCritical+0x5c>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d110      	bne.n	8007846 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007824:	4b0c      	ldr	r3, [pc, #48]	@ (8007858 <vPortEnterCritical+0x60>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00b      	beq.n	8007846 <vPortEnterCritical+0x4e>
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007832:	f383 8811 	msr	BASEPRI, r3
 8007836:	f3bf 8f6f 	isb	sy
 800783a:	f3bf 8f4f 	dsb	sy
 800783e:	603b      	str	r3, [r7, #0]
}
 8007840:	bf00      	nop
 8007842:	bf00      	nop
 8007844:	e7fd      	b.n	8007842 <vPortEnterCritical+0x4a>
	}
}
 8007846:	bf00      	nop
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	2000000c 	.word	0x2000000c
 8007858:	e000ed04 	.word	0xe000ed04

0800785c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800785c:	b480      	push	{r7}
 800785e:	b083      	sub	sp, #12
 8007860:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007862:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <vPortExitCritical+0x50>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	2b00      	cmp	r3, #0
 8007868:	d10b      	bne.n	8007882 <vPortExitCritical+0x26>
	__asm volatile
 800786a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786e:	f383 8811 	msr	BASEPRI, r3
 8007872:	f3bf 8f6f 	isb	sy
 8007876:	f3bf 8f4f 	dsb	sy
 800787a:	607b      	str	r3, [r7, #4]
}
 800787c:	bf00      	nop
 800787e:	bf00      	nop
 8007880:	e7fd      	b.n	800787e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007882:	4b0a      	ldr	r3, [pc, #40]	@ (80078ac <vPortExitCritical+0x50>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3b01      	subs	r3, #1
 8007888:	4a08      	ldr	r2, [pc, #32]	@ (80078ac <vPortExitCritical+0x50>)
 800788a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800788c:	4b07      	ldr	r3, [pc, #28]	@ (80078ac <vPortExitCritical+0x50>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d105      	bne.n	80078a0 <vPortExitCritical+0x44>
 8007894:	2300      	movs	r3, #0
 8007896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	f383 8811 	msr	BASEPRI, r3
}
 800789e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80078a0:	bf00      	nop
 80078a2:	370c      	adds	r7, #12
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr
 80078ac:	2000000c 	.word	0x2000000c

080078b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80078b0:	f3ef 8009 	mrs	r0, PSP
 80078b4:	f3bf 8f6f 	isb	sy
 80078b8:	4b15      	ldr	r3, [pc, #84]	@ (8007910 <pxCurrentTCBConst>)
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	f01e 0f10 	tst.w	lr, #16
 80078c0:	bf08      	it	eq
 80078c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80078c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ca:	6010      	str	r0, [r2, #0]
 80078cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80078d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80078d4:	f380 8811 	msr	BASEPRI, r0
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	f3bf 8f6f 	isb	sy
 80078e0:	f7ff fa6c 	bl	8006dbc <vTaskSwitchContext>
 80078e4:	f04f 0000 	mov.w	r0, #0
 80078e8:	f380 8811 	msr	BASEPRI, r0
 80078ec:	bc09      	pop	{r0, r3}
 80078ee:	6819      	ldr	r1, [r3, #0]
 80078f0:	6808      	ldr	r0, [r1, #0]
 80078f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078f6:	f01e 0f10 	tst.w	lr, #16
 80078fa:	bf08      	it	eq
 80078fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007900:	f380 8809 	msr	PSP, r0
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	f3af 8000 	nop.w

08007910 <pxCurrentTCBConst>:
 8007910:	20000490 	.word	0x20000490
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop

08007918 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	607b      	str	r3, [r7, #4]
}
 8007930:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007932:	f7ff f989 	bl	8006c48 <xTaskIncrementTick>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d003      	beq.n	8007944 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800793c:	4b06      	ldr	r3, [pc, #24]	@ (8007958 <SysTick_Handler+0x40>)
 800793e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	2300      	movs	r3, #0
 8007946:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	f383 8811 	msr	BASEPRI, r3
}
 800794e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007950:	bf00      	nop
 8007952:	3708      	adds	r7, #8
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}
 8007958:	e000ed04 	.word	0xe000ed04

0800795c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800795c:	b480      	push	{r7}
 800795e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007960:	4b0b      	ldr	r3, [pc, #44]	@ (8007990 <vPortSetupTimerInterrupt+0x34>)
 8007962:	2200      	movs	r2, #0
 8007964:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007966:	4b0b      	ldr	r3, [pc, #44]	@ (8007994 <vPortSetupTimerInterrupt+0x38>)
 8007968:	2200      	movs	r2, #0
 800796a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800796c:	4b0a      	ldr	r3, [pc, #40]	@ (8007998 <vPortSetupTimerInterrupt+0x3c>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4a0a      	ldr	r2, [pc, #40]	@ (800799c <vPortSetupTimerInterrupt+0x40>)
 8007972:	fba2 2303 	umull	r2, r3, r2, r3
 8007976:	099b      	lsrs	r3, r3, #6
 8007978:	4a09      	ldr	r2, [pc, #36]	@ (80079a0 <vPortSetupTimerInterrupt+0x44>)
 800797a:	3b01      	subs	r3, #1
 800797c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800797e:	4b04      	ldr	r3, [pc, #16]	@ (8007990 <vPortSetupTimerInterrupt+0x34>)
 8007980:	2207      	movs	r2, #7
 8007982:	601a      	str	r2, [r3, #0]
}
 8007984:	bf00      	nop
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr
 800798e:	bf00      	nop
 8007990:	e000e010 	.word	0xe000e010
 8007994:	e000e018 	.word	0xe000e018
 8007998:	20000000 	.word	0x20000000
 800799c:	10624dd3 	.word	0x10624dd3
 80079a0:	e000e014 	.word	0xe000e014

080079a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80079a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80079b4 <vPortEnableVFP+0x10>
 80079a8:	6801      	ldr	r1, [r0, #0]
 80079aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80079ae:	6001      	str	r1, [r0, #0]
 80079b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80079b2:	bf00      	nop
 80079b4:	e000ed88 	.word	0xe000ed88

080079b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80079be:	f3ef 8305 	mrs	r3, IPSR
 80079c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2b0f      	cmp	r3, #15
 80079c8:	d915      	bls.n	80079f6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80079ca:	4a18      	ldr	r2, [pc, #96]	@ (8007a2c <vPortValidateInterruptPriority+0x74>)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	4413      	add	r3, r2
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80079d4:	4b16      	ldr	r3, [pc, #88]	@ (8007a30 <vPortValidateInterruptPriority+0x78>)
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	7afa      	ldrb	r2, [r7, #11]
 80079da:	429a      	cmp	r2, r3
 80079dc:	d20b      	bcs.n	80079f6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80079de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e2:	f383 8811 	msr	BASEPRI, r3
 80079e6:	f3bf 8f6f 	isb	sy
 80079ea:	f3bf 8f4f 	dsb	sy
 80079ee:	607b      	str	r3, [r7, #4]
}
 80079f0:	bf00      	nop
 80079f2:	bf00      	nop
 80079f4:	e7fd      	b.n	80079f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80079f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a34 <vPortValidateInterruptPriority+0x7c>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80079fe:	4b0e      	ldr	r3, [pc, #56]	@ (8007a38 <vPortValidateInterruptPriority+0x80>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	429a      	cmp	r2, r3
 8007a04:	d90b      	bls.n	8007a1e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a0a:	f383 8811 	msr	BASEPRI, r3
 8007a0e:	f3bf 8f6f 	isb	sy
 8007a12:	f3bf 8f4f 	dsb	sy
 8007a16:	603b      	str	r3, [r7, #0]
}
 8007a18:	bf00      	nop
 8007a1a:	bf00      	nop
 8007a1c:	e7fd      	b.n	8007a1a <vPortValidateInterruptPriority+0x62>
	}
 8007a1e:	bf00      	nop
 8007a20:	3714      	adds	r7, #20
 8007a22:	46bd      	mov	sp, r7
 8007a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	e000e3f0 	.word	0xe000e3f0
 8007a30:	200005bc 	.word	0x200005bc
 8007a34:	e000ed0c 	.word	0xe000ed0c
 8007a38:	200005c0 	.word	0x200005c0

08007a3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b08a      	sub	sp, #40	@ 0x28
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007a44:	2300      	movs	r3, #0
 8007a46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007a48:	f7ff f852 	bl	8006af0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007a4c:	4b5c      	ldr	r3, [pc, #368]	@ (8007bc0 <pvPortMalloc+0x184>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d101      	bne.n	8007a58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a54:	f000 f924 	bl	8007ca0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a58:	4b5a      	ldr	r3, [pc, #360]	@ (8007bc4 <pvPortMalloc+0x188>)
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4013      	ands	r3, r2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	f040 8095 	bne.w	8007b90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d01e      	beq.n	8007aaa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007a6c:	2208      	movs	r2, #8
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4413      	add	r3, r2
 8007a72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f003 0307 	and.w	r3, r3, #7
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d015      	beq.n	8007aaa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f023 0307 	bic.w	r3, r3, #7
 8007a84:	3308      	adds	r3, #8
 8007a86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f003 0307 	and.w	r3, r3, #7
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d00b      	beq.n	8007aaa <pvPortMalloc+0x6e>
	__asm volatile
 8007a92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a96:	f383 8811 	msr	BASEPRI, r3
 8007a9a:	f3bf 8f6f 	isb	sy
 8007a9e:	f3bf 8f4f 	dsb	sy
 8007aa2:	617b      	str	r3, [r7, #20]
}
 8007aa4:	bf00      	nop
 8007aa6:	bf00      	nop
 8007aa8:	e7fd      	b.n	8007aa6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d06f      	beq.n	8007b90 <pvPortMalloc+0x154>
 8007ab0:	4b45      	ldr	r3, [pc, #276]	@ (8007bc8 <pvPortMalloc+0x18c>)
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	687a      	ldr	r2, [r7, #4]
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d86a      	bhi.n	8007b90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007aba:	4b44      	ldr	r3, [pc, #272]	@ (8007bcc <pvPortMalloc+0x190>)
 8007abc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007abe:	4b43      	ldr	r3, [pc, #268]	@ (8007bcc <pvPortMalloc+0x190>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ac4:	e004      	b.n	8007ad0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d903      	bls.n	8007ae2 <pvPortMalloc+0xa6>
 8007ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d1f1      	bne.n	8007ac6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ae2:	4b37      	ldr	r3, [pc, #220]	@ (8007bc0 <pvPortMalloc+0x184>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d051      	beq.n	8007b90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007aec:	6a3b      	ldr	r3, [r7, #32]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2208      	movs	r2, #8
 8007af2:	4413      	add	r3, r2
 8007af4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	6a3b      	ldr	r3, [r7, #32]
 8007afc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b00:	685a      	ldr	r2, [r3, #4]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	1ad2      	subs	r2, r2, r3
 8007b06:	2308      	movs	r3, #8
 8007b08:	005b      	lsls	r3, r3, #1
 8007b0a:	429a      	cmp	r2, r3
 8007b0c:	d920      	bls.n	8007b50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4413      	add	r3, r2
 8007b14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	f003 0307 	and.w	r3, r3, #7
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d00b      	beq.n	8007b38 <pvPortMalloc+0xfc>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	613b      	str	r3, [r7, #16]
}
 8007b32:	bf00      	nop
 8007b34:	bf00      	nop
 8007b36:	e7fd      	b.n	8007b34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	1ad2      	subs	r2, r2, r3
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b46:	687a      	ldr	r2, [r7, #4]
 8007b48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007b4a:	69b8      	ldr	r0, [r7, #24]
 8007b4c:	f000 f90a 	bl	8007d64 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007b50:	4b1d      	ldr	r3, [pc, #116]	@ (8007bc8 <pvPortMalloc+0x18c>)
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	1ad3      	subs	r3, r2, r3
 8007b5a:	4a1b      	ldr	r2, [pc, #108]	@ (8007bc8 <pvPortMalloc+0x18c>)
 8007b5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b5e:	4b1a      	ldr	r3, [pc, #104]	@ (8007bc8 <pvPortMalloc+0x18c>)
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	4b1b      	ldr	r3, [pc, #108]	@ (8007bd0 <pvPortMalloc+0x194>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d203      	bcs.n	8007b72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b6a:	4b17      	ldr	r3, [pc, #92]	@ (8007bc8 <pvPortMalloc+0x18c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	4a18      	ldr	r2, [pc, #96]	@ (8007bd0 <pvPortMalloc+0x194>)
 8007b70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b74:	685a      	ldr	r2, [r3, #4]
 8007b76:	4b13      	ldr	r3, [pc, #76]	@ (8007bc4 <pvPortMalloc+0x188>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	431a      	orrs	r2, r3
 8007b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b82:	2200      	movs	r2, #0
 8007b84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007b86:	4b13      	ldr	r3, [pc, #76]	@ (8007bd4 <pvPortMalloc+0x198>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	4a11      	ldr	r2, [pc, #68]	@ (8007bd4 <pvPortMalloc+0x198>)
 8007b8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b90:	f7fe ffbc 	bl	8006b0c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	f003 0307 	and.w	r3, r3, #7
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00b      	beq.n	8007bb6 <pvPortMalloc+0x17a>
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	60fb      	str	r3, [r7, #12]
}
 8007bb0:	bf00      	nop
 8007bb2:	bf00      	nop
 8007bb4:	e7fd      	b.n	8007bb2 <pvPortMalloc+0x176>
	return pvReturn;
 8007bb6:	69fb      	ldr	r3, [r7, #28]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3728      	adds	r7, #40	@ 0x28
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}
 8007bc0:	200053ec 	.word	0x200053ec
 8007bc4:	20005400 	.word	0x20005400
 8007bc8:	200053f0 	.word	0x200053f0
 8007bcc:	200053e4 	.word	0x200053e4
 8007bd0:	200053f4 	.word	0x200053f4
 8007bd4:	200053f8 	.word	0x200053f8

08007bd8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d04f      	beq.n	8007c8a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007bea:	2308      	movs	r3, #8
 8007bec:	425b      	negs	r3, r3
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	4413      	add	r3, r2
 8007bf2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007bf4:	697b      	ldr	r3, [r7, #20]
 8007bf6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	4b25      	ldr	r3, [pc, #148]	@ (8007c94 <vPortFree+0xbc>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4013      	ands	r3, r2
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d10b      	bne.n	8007c1e <vPortFree+0x46>
	__asm volatile
 8007c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c0a:	f383 8811 	msr	BASEPRI, r3
 8007c0e:	f3bf 8f6f 	isb	sy
 8007c12:	f3bf 8f4f 	dsb	sy
 8007c16:	60fb      	str	r3, [r7, #12]
}
 8007c18:	bf00      	nop
 8007c1a:	bf00      	nop
 8007c1c:	e7fd      	b.n	8007c1a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00b      	beq.n	8007c3e <vPortFree+0x66>
	__asm volatile
 8007c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c2a:	f383 8811 	msr	BASEPRI, r3
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	60bb      	str	r3, [r7, #8]
}
 8007c38:	bf00      	nop
 8007c3a:	bf00      	nop
 8007c3c:	e7fd      	b.n	8007c3a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	685a      	ldr	r2, [r3, #4]
 8007c42:	4b14      	ldr	r3, [pc, #80]	@ (8007c94 <vPortFree+0xbc>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4013      	ands	r3, r2
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d01e      	beq.n	8007c8a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d11a      	bne.n	8007c8a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	685a      	ldr	r2, [r3, #4]
 8007c58:	4b0e      	ldr	r3, [pc, #56]	@ (8007c94 <vPortFree+0xbc>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	43db      	mvns	r3, r3
 8007c5e:	401a      	ands	r2, r3
 8007c60:	693b      	ldr	r3, [r7, #16]
 8007c62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c64:	f7fe ff44 	bl	8006af0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c98 <vPortFree+0xc0>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	4413      	add	r3, r2
 8007c72:	4a09      	ldr	r2, [pc, #36]	@ (8007c98 <vPortFree+0xc0>)
 8007c74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007c76:	6938      	ldr	r0, [r7, #16]
 8007c78:	f000 f874 	bl	8007d64 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007c7c:	4b07      	ldr	r3, [pc, #28]	@ (8007c9c <vPortFree+0xc4>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	3301      	adds	r3, #1
 8007c82:	4a06      	ldr	r2, [pc, #24]	@ (8007c9c <vPortFree+0xc4>)
 8007c84:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007c86:	f7fe ff41 	bl	8006b0c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c8a:	bf00      	nop
 8007c8c:	3718      	adds	r7, #24
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20005400 	.word	0x20005400
 8007c98:	200053f0 	.word	0x200053f0
 8007c9c:	200053fc 	.word	0x200053fc

08007ca0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007ca6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8007caa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007cac:	4b27      	ldr	r3, [pc, #156]	@ (8007d4c <prvHeapInit+0xac>)
 8007cae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f003 0307 	and.w	r3, r3, #7
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d00c      	beq.n	8007cd4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	3307      	adds	r3, #7
 8007cbe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	f023 0307 	bic.w	r3, r3, #7
 8007cc6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	4a1f      	ldr	r2, [pc, #124]	@ (8007d4c <prvHeapInit+0xac>)
 8007cd0:	4413      	add	r3, r2
 8007cd2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8007d50 <prvHeapInit+0xb0>)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007cde:	4b1c      	ldr	r3, [pc, #112]	@ (8007d50 <prvHeapInit+0xb0>)
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	68ba      	ldr	r2, [r7, #8]
 8007ce8:	4413      	add	r3, r2
 8007cea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007cec:	2208      	movs	r2, #8
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	1a9b      	subs	r3, r3, r2
 8007cf2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f023 0307 	bic.w	r3, r3, #7
 8007cfa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	4a15      	ldr	r2, [pc, #84]	@ (8007d54 <prvHeapInit+0xb4>)
 8007d00:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d02:	4b14      	ldr	r3, [pc, #80]	@ (8007d54 <prvHeapInit+0xb4>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2200      	movs	r2, #0
 8007d08:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d0a:	4b12      	ldr	r3, [pc, #72]	@ (8007d54 <prvHeapInit+0xb4>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	1ad2      	subs	r2, r2, r3
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007d20:	4b0c      	ldr	r3, [pc, #48]	@ (8007d54 <prvHeapInit+0xb4>)
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685b      	ldr	r3, [r3, #4]
 8007d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8007d58 <prvHeapInit+0xb8>)
 8007d2e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	4a09      	ldr	r2, [pc, #36]	@ (8007d5c <prvHeapInit+0xbc>)
 8007d36:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007d38:	4b09      	ldr	r3, [pc, #36]	@ (8007d60 <prvHeapInit+0xc0>)
 8007d3a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007d3e:	601a      	str	r2, [r3, #0]
}
 8007d40:	bf00      	nop
 8007d42:	3714      	adds	r7, #20
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	200005c4 	.word	0x200005c4
 8007d50:	200053e4 	.word	0x200053e4
 8007d54:	200053ec 	.word	0x200053ec
 8007d58:	200053f4 	.word	0x200053f4
 8007d5c:	200053f0 	.word	0x200053f0
 8007d60:	20005400 	.word	0x20005400

08007d64 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d64:	b480      	push	{r7}
 8007d66:	b085      	sub	sp, #20
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d6c:	4b28      	ldr	r3, [pc, #160]	@ (8007e10 <prvInsertBlockIntoFreeList+0xac>)
 8007d6e:	60fb      	str	r3, [r7, #12]
 8007d70:	e002      	b.n	8007d78 <prvInsertBlockIntoFreeList+0x14>
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d8f7      	bhi.n	8007d72 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	68ba      	ldr	r2, [r7, #8]
 8007d8c:	4413      	add	r3, r2
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d108      	bne.n	8007da6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	685a      	ldr	r2, [r3, #4]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	441a      	add	r2, r3
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	441a      	add	r2, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d118      	bne.n	8007dec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	4b15      	ldr	r3, [pc, #84]	@ (8007e14 <prvInsertBlockIntoFreeList+0xb0>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d00d      	beq.n	8007de2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	685a      	ldr	r2, [r3, #4]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	441a      	add	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	681a      	ldr	r2, [r3, #0]
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	601a      	str	r2, [r3, #0]
 8007de0:	e008      	b.n	8007df4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007de2:	4b0c      	ldr	r3, [pc, #48]	@ (8007e14 <prvInsertBlockIntoFreeList+0xb0>)
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	601a      	str	r2, [r3, #0]
 8007dea:	e003      	b.n	8007df4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d002      	beq.n	8007e02 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e02:	bf00      	nop
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	200053e4 	.word	0x200053e4
 8007e14:	200053ec 	.word	0x200053ec

08007e18 <atoi>:
 8007e18:	220a      	movs	r2, #10
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	f000 b87a 	b.w	8007f14 <strtol>

08007e20 <_strtol_l.isra.0>:
 8007e20:	2b24      	cmp	r3, #36	@ 0x24
 8007e22:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e26:	4686      	mov	lr, r0
 8007e28:	4690      	mov	r8, r2
 8007e2a:	d801      	bhi.n	8007e30 <_strtol_l.isra.0+0x10>
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d106      	bne.n	8007e3e <_strtol_l.isra.0+0x1e>
 8007e30:	f000 fb54 	bl	80084dc <__errno>
 8007e34:	2316      	movs	r3, #22
 8007e36:	6003      	str	r3, [r0, #0]
 8007e38:	2000      	movs	r0, #0
 8007e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e3e:	4834      	ldr	r0, [pc, #208]	@ (8007f10 <_strtol_l.isra.0+0xf0>)
 8007e40:	460d      	mov	r5, r1
 8007e42:	462a      	mov	r2, r5
 8007e44:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e48:	5d06      	ldrb	r6, [r0, r4]
 8007e4a:	f016 0608 	ands.w	r6, r6, #8
 8007e4e:	d1f8      	bne.n	8007e42 <_strtol_l.isra.0+0x22>
 8007e50:	2c2d      	cmp	r4, #45	@ 0x2d
 8007e52:	d110      	bne.n	8007e76 <_strtol_l.isra.0+0x56>
 8007e54:	782c      	ldrb	r4, [r5, #0]
 8007e56:	2601      	movs	r6, #1
 8007e58:	1c95      	adds	r5, r2, #2
 8007e5a:	f033 0210 	bics.w	r2, r3, #16
 8007e5e:	d115      	bne.n	8007e8c <_strtol_l.isra.0+0x6c>
 8007e60:	2c30      	cmp	r4, #48	@ 0x30
 8007e62:	d10d      	bne.n	8007e80 <_strtol_l.isra.0+0x60>
 8007e64:	782a      	ldrb	r2, [r5, #0]
 8007e66:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007e6a:	2a58      	cmp	r2, #88	@ 0x58
 8007e6c:	d108      	bne.n	8007e80 <_strtol_l.isra.0+0x60>
 8007e6e:	786c      	ldrb	r4, [r5, #1]
 8007e70:	3502      	adds	r5, #2
 8007e72:	2310      	movs	r3, #16
 8007e74:	e00a      	b.n	8007e8c <_strtol_l.isra.0+0x6c>
 8007e76:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e78:	bf04      	itt	eq
 8007e7a:	782c      	ldrbeq	r4, [r5, #0]
 8007e7c:	1c95      	addeq	r5, r2, #2
 8007e7e:	e7ec      	b.n	8007e5a <_strtol_l.isra.0+0x3a>
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1f6      	bne.n	8007e72 <_strtol_l.isra.0+0x52>
 8007e84:	2c30      	cmp	r4, #48	@ 0x30
 8007e86:	bf14      	ite	ne
 8007e88:	230a      	movne	r3, #10
 8007e8a:	2308      	moveq	r3, #8
 8007e8c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007e90:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007e94:	2200      	movs	r2, #0
 8007e96:	fbbc f9f3 	udiv	r9, ip, r3
 8007e9a:	4610      	mov	r0, r2
 8007e9c:	fb03 ca19 	mls	sl, r3, r9, ip
 8007ea0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007ea4:	2f09      	cmp	r7, #9
 8007ea6:	d80f      	bhi.n	8007ec8 <_strtol_l.isra.0+0xa8>
 8007ea8:	463c      	mov	r4, r7
 8007eaa:	42a3      	cmp	r3, r4
 8007eac:	dd1b      	ble.n	8007ee6 <_strtol_l.isra.0+0xc6>
 8007eae:	1c57      	adds	r7, r2, #1
 8007eb0:	d007      	beq.n	8007ec2 <_strtol_l.isra.0+0xa2>
 8007eb2:	4581      	cmp	r9, r0
 8007eb4:	d314      	bcc.n	8007ee0 <_strtol_l.isra.0+0xc0>
 8007eb6:	d101      	bne.n	8007ebc <_strtol_l.isra.0+0x9c>
 8007eb8:	45a2      	cmp	sl, r4
 8007eba:	db11      	blt.n	8007ee0 <_strtol_l.isra.0+0xc0>
 8007ebc:	fb00 4003 	mla	r0, r0, r3, r4
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007ec6:	e7eb      	b.n	8007ea0 <_strtol_l.isra.0+0x80>
 8007ec8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007ecc:	2f19      	cmp	r7, #25
 8007ece:	d801      	bhi.n	8007ed4 <_strtol_l.isra.0+0xb4>
 8007ed0:	3c37      	subs	r4, #55	@ 0x37
 8007ed2:	e7ea      	b.n	8007eaa <_strtol_l.isra.0+0x8a>
 8007ed4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007ed8:	2f19      	cmp	r7, #25
 8007eda:	d804      	bhi.n	8007ee6 <_strtol_l.isra.0+0xc6>
 8007edc:	3c57      	subs	r4, #87	@ 0x57
 8007ede:	e7e4      	b.n	8007eaa <_strtol_l.isra.0+0x8a>
 8007ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ee4:	e7ed      	b.n	8007ec2 <_strtol_l.isra.0+0xa2>
 8007ee6:	1c53      	adds	r3, r2, #1
 8007ee8:	d108      	bne.n	8007efc <_strtol_l.isra.0+0xdc>
 8007eea:	2322      	movs	r3, #34	@ 0x22
 8007eec:	f8ce 3000 	str.w	r3, [lr]
 8007ef0:	4660      	mov	r0, ip
 8007ef2:	f1b8 0f00 	cmp.w	r8, #0
 8007ef6:	d0a0      	beq.n	8007e3a <_strtol_l.isra.0+0x1a>
 8007ef8:	1e69      	subs	r1, r5, #1
 8007efa:	e006      	b.n	8007f0a <_strtol_l.isra.0+0xea>
 8007efc:	b106      	cbz	r6, 8007f00 <_strtol_l.isra.0+0xe0>
 8007efe:	4240      	negs	r0, r0
 8007f00:	f1b8 0f00 	cmp.w	r8, #0
 8007f04:	d099      	beq.n	8007e3a <_strtol_l.isra.0+0x1a>
 8007f06:	2a00      	cmp	r2, #0
 8007f08:	d1f6      	bne.n	8007ef8 <_strtol_l.isra.0+0xd8>
 8007f0a:	f8c8 1000 	str.w	r1, [r8]
 8007f0e:	e794      	b.n	8007e3a <_strtol_l.isra.0+0x1a>
 8007f10:	08009211 	.word	0x08009211

08007f14 <strtol>:
 8007f14:	4613      	mov	r3, r2
 8007f16:	460a      	mov	r2, r1
 8007f18:	4601      	mov	r1, r0
 8007f1a:	4802      	ldr	r0, [pc, #8]	@ (8007f24 <strtol+0x10>)
 8007f1c:	6800      	ldr	r0, [r0, #0]
 8007f1e:	f7ff bf7f 	b.w	8007e20 <_strtol_l.isra.0>
 8007f22:	bf00      	nop
 8007f24:	2000001c 	.word	0x2000001c

08007f28 <std>:
 8007f28:	2300      	movs	r3, #0
 8007f2a:	b510      	push	{r4, lr}
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	e9c0 3300 	strd	r3, r3, [r0]
 8007f32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f36:	6083      	str	r3, [r0, #8]
 8007f38:	8181      	strh	r1, [r0, #12]
 8007f3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f3c:	81c2      	strh	r2, [r0, #14]
 8007f3e:	6183      	str	r3, [r0, #24]
 8007f40:	4619      	mov	r1, r3
 8007f42:	2208      	movs	r2, #8
 8007f44:	305c      	adds	r0, #92	@ 0x5c
 8007f46:	f000 fa1d 	bl	8008384 <memset>
 8007f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f80 <std+0x58>)
 8007f4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f84 <std+0x5c>)
 8007f50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f52:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <std+0x60>)
 8007f54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f56:	4b0d      	ldr	r3, [pc, #52]	@ (8007f8c <std+0x64>)
 8007f58:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f90 <std+0x68>)
 8007f5c:	6224      	str	r4, [r4, #32]
 8007f5e:	429c      	cmp	r4, r3
 8007f60:	d006      	beq.n	8007f70 <std+0x48>
 8007f62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f66:	4294      	cmp	r4, r2
 8007f68:	d002      	beq.n	8007f70 <std+0x48>
 8007f6a:	33d0      	adds	r3, #208	@ 0xd0
 8007f6c:	429c      	cmp	r4, r3
 8007f6e:	d105      	bne.n	8007f7c <std+0x54>
 8007f70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f78:	f000 bada 	b.w	8008530 <__retarget_lock_init_recursive>
 8007f7c:	bd10      	pop	{r4, pc}
 8007f7e:	bf00      	nop
 8007f80:	080081d5 	.word	0x080081d5
 8007f84:	080081f7 	.word	0x080081f7
 8007f88:	0800822f 	.word	0x0800822f
 8007f8c:	08008253 	.word	0x08008253
 8007f90:	20005404 	.word	0x20005404

08007f94 <stdio_exit_handler>:
 8007f94:	4a02      	ldr	r2, [pc, #8]	@ (8007fa0 <stdio_exit_handler+0xc>)
 8007f96:	4903      	ldr	r1, [pc, #12]	@ (8007fa4 <stdio_exit_handler+0x10>)
 8007f98:	4803      	ldr	r0, [pc, #12]	@ (8007fa8 <stdio_exit_handler+0x14>)
 8007f9a:	f000 b869 	b.w	8008070 <_fwalk_sglue>
 8007f9e:	bf00      	nop
 8007fa0:	20000010 	.word	0x20000010
 8007fa4:	08008e15 	.word	0x08008e15
 8007fa8:	20000020 	.word	0x20000020

08007fac <cleanup_stdio>:
 8007fac:	6841      	ldr	r1, [r0, #4]
 8007fae:	4b0c      	ldr	r3, [pc, #48]	@ (8007fe0 <cleanup_stdio+0x34>)
 8007fb0:	4299      	cmp	r1, r3
 8007fb2:	b510      	push	{r4, lr}
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	d001      	beq.n	8007fbc <cleanup_stdio+0x10>
 8007fb8:	f000 ff2c 	bl	8008e14 <_fflush_r>
 8007fbc:	68a1      	ldr	r1, [r4, #8]
 8007fbe:	4b09      	ldr	r3, [pc, #36]	@ (8007fe4 <cleanup_stdio+0x38>)
 8007fc0:	4299      	cmp	r1, r3
 8007fc2:	d002      	beq.n	8007fca <cleanup_stdio+0x1e>
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	f000 ff25 	bl	8008e14 <_fflush_r>
 8007fca:	68e1      	ldr	r1, [r4, #12]
 8007fcc:	4b06      	ldr	r3, [pc, #24]	@ (8007fe8 <cleanup_stdio+0x3c>)
 8007fce:	4299      	cmp	r1, r3
 8007fd0:	d004      	beq.n	8007fdc <cleanup_stdio+0x30>
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fd8:	f000 bf1c 	b.w	8008e14 <_fflush_r>
 8007fdc:	bd10      	pop	{r4, pc}
 8007fde:	bf00      	nop
 8007fe0:	20005404 	.word	0x20005404
 8007fe4:	2000546c 	.word	0x2000546c
 8007fe8:	200054d4 	.word	0x200054d4

08007fec <global_stdio_init.part.0>:
 8007fec:	b510      	push	{r4, lr}
 8007fee:	4b0b      	ldr	r3, [pc, #44]	@ (800801c <global_stdio_init.part.0+0x30>)
 8007ff0:	4c0b      	ldr	r4, [pc, #44]	@ (8008020 <global_stdio_init.part.0+0x34>)
 8007ff2:	4a0c      	ldr	r2, [pc, #48]	@ (8008024 <global_stdio_init.part.0+0x38>)
 8007ff4:	601a      	str	r2, [r3, #0]
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	2104      	movs	r1, #4
 8007ffc:	f7ff ff94 	bl	8007f28 <std>
 8008000:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008004:	2201      	movs	r2, #1
 8008006:	2109      	movs	r1, #9
 8008008:	f7ff ff8e 	bl	8007f28 <std>
 800800c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008010:	2202      	movs	r2, #2
 8008012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008016:	2112      	movs	r1, #18
 8008018:	f7ff bf86 	b.w	8007f28 <std>
 800801c:	2000553c 	.word	0x2000553c
 8008020:	20005404 	.word	0x20005404
 8008024:	08007f95 	.word	0x08007f95

08008028 <__sfp_lock_acquire>:
 8008028:	4801      	ldr	r0, [pc, #4]	@ (8008030 <__sfp_lock_acquire+0x8>)
 800802a:	f000 ba82 	b.w	8008532 <__retarget_lock_acquire_recursive>
 800802e:	bf00      	nop
 8008030:	20005545 	.word	0x20005545

08008034 <__sfp_lock_release>:
 8008034:	4801      	ldr	r0, [pc, #4]	@ (800803c <__sfp_lock_release+0x8>)
 8008036:	f000 ba7d 	b.w	8008534 <__retarget_lock_release_recursive>
 800803a:	bf00      	nop
 800803c:	20005545 	.word	0x20005545

08008040 <__sinit>:
 8008040:	b510      	push	{r4, lr}
 8008042:	4604      	mov	r4, r0
 8008044:	f7ff fff0 	bl	8008028 <__sfp_lock_acquire>
 8008048:	6a23      	ldr	r3, [r4, #32]
 800804a:	b11b      	cbz	r3, 8008054 <__sinit+0x14>
 800804c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008050:	f7ff bff0 	b.w	8008034 <__sfp_lock_release>
 8008054:	4b04      	ldr	r3, [pc, #16]	@ (8008068 <__sinit+0x28>)
 8008056:	6223      	str	r3, [r4, #32]
 8008058:	4b04      	ldr	r3, [pc, #16]	@ (800806c <__sinit+0x2c>)
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1f5      	bne.n	800804c <__sinit+0xc>
 8008060:	f7ff ffc4 	bl	8007fec <global_stdio_init.part.0>
 8008064:	e7f2      	b.n	800804c <__sinit+0xc>
 8008066:	bf00      	nop
 8008068:	08007fad 	.word	0x08007fad
 800806c:	2000553c 	.word	0x2000553c

08008070 <_fwalk_sglue>:
 8008070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008074:	4607      	mov	r7, r0
 8008076:	4688      	mov	r8, r1
 8008078:	4614      	mov	r4, r2
 800807a:	2600      	movs	r6, #0
 800807c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008080:	f1b9 0901 	subs.w	r9, r9, #1
 8008084:	d505      	bpl.n	8008092 <_fwalk_sglue+0x22>
 8008086:	6824      	ldr	r4, [r4, #0]
 8008088:	2c00      	cmp	r4, #0
 800808a:	d1f7      	bne.n	800807c <_fwalk_sglue+0xc>
 800808c:	4630      	mov	r0, r6
 800808e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008092:	89ab      	ldrh	r3, [r5, #12]
 8008094:	2b01      	cmp	r3, #1
 8008096:	d907      	bls.n	80080a8 <_fwalk_sglue+0x38>
 8008098:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800809c:	3301      	adds	r3, #1
 800809e:	d003      	beq.n	80080a8 <_fwalk_sglue+0x38>
 80080a0:	4629      	mov	r1, r5
 80080a2:	4638      	mov	r0, r7
 80080a4:	47c0      	blx	r8
 80080a6:	4306      	orrs	r6, r0
 80080a8:	3568      	adds	r5, #104	@ 0x68
 80080aa:	e7e9      	b.n	8008080 <_fwalk_sglue+0x10>

080080ac <_puts_r>:
 80080ac:	6a03      	ldr	r3, [r0, #32]
 80080ae:	b570      	push	{r4, r5, r6, lr}
 80080b0:	6884      	ldr	r4, [r0, #8]
 80080b2:	4605      	mov	r5, r0
 80080b4:	460e      	mov	r6, r1
 80080b6:	b90b      	cbnz	r3, 80080bc <_puts_r+0x10>
 80080b8:	f7ff ffc2 	bl	8008040 <__sinit>
 80080bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080be:	07db      	lsls	r3, r3, #31
 80080c0:	d405      	bmi.n	80080ce <_puts_r+0x22>
 80080c2:	89a3      	ldrh	r3, [r4, #12]
 80080c4:	0598      	lsls	r0, r3, #22
 80080c6:	d402      	bmi.n	80080ce <_puts_r+0x22>
 80080c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080ca:	f000 fa32 	bl	8008532 <__retarget_lock_acquire_recursive>
 80080ce:	89a3      	ldrh	r3, [r4, #12]
 80080d0:	0719      	lsls	r1, r3, #28
 80080d2:	d502      	bpl.n	80080da <_puts_r+0x2e>
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d135      	bne.n	8008146 <_puts_r+0x9a>
 80080da:	4621      	mov	r1, r4
 80080dc:	4628      	mov	r0, r5
 80080de:	f000 f8fb 	bl	80082d8 <__swsetup_r>
 80080e2:	b380      	cbz	r0, 8008146 <_puts_r+0x9a>
 80080e4:	f04f 35ff 	mov.w	r5, #4294967295
 80080e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080ea:	07da      	lsls	r2, r3, #31
 80080ec:	d405      	bmi.n	80080fa <_puts_r+0x4e>
 80080ee:	89a3      	ldrh	r3, [r4, #12]
 80080f0:	059b      	lsls	r3, r3, #22
 80080f2:	d402      	bmi.n	80080fa <_puts_r+0x4e>
 80080f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080f6:	f000 fa1d 	bl	8008534 <__retarget_lock_release_recursive>
 80080fa:	4628      	mov	r0, r5
 80080fc:	bd70      	pop	{r4, r5, r6, pc}
 80080fe:	2b00      	cmp	r3, #0
 8008100:	da04      	bge.n	800810c <_puts_r+0x60>
 8008102:	69a2      	ldr	r2, [r4, #24]
 8008104:	429a      	cmp	r2, r3
 8008106:	dc17      	bgt.n	8008138 <_puts_r+0x8c>
 8008108:	290a      	cmp	r1, #10
 800810a:	d015      	beq.n	8008138 <_puts_r+0x8c>
 800810c:	6823      	ldr	r3, [r4, #0]
 800810e:	1c5a      	adds	r2, r3, #1
 8008110:	6022      	str	r2, [r4, #0]
 8008112:	7019      	strb	r1, [r3, #0]
 8008114:	68a3      	ldr	r3, [r4, #8]
 8008116:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800811a:	3b01      	subs	r3, #1
 800811c:	60a3      	str	r3, [r4, #8]
 800811e:	2900      	cmp	r1, #0
 8008120:	d1ed      	bne.n	80080fe <_puts_r+0x52>
 8008122:	2b00      	cmp	r3, #0
 8008124:	da11      	bge.n	800814a <_puts_r+0x9e>
 8008126:	4622      	mov	r2, r4
 8008128:	210a      	movs	r1, #10
 800812a:	4628      	mov	r0, r5
 800812c:	f000 f895 	bl	800825a <__swbuf_r>
 8008130:	3001      	adds	r0, #1
 8008132:	d0d7      	beq.n	80080e4 <_puts_r+0x38>
 8008134:	250a      	movs	r5, #10
 8008136:	e7d7      	b.n	80080e8 <_puts_r+0x3c>
 8008138:	4622      	mov	r2, r4
 800813a:	4628      	mov	r0, r5
 800813c:	f000 f88d 	bl	800825a <__swbuf_r>
 8008140:	3001      	adds	r0, #1
 8008142:	d1e7      	bne.n	8008114 <_puts_r+0x68>
 8008144:	e7ce      	b.n	80080e4 <_puts_r+0x38>
 8008146:	3e01      	subs	r6, #1
 8008148:	e7e4      	b.n	8008114 <_puts_r+0x68>
 800814a:	6823      	ldr	r3, [r4, #0]
 800814c:	1c5a      	adds	r2, r3, #1
 800814e:	6022      	str	r2, [r4, #0]
 8008150:	220a      	movs	r2, #10
 8008152:	701a      	strb	r2, [r3, #0]
 8008154:	e7ee      	b.n	8008134 <_puts_r+0x88>
	...

08008158 <puts>:
 8008158:	4b02      	ldr	r3, [pc, #8]	@ (8008164 <puts+0xc>)
 800815a:	4601      	mov	r1, r0
 800815c:	6818      	ldr	r0, [r3, #0]
 800815e:	f7ff bfa5 	b.w	80080ac <_puts_r>
 8008162:	bf00      	nop
 8008164:	2000001c 	.word	0x2000001c

08008168 <sniprintf>:
 8008168:	b40c      	push	{r2, r3}
 800816a:	b530      	push	{r4, r5, lr}
 800816c:	4b18      	ldr	r3, [pc, #96]	@ (80081d0 <sniprintf+0x68>)
 800816e:	1e0c      	subs	r4, r1, #0
 8008170:	681d      	ldr	r5, [r3, #0]
 8008172:	b09d      	sub	sp, #116	@ 0x74
 8008174:	da08      	bge.n	8008188 <sniprintf+0x20>
 8008176:	238b      	movs	r3, #139	@ 0x8b
 8008178:	602b      	str	r3, [r5, #0]
 800817a:	f04f 30ff 	mov.w	r0, #4294967295
 800817e:	b01d      	add	sp, #116	@ 0x74
 8008180:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008184:	b002      	add	sp, #8
 8008186:	4770      	bx	lr
 8008188:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800818c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008190:	f04f 0300 	mov.w	r3, #0
 8008194:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008196:	bf14      	ite	ne
 8008198:	f104 33ff 	addne.w	r3, r4, #4294967295
 800819c:	4623      	moveq	r3, r4
 800819e:	9304      	str	r3, [sp, #16]
 80081a0:	9307      	str	r3, [sp, #28]
 80081a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80081a6:	9002      	str	r0, [sp, #8]
 80081a8:	9006      	str	r0, [sp, #24]
 80081aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80081ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80081b0:	ab21      	add	r3, sp, #132	@ 0x84
 80081b2:	a902      	add	r1, sp, #8
 80081b4:	4628      	mov	r0, r5
 80081b6:	9301      	str	r3, [sp, #4]
 80081b8:	f000 fb20 	bl	80087fc <_svfiprintf_r>
 80081bc:	1c43      	adds	r3, r0, #1
 80081be:	bfbc      	itt	lt
 80081c0:	238b      	movlt	r3, #139	@ 0x8b
 80081c2:	602b      	strlt	r3, [r5, #0]
 80081c4:	2c00      	cmp	r4, #0
 80081c6:	d0da      	beq.n	800817e <sniprintf+0x16>
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	2200      	movs	r2, #0
 80081cc:	701a      	strb	r2, [r3, #0]
 80081ce:	e7d6      	b.n	800817e <sniprintf+0x16>
 80081d0:	2000001c 	.word	0x2000001c

080081d4 <__sread>:
 80081d4:	b510      	push	{r4, lr}
 80081d6:	460c      	mov	r4, r1
 80081d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081dc:	f000 f95a 	bl	8008494 <_read_r>
 80081e0:	2800      	cmp	r0, #0
 80081e2:	bfab      	itete	ge
 80081e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80081e6:	89a3      	ldrhlt	r3, [r4, #12]
 80081e8:	181b      	addge	r3, r3, r0
 80081ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80081ee:	bfac      	ite	ge
 80081f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081f2:	81a3      	strhlt	r3, [r4, #12]
 80081f4:	bd10      	pop	{r4, pc}

080081f6 <__swrite>:
 80081f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081fa:	461f      	mov	r7, r3
 80081fc:	898b      	ldrh	r3, [r1, #12]
 80081fe:	05db      	lsls	r3, r3, #23
 8008200:	4605      	mov	r5, r0
 8008202:	460c      	mov	r4, r1
 8008204:	4616      	mov	r6, r2
 8008206:	d505      	bpl.n	8008214 <__swrite+0x1e>
 8008208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800820c:	2302      	movs	r3, #2
 800820e:	2200      	movs	r2, #0
 8008210:	f000 f92e 	bl	8008470 <_lseek_r>
 8008214:	89a3      	ldrh	r3, [r4, #12]
 8008216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800821a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800821e:	81a3      	strh	r3, [r4, #12]
 8008220:	4632      	mov	r2, r6
 8008222:	463b      	mov	r3, r7
 8008224:	4628      	mov	r0, r5
 8008226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800822a:	f000 b945 	b.w	80084b8 <_write_r>

0800822e <__sseek>:
 800822e:	b510      	push	{r4, lr}
 8008230:	460c      	mov	r4, r1
 8008232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008236:	f000 f91b 	bl	8008470 <_lseek_r>
 800823a:	1c43      	adds	r3, r0, #1
 800823c:	89a3      	ldrh	r3, [r4, #12]
 800823e:	bf15      	itete	ne
 8008240:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008242:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008246:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800824a:	81a3      	strheq	r3, [r4, #12]
 800824c:	bf18      	it	ne
 800824e:	81a3      	strhne	r3, [r4, #12]
 8008250:	bd10      	pop	{r4, pc}

08008252 <__sclose>:
 8008252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008256:	f000 b89d 	b.w	8008394 <_close_r>

0800825a <__swbuf_r>:
 800825a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825c:	460e      	mov	r6, r1
 800825e:	4614      	mov	r4, r2
 8008260:	4605      	mov	r5, r0
 8008262:	b118      	cbz	r0, 800826c <__swbuf_r+0x12>
 8008264:	6a03      	ldr	r3, [r0, #32]
 8008266:	b90b      	cbnz	r3, 800826c <__swbuf_r+0x12>
 8008268:	f7ff feea 	bl	8008040 <__sinit>
 800826c:	69a3      	ldr	r3, [r4, #24]
 800826e:	60a3      	str	r3, [r4, #8]
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	071a      	lsls	r2, r3, #28
 8008274:	d501      	bpl.n	800827a <__swbuf_r+0x20>
 8008276:	6923      	ldr	r3, [r4, #16]
 8008278:	b943      	cbnz	r3, 800828c <__swbuf_r+0x32>
 800827a:	4621      	mov	r1, r4
 800827c:	4628      	mov	r0, r5
 800827e:	f000 f82b 	bl	80082d8 <__swsetup_r>
 8008282:	b118      	cbz	r0, 800828c <__swbuf_r+0x32>
 8008284:	f04f 37ff 	mov.w	r7, #4294967295
 8008288:	4638      	mov	r0, r7
 800828a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800828c:	6823      	ldr	r3, [r4, #0]
 800828e:	6922      	ldr	r2, [r4, #16]
 8008290:	1a98      	subs	r0, r3, r2
 8008292:	6963      	ldr	r3, [r4, #20]
 8008294:	b2f6      	uxtb	r6, r6
 8008296:	4283      	cmp	r3, r0
 8008298:	4637      	mov	r7, r6
 800829a:	dc05      	bgt.n	80082a8 <__swbuf_r+0x4e>
 800829c:	4621      	mov	r1, r4
 800829e:	4628      	mov	r0, r5
 80082a0:	f000 fdb8 	bl	8008e14 <_fflush_r>
 80082a4:	2800      	cmp	r0, #0
 80082a6:	d1ed      	bne.n	8008284 <__swbuf_r+0x2a>
 80082a8:	68a3      	ldr	r3, [r4, #8]
 80082aa:	3b01      	subs	r3, #1
 80082ac:	60a3      	str	r3, [r4, #8]
 80082ae:	6823      	ldr	r3, [r4, #0]
 80082b0:	1c5a      	adds	r2, r3, #1
 80082b2:	6022      	str	r2, [r4, #0]
 80082b4:	701e      	strb	r6, [r3, #0]
 80082b6:	6962      	ldr	r2, [r4, #20]
 80082b8:	1c43      	adds	r3, r0, #1
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d004      	beq.n	80082c8 <__swbuf_r+0x6e>
 80082be:	89a3      	ldrh	r3, [r4, #12]
 80082c0:	07db      	lsls	r3, r3, #31
 80082c2:	d5e1      	bpl.n	8008288 <__swbuf_r+0x2e>
 80082c4:	2e0a      	cmp	r6, #10
 80082c6:	d1df      	bne.n	8008288 <__swbuf_r+0x2e>
 80082c8:	4621      	mov	r1, r4
 80082ca:	4628      	mov	r0, r5
 80082cc:	f000 fda2 	bl	8008e14 <_fflush_r>
 80082d0:	2800      	cmp	r0, #0
 80082d2:	d0d9      	beq.n	8008288 <__swbuf_r+0x2e>
 80082d4:	e7d6      	b.n	8008284 <__swbuf_r+0x2a>
	...

080082d8 <__swsetup_r>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	4b29      	ldr	r3, [pc, #164]	@ (8008380 <__swsetup_r+0xa8>)
 80082dc:	4605      	mov	r5, r0
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	460c      	mov	r4, r1
 80082e2:	b118      	cbz	r0, 80082ec <__swsetup_r+0x14>
 80082e4:	6a03      	ldr	r3, [r0, #32]
 80082e6:	b90b      	cbnz	r3, 80082ec <__swsetup_r+0x14>
 80082e8:	f7ff feaa 	bl	8008040 <__sinit>
 80082ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082f0:	0719      	lsls	r1, r3, #28
 80082f2:	d422      	bmi.n	800833a <__swsetup_r+0x62>
 80082f4:	06da      	lsls	r2, r3, #27
 80082f6:	d407      	bmi.n	8008308 <__swsetup_r+0x30>
 80082f8:	2209      	movs	r2, #9
 80082fa:	602a      	str	r2, [r5, #0]
 80082fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	f04f 30ff 	mov.w	r0, #4294967295
 8008306:	e033      	b.n	8008370 <__swsetup_r+0x98>
 8008308:	0758      	lsls	r0, r3, #29
 800830a:	d512      	bpl.n	8008332 <__swsetup_r+0x5a>
 800830c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800830e:	b141      	cbz	r1, 8008322 <__swsetup_r+0x4a>
 8008310:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008314:	4299      	cmp	r1, r3
 8008316:	d002      	beq.n	800831e <__swsetup_r+0x46>
 8008318:	4628      	mov	r0, r5
 800831a:	f000 f91b 	bl	8008554 <_free_r>
 800831e:	2300      	movs	r3, #0
 8008320:	6363      	str	r3, [r4, #52]	@ 0x34
 8008322:	89a3      	ldrh	r3, [r4, #12]
 8008324:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008328:	81a3      	strh	r3, [r4, #12]
 800832a:	2300      	movs	r3, #0
 800832c:	6063      	str	r3, [r4, #4]
 800832e:	6923      	ldr	r3, [r4, #16]
 8008330:	6023      	str	r3, [r4, #0]
 8008332:	89a3      	ldrh	r3, [r4, #12]
 8008334:	f043 0308 	orr.w	r3, r3, #8
 8008338:	81a3      	strh	r3, [r4, #12]
 800833a:	6923      	ldr	r3, [r4, #16]
 800833c:	b94b      	cbnz	r3, 8008352 <__swsetup_r+0x7a>
 800833e:	89a3      	ldrh	r3, [r4, #12]
 8008340:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008344:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008348:	d003      	beq.n	8008352 <__swsetup_r+0x7a>
 800834a:	4621      	mov	r1, r4
 800834c:	4628      	mov	r0, r5
 800834e:	f000 fdaf 	bl	8008eb0 <__smakebuf_r>
 8008352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008356:	f013 0201 	ands.w	r2, r3, #1
 800835a:	d00a      	beq.n	8008372 <__swsetup_r+0x9a>
 800835c:	2200      	movs	r2, #0
 800835e:	60a2      	str	r2, [r4, #8]
 8008360:	6962      	ldr	r2, [r4, #20]
 8008362:	4252      	negs	r2, r2
 8008364:	61a2      	str	r2, [r4, #24]
 8008366:	6922      	ldr	r2, [r4, #16]
 8008368:	b942      	cbnz	r2, 800837c <__swsetup_r+0xa4>
 800836a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800836e:	d1c5      	bne.n	80082fc <__swsetup_r+0x24>
 8008370:	bd38      	pop	{r3, r4, r5, pc}
 8008372:	0799      	lsls	r1, r3, #30
 8008374:	bf58      	it	pl
 8008376:	6962      	ldrpl	r2, [r4, #20]
 8008378:	60a2      	str	r2, [r4, #8]
 800837a:	e7f4      	b.n	8008366 <__swsetup_r+0x8e>
 800837c:	2000      	movs	r0, #0
 800837e:	e7f7      	b.n	8008370 <__swsetup_r+0x98>
 8008380:	2000001c 	.word	0x2000001c

08008384 <memset>:
 8008384:	4402      	add	r2, r0
 8008386:	4603      	mov	r3, r0
 8008388:	4293      	cmp	r3, r2
 800838a:	d100      	bne.n	800838e <memset+0xa>
 800838c:	4770      	bx	lr
 800838e:	f803 1b01 	strb.w	r1, [r3], #1
 8008392:	e7f9      	b.n	8008388 <memset+0x4>

08008394 <_close_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4d06      	ldr	r5, [pc, #24]	@ (80083b0 <_close_r+0x1c>)
 8008398:	2300      	movs	r3, #0
 800839a:	4604      	mov	r4, r0
 800839c:	4608      	mov	r0, r1
 800839e:	602b      	str	r3, [r5, #0]
 80083a0:	f7f9 f8e5 	bl	800156e <_close>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_close_r+0x1a>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_close_r+0x1a>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	20005540 	.word	0x20005540

080083b4 <_reclaim_reent>:
 80083b4:	4b2d      	ldr	r3, [pc, #180]	@ (800846c <_reclaim_reent+0xb8>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4283      	cmp	r3, r0
 80083ba:	b570      	push	{r4, r5, r6, lr}
 80083bc:	4604      	mov	r4, r0
 80083be:	d053      	beq.n	8008468 <_reclaim_reent+0xb4>
 80083c0:	69c3      	ldr	r3, [r0, #28]
 80083c2:	b31b      	cbz	r3, 800840c <_reclaim_reent+0x58>
 80083c4:	68db      	ldr	r3, [r3, #12]
 80083c6:	b163      	cbz	r3, 80083e2 <_reclaim_reent+0x2e>
 80083c8:	2500      	movs	r5, #0
 80083ca:	69e3      	ldr	r3, [r4, #28]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	5959      	ldr	r1, [r3, r5]
 80083d0:	b9b1      	cbnz	r1, 8008400 <_reclaim_reent+0x4c>
 80083d2:	3504      	adds	r5, #4
 80083d4:	2d80      	cmp	r5, #128	@ 0x80
 80083d6:	d1f8      	bne.n	80083ca <_reclaim_reent+0x16>
 80083d8:	69e3      	ldr	r3, [r4, #28]
 80083da:	4620      	mov	r0, r4
 80083dc:	68d9      	ldr	r1, [r3, #12]
 80083de:	f000 f8b9 	bl	8008554 <_free_r>
 80083e2:	69e3      	ldr	r3, [r4, #28]
 80083e4:	6819      	ldr	r1, [r3, #0]
 80083e6:	b111      	cbz	r1, 80083ee <_reclaim_reent+0x3a>
 80083e8:	4620      	mov	r0, r4
 80083ea:	f000 f8b3 	bl	8008554 <_free_r>
 80083ee:	69e3      	ldr	r3, [r4, #28]
 80083f0:	689d      	ldr	r5, [r3, #8]
 80083f2:	b15d      	cbz	r5, 800840c <_reclaim_reent+0x58>
 80083f4:	4629      	mov	r1, r5
 80083f6:	4620      	mov	r0, r4
 80083f8:	682d      	ldr	r5, [r5, #0]
 80083fa:	f000 f8ab 	bl	8008554 <_free_r>
 80083fe:	e7f8      	b.n	80083f2 <_reclaim_reent+0x3e>
 8008400:	680e      	ldr	r6, [r1, #0]
 8008402:	4620      	mov	r0, r4
 8008404:	f000 f8a6 	bl	8008554 <_free_r>
 8008408:	4631      	mov	r1, r6
 800840a:	e7e1      	b.n	80083d0 <_reclaim_reent+0x1c>
 800840c:	6961      	ldr	r1, [r4, #20]
 800840e:	b111      	cbz	r1, 8008416 <_reclaim_reent+0x62>
 8008410:	4620      	mov	r0, r4
 8008412:	f000 f89f 	bl	8008554 <_free_r>
 8008416:	69e1      	ldr	r1, [r4, #28]
 8008418:	b111      	cbz	r1, 8008420 <_reclaim_reent+0x6c>
 800841a:	4620      	mov	r0, r4
 800841c:	f000 f89a 	bl	8008554 <_free_r>
 8008420:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008422:	b111      	cbz	r1, 800842a <_reclaim_reent+0x76>
 8008424:	4620      	mov	r0, r4
 8008426:	f000 f895 	bl	8008554 <_free_r>
 800842a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800842c:	b111      	cbz	r1, 8008434 <_reclaim_reent+0x80>
 800842e:	4620      	mov	r0, r4
 8008430:	f000 f890 	bl	8008554 <_free_r>
 8008434:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008436:	b111      	cbz	r1, 800843e <_reclaim_reent+0x8a>
 8008438:	4620      	mov	r0, r4
 800843a:	f000 f88b 	bl	8008554 <_free_r>
 800843e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008440:	b111      	cbz	r1, 8008448 <_reclaim_reent+0x94>
 8008442:	4620      	mov	r0, r4
 8008444:	f000 f886 	bl	8008554 <_free_r>
 8008448:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800844a:	b111      	cbz	r1, 8008452 <_reclaim_reent+0x9e>
 800844c:	4620      	mov	r0, r4
 800844e:	f000 f881 	bl	8008554 <_free_r>
 8008452:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008454:	b111      	cbz	r1, 800845c <_reclaim_reent+0xa8>
 8008456:	4620      	mov	r0, r4
 8008458:	f000 f87c 	bl	8008554 <_free_r>
 800845c:	6a23      	ldr	r3, [r4, #32]
 800845e:	b11b      	cbz	r3, 8008468 <_reclaim_reent+0xb4>
 8008460:	4620      	mov	r0, r4
 8008462:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008466:	4718      	bx	r3
 8008468:	bd70      	pop	{r4, r5, r6, pc}
 800846a:	bf00      	nop
 800846c:	2000001c 	.word	0x2000001c

08008470 <_lseek_r>:
 8008470:	b538      	push	{r3, r4, r5, lr}
 8008472:	4d07      	ldr	r5, [pc, #28]	@ (8008490 <_lseek_r+0x20>)
 8008474:	4604      	mov	r4, r0
 8008476:	4608      	mov	r0, r1
 8008478:	4611      	mov	r1, r2
 800847a:	2200      	movs	r2, #0
 800847c:	602a      	str	r2, [r5, #0]
 800847e:	461a      	mov	r2, r3
 8008480:	f7f9 f89c 	bl	80015bc <_lseek>
 8008484:	1c43      	adds	r3, r0, #1
 8008486:	d102      	bne.n	800848e <_lseek_r+0x1e>
 8008488:	682b      	ldr	r3, [r5, #0]
 800848a:	b103      	cbz	r3, 800848e <_lseek_r+0x1e>
 800848c:	6023      	str	r3, [r4, #0]
 800848e:	bd38      	pop	{r3, r4, r5, pc}
 8008490:	20005540 	.word	0x20005540

08008494 <_read_r>:
 8008494:	b538      	push	{r3, r4, r5, lr}
 8008496:	4d07      	ldr	r5, [pc, #28]	@ (80084b4 <_read_r+0x20>)
 8008498:	4604      	mov	r4, r0
 800849a:	4608      	mov	r0, r1
 800849c:	4611      	mov	r1, r2
 800849e:	2200      	movs	r2, #0
 80084a0:	602a      	str	r2, [r5, #0]
 80084a2:	461a      	mov	r2, r3
 80084a4:	f7f9 f82a 	bl	80014fc <_read>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d102      	bne.n	80084b2 <_read_r+0x1e>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	b103      	cbz	r3, 80084b2 <_read_r+0x1e>
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	bd38      	pop	{r3, r4, r5, pc}
 80084b4:	20005540 	.word	0x20005540

080084b8 <_write_r>:
 80084b8:	b538      	push	{r3, r4, r5, lr}
 80084ba:	4d07      	ldr	r5, [pc, #28]	@ (80084d8 <_write_r+0x20>)
 80084bc:	4604      	mov	r4, r0
 80084be:	4608      	mov	r0, r1
 80084c0:	4611      	mov	r1, r2
 80084c2:	2200      	movs	r2, #0
 80084c4:	602a      	str	r2, [r5, #0]
 80084c6:	461a      	mov	r2, r3
 80084c8:	f7f9 f835 	bl	8001536 <_write>
 80084cc:	1c43      	adds	r3, r0, #1
 80084ce:	d102      	bne.n	80084d6 <_write_r+0x1e>
 80084d0:	682b      	ldr	r3, [r5, #0]
 80084d2:	b103      	cbz	r3, 80084d6 <_write_r+0x1e>
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	bd38      	pop	{r3, r4, r5, pc}
 80084d8:	20005540 	.word	0x20005540

080084dc <__errno>:
 80084dc:	4b01      	ldr	r3, [pc, #4]	@ (80084e4 <__errno+0x8>)
 80084de:	6818      	ldr	r0, [r3, #0]
 80084e0:	4770      	bx	lr
 80084e2:	bf00      	nop
 80084e4:	2000001c 	.word	0x2000001c

080084e8 <__libc_init_array>:
 80084e8:	b570      	push	{r4, r5, r6, lr}
 80084ea:	4d0d      	ldr	r5, [pc, #52]	@ (8008520 <__libc_init_array+0x38>)
 80084ec:	4c0d      	ldr	r4, [pc, #52]	@ (8008524 <__libc_init_array+0x3c>)
 80084ee:	1b64      	subs	r4, r4, r5
 80084f0:	10a4      	asrs	r4, r4, #2
 80084f2:	2600      	movs	r6, #0
 80084f4:	42a6      	cmp	r6, r4
 80084f6:	d109      	bne.n	800850c <__libc_init_array+0x24>
 80084f8:	4d0b      	ldr	r5, [pc, #44]	@ (8008528 <__libc_init_array+0x40>)
 80084fa:	4c0c      	ldr	r4, [pc, #48]	@ (800852c <__libc_init_array+0x44>)
 80084fc:	f000 fd96 	bl	800902c <_init>
 8008500:	1b64      	subs	r4, r4, r5
 8008502:	10a4      	asrs	r4, r4, #2
 8008504:	2600      	movs	r6, #0
 8008506:	42a6      	cmp	r6, r4
 8008508:	d105      	bne.n	8008516 <__libc_init_array+0x2e>
 800850a:	bd70      	pop	{r4, r5, r6, pc}
 800850c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008510:	4798      	blx	r3
 8008512:	3601      	adds	r6, #1
 8008514:	e7ee      	b.n	80084f4 <__libc_init_array+0xc>
 8008516:	f855 3b04 	ldr.w	r3, [r5], #4
 800851a:	4798      	blx	r3
 800851c:	3601      	adds	r6, #1
 800851e:	e7f2      	b.n	8008506 <__libc_init_array+0x1e>
 8008520:	0800934c 	.word	0x0800934c
 8008524:	0800934c 	.word	0x0800934c
 8008528:	0800934c 	.word	0x0800934c
 800852c:	08009350 	.word	0x08009350

08008530 <__retarget_lock_init_recursive>:
 8008530:	4770      	bx	lr

08008532 <__retarget_lock_acquire_recursive>:
 8008532:	4770      	bx	lr

08008534 <__retarget_lock_release_recursive>:
 8008534:	4770      	bx	lr

08008536 <memcpy>:
 8008536:	440a      	add	r2, r1
 8008538:	4291      	cmp	r1, r2
 800853a:	f100 33ff 	add.w	r3, r0, #4294967295
 800853e:	d100      	bne.n	8008542 <memcpy+0xc>
 8008540:	4770      	bx	lr
 8008542:	b510      	push	{r4, lr}
 8008544:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008548:	f803 4f01 	strb.w	r4, [r3, #1]!
 800854c:	4291      	cmp	r1, r2
 800854e:	d1f9      	bne.n	8008544 <memcpy+0xe>
 8008550:	bd10      	pop	{r4, pc}
	...

08008554 <_free_r>:
 8008554:	b538      	push	{r3, r4, r5, lr}
 8008556:	4605      	mov	r5, r0
 8008558:	2900      	cmp	r1, #0
 800855a:	d041      	beq.n	80085e0 <_free_r+0x8c>
 800855c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008560:	1f0c      	subs	r4, r1, #4
 8008562:	2b00      	cmp	r3, #0
 8008564:	bfb8      	it	lt
 8008566:	18e4      	addlt	r4, r4, r3
 8008568:	f000 f8e0 	bl	800872c <__malloc_lock>
 800856c:	4a1d      	ldr	r2, [pc, #116]	@ (80085e4 <_free_r+0x90>)
 800856e:	6813      	ldr	r3, [r2, #0]
 8008570:	b933      	cbnz	r3, 8008580 <_free_r+0x2c>
 8008572:	6063      	str	r3, [r4, #4]
 8008574:	6014      	str	r4, [r2, #0]
 8008576:	4628      	mov	r0, r5
 8008578:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800857c:	f000 b8dc 	b.w	8008738 <__malloc_unlock>
 8008580:	42a3      	cmp	r3, r4
 8008582:	d908      	bls.n	8008596 <_free_r+0x42>
 8008584:	6820      	ldr	r0, [r4, #0]
 8008586:	1821      	adds	r1, r4, r0
 8008588:	428b      	cmp	r3, r1
 800858a:	bf01      	itttt	eq
 800858c:	6819      	ldreq	r1, [r3, #0]
 800858e:	685b      	ldreq	r3, [r3, #4]
 8008590:	1809      	addeq	r1, r1, r0
 8008592:	6021      	streq	r1, [r4, #0]
 8008594:	e7ed      	b.n	8008572 <_free_r+0x1e>
 8008596:	461a      	mov	r2, r3
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	b10b      	cbz	r3, 80085a0 <_free_r+0x4c>
 800859c:	42a3      	cmp	r3, r4
 800859e:	d9fa      	bls.n	8008596 <_free_r+0x42>
 80085a0:	6811      	ldr	r1, [r2, #0]
 80085a2:	1850      	adds	r0, r2, r1
 80085a4:	42a0      	cmp	r0, r4
 80085a6:	d10b      	bne.n	80085c0 <_free_r+0x6c>
 80085a8:	6820      	ldr	r0, [r4, #0]
 80085aa:	4401      	add	r1, r0
 80085ac:	1850      	adds	r0, r2, r1
 80085ae:	4283      	cmp	r3, r0
 80085b0:	6011      	str	r1, [r2, #0]
 80085b2:	d1e0      	bne.n	8008576 <_free_r+0x22>
 80085b4:	6818      	ldr	r0, [r3, #0]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	6053      	str	r3, [r2, #4]
 80085ba:	4408      	add	r0, r1
 80085bc:	6010      	str	r0, [r2, #0]
 80085be:	e7da      	b.n	8008576 <_free_r+0x22>
 80085c0:	d902      	bls.n	80085c8 <_free_r+0x74>
 80085c2:	230c      	movs	r3, #12
 80085c4:	602b      	str	r3, [r5, #0]
 80085c6:	e7d6      	b.n	8008576 <_free_r+0x22>
 80085c8:	6820      	ldr	r0, [r4, #0]
 80085ca:	1821      	adds	r1, r4, r0
 80085cc:	428b      	cmp	r3, r1
 80085ce:	bf04      	itt	eq
 80085d0:	6819      	ldreq	r1, [r3, #0]
 80085d2:	685b      	ldreq	r3, [r3, #4]
 80085d4:	6063      	str	r3, [r4, #4]
 80085d6:	bf04      	itt	eq
 80085d8:	1809      	addeq	r1, r1, r0
 80085da:	6021      	streq	r1, [r4, #0]
 80085dc:	6054      	str	r4, [r2, #4]
 80085de:	e7ca      	b.n	8008576 <_free_r+0x22>
 80085e0:	bd38      	pop	{r3, r4, r5, pc}
 80085e2:	bf00      	nop
 80085e4:	2000554c 	.word	0x2000554c

080085e8 <sbrk_aligned>:
 80085e8:	b570      	push	{r4, r5, r6, lr}
 80085ea:	4e0f      	ldr	r6, [pc, #60]	@ (8008628 <sbrk_aligned+0x40>)
 80085ec:	460c      	mov	r4, r1
 80085ee:	6831      	ldr	r1, [r6, #0]
 80085f0:	4605      	mov	r5, r0
 80085f2:	b911      	cbnz	r1, 80085fa <sbrk_aligned+0x12>
 80085f4:	f000 fcd4 	bl	8008fa0 <_sbrk_r>
 80085f8:	6030      	str	r0, [r6, #0]
 80085fa:	4621      	mov	r1, r4
 80085fc:	4628      	mov	r0, r5
 80085fe:	f000 fccf 	bl	8008fa0 <_sbrk_r>
 8008602:	1c43      	adds	r3, r0, #1
 8008604:	d103      	bne.n	800860e <sbrk_aligned+0x26>
 8008606:	f04f 34ff 	mov.w	r4, #4294967295
 800860a:	4620      	mov	r0, r4
 800860c:	bd70      	pop	{r4, r5, r6, pc}
 800860e:	1cc4      	adds	r4, r0, #3
 8008610:	f024 0403 	bic.w	r4, r4, #3
 8008614:	42a0      	cmp	r0, r4
 8008616:	d0f8      	beq.n	800860a <sbrk_aligned+0x22>
 8008618:	1a21      	subs	r1, r4, r0
 800861a:	4628      	mov	r0, r5
 800861c:	f000 fcc0 	bl	8008fa0 <_sbrk_r>
 8008620:	3001      	adds	r0, #1
 8008622:	d1f2      	bne.n	800860a <sbrk_aligned+0x22>
 8008624:	e7ef      	b.n	8008606 <sbrk_aligned+0x1e>
 8008626:	bf00      	nop
 8008628:	20005548 	.word	0x20005548

0800862c <_malloc_r>:
 800862c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008630:	1ccd      	adds	r5, r1, #3
 8008632:	f025 0503 	bic.w	r5, r5, #3
 8008636:	3508      	adds	r5, #8
 8008638:	2d0c      	cmp	r5, #12
 800863a:	bf38      	it	cc
 800863c:	250c      	movcc	r5, #12
 800863e:	2d00      	cmp	r5, #0
 8008640:	4606      	mov	r6, r0
 8008642:	db01      	blt.n	8008648 <_malloc_r+0x1c>
 8008644:	42a9      	cmp	r1, r5
 8008646:	d904      	bls.n	8008652 <_malloc_r+0x26>
 8008648:	230c      	movs	r3, #12
 800864a:	6033      	str	r3, [r6, #0]
 800864c:	2000      	movs	r0, #0
 800864e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008652:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008728 <_malloc_r+0xfc>
 8008656:	f000 f869 	bl	800872c <__malloc_lock>
 800865a:	f8d8 3000 	ldr.w	r3, [r8]
 800865e:	461c      	mov	r4, r3
 8008660:	bb44      	cbnz	r4, 80086b4 <_malloc_r+0x88>
 8008662:	4629      	mov	r1, r5
 8008664:	4630      	mov	r0, r6
 8008666:	f7ff ffbf 	bl	80085e8 <sbrk_aligned>
 800866a:	1c43      	adds	r3, r0, #1
 800866c:	4604      	mov	r4, r0
 800866e:	d158      	bne.n	8008722 <_malloc_r+0xf6>
 8008670:	f8d8 4000 	ldr.w	r4, [r8]
 8008674:	4627      	mov	r7, r4
 8008676:	2f00      	cmp	r7, #0
 8008678:	d143      	bne.n	8008702 <_malloc_r+0xd6>
 800867a:	2c00      	cmp	r4, #0
 800867c:	d04b      	beq.n	8008716 <_malloc_r+0xea>
 800867e:	6823      	ldr	r3, [r4, #0]
 8008680:	4639      	mov	r1, r7
 8008682:	4630      	mov	r0, r6
 8008684:	eb04 0903 	add.w	r9, r4, r3
 8008688:	f000 fc8a 	bl	8008fa0 <_sbrk_r>
 800868c:	4581      	cmp	r9, r0
 800868e:	d142      	bne.n	8008716 <_malloc_r+0xea>
 8008690:	6821      	ldr	r1, [r4, #0]
 8008692:	1a6d      	subs	r5, r5, r1
 8008694:	4629      	mov	r1, r5
 8008696:	4630      	mov	r0, r6
 8008698:	f7ff ffa6 	bl	80085e8 <sbrk_aligned>
 800869c:	3001      	adds	r0, #1
 800869e:	d03a      	beq.n	8008716 <_malloc_r+0xea>
 80086a0:	6823      	ldr	r3, [r4, #0]
 80086a2:	442b      	add	r3, r5
 80086a4:	6023      	str	r3, [r4, #0]
 80086a6:	f8d8 3000 	ldr.w	r3, [r8]
 80086aa:	685a      	ldr	r2, [r3, #4]
 80086ac:	bb62      	cbnz	r2, 8008708 <_malloc_r+0xdc>
 80086ae:	f8c8 7000 	str.w	r7, [r8]
 80086b2:	e00f      	b.n	80086d4 <_malloc_r+0xa8>
 80086b4:	6822      	ldr	r2, [r4, #0]
 80086b6:	1b52      	subs	r2, r2, r5
 80086b8:	d420      	bmi.n	80086fc <_malloc_r+0xd0>
 80086ba:	2a0b      	cmp	r2, #11
 80086bc:	d917      	bls.n	80086ee <_malloc_r+0xc2>
 80086be:	1961      	adds	r1, r4, r5
 80086c0:	42a3      	cmp	r3, r4
 80086c2:	6025      	str	r5, [r4, #0]
 80086c4:	bf18      	it	ne
 80086c6:	6059      	strne	r1, [r3, #4]
 80086c8:	6863      	ldr	r3, [r4, #4]
 80086ca:	bf08      	it	eq
 80086cc:	f8c8 1000 	streq.w	r1, [r8]
 80086d0:	5162      	str	r2, [r4, r5]
 80086d2:	604b      	str	r3, [r1, #4]
 80086d4:	4630      	mov	r0, r6
 80086d6:	f000 f82f 	bl	8008738 <__malloc_unlock>
 80086da:	f104 000b 	add.w	r0, r4, #11
 80086de:	1d23      	adds	r3, r4, #4
 80086e0:	f020 0007 	bic.w	r0, r0, #7
 80086e4:	1ac2      	subs	r2, r0, r3
 80086e6:	bf1c      	itt	ne
 80086e8:	1a1b      	subne	r3, r3, r0
 80086ea:	50a3      	strne	r3, [r4, r2]
 80086ec:	e7af      	b.n	800864e <_malloc_r+0x22>
 80086ee:	6862      	ldr	r2, [r4, #4]
 80086f0:	42a3      	cmp	r3, r4
 80086f2:	bf0c      	ite	eq
 80086f4:	f8c8 2000 	streq.w	r2, [r8]
 80086f8:	605a      	strne	r2, [r3, #4]
 80086fa:	e7eb      	b.n	80086d4 <_malloc_r+0xa8>
 80086fc:	4623      	mov	r3, r4
 80086fe:	6864      	ldr	r4, [r4, #4]
 8008700:	e7ae      	b.n	8008660 <_malloc_r+0x34>
 8008702:	463c      	mov	r4, r7
 8008704:	687f      	ldr	r7, [r7, #4]
 8008706:	e7b6      	b.n	8008676 <_malloc_r+0x4a>
 8008708:	461a      	mov	r2, r3
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	42a3      	cmp	r3, r4
 800870e:	d1fb      	bne.n	8008708 <_malloc_r+0xdc>
 8008710:	2300      	movs	r3, #0
 8008712:	6053      	str	r3, [r2, #4]
 8008714:	e7de      	b.n	80086d4 <_malloc_r+0xa8>
 8008716:	230c      	movs	r3, #12
 8008718:	6033      	str	r3, [r6, #0]
 800871a:	4630      	mov	r0, r6
 800871c:	f000 f80c 	bl	8008738 <__malloc_unlock>
 8008720:	e794      	b.n	800864c <_malloc_r+0x20>
 8008722:	6005      	str	r5, [r0, #0]
 8008724:	e7d6      	b.n	80086d4 <_malloc_r+0xa8>
 8008726:	bf00      	nop
 8008728:	2000554c 	.word	0x2000554c

0800872c <__malloc_lock>:
 800872c:	4801      	ldr	r0, [pc, #4]	@ (8008734 <__malloc_lock+0x8>)
 800872e:	f7ff bf00 	b.w	8008532 <__retarget_lock_acquire_recursive>
 8008732:	bf00      	nop
 8008734:	20005544 	.word	0x20005544

08008738 <__malloc_unlock>:
 8008738:	4801      	ldr	r0, [pc, #4]	@ (8008740 <__malloc_unlock+0x8>)
 800873a:	f7ff befb 	b.w	8008534 <__retarget_lock_release_recursive>
 800873e:	bf00      	nop
 8008740:	20005544 	.word	0x20005544

08008744 <__ssputs_r>:
 8008744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008748:	688e      	ldr	r6, [r1, #8]
 800874a:	461f      	mov	r7, r3
 800874c:	42be      	cmp	r6, r7
 800874e:	680b      	ldr	r3, [r1, #0]
 8008750:	4682      	mov	sl, r0
 8008752:	460c      	mov	r4, r1
 8008754:	4690      	mov	r8, r2
 8008756:	d82d      	bhi.n	80087b4 <__ssputs_r+0x70>
 8008758:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800875c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008760:	d026      	beq.n	80087b0 <__ssputs_r+0x6c>
 8008762:	6965      	ldr	r5, [r4, #20]
 8008764:	6909      	ldr	r1, [r1, #16]
 8008766:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800876a:	eba3 0901 	sub.w	r9, r3, r1
 800876e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008772:	1c7b      	adds	r3, r7, #1
 8008774:	444b      	add	r3, r9
 8008776:	106d      	asrs	r5, r5, #1
 8008778:	429d      	cmp	r5, r3
 800877a:	bf38      	it	cc
 800877c:	461d      	movcc	r5, r3
 800877e:	0553      	lsls	r3, r2, #21
 8008780:	d527      	bpl.n	80087d2 <__ssputs_r+0x8e>
 8008782:	4629      	mov	r1, r5
 8008784:	f7ff ff52 	bl	800862c <_malloc_r>
 8008788:	4606      	mov	r6, r0
 800878a:	b360      	cbz	r0, 80087e6 <__ssputs_r+0xa2>
 800878c:	6921      	ldr	r1, [r4, #16]
 800878e:	464a      	mov	r2, r9
 8008790:	f7ff fed1 	bl	8008536 <memcpy>
 8008794:	89a3      	ldrh	r3, [r4, #12]
 8008796:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800879a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800879e:	81a3      	strh	r3, [r4, #12]
 80087a0:	6126      	str	r6, [r4, #16]
 80087a2:	6165      	str	r5, [r4, #20]
 80087a4:	444e      	add	r6, r9
 80087a6:	eba5 0509 	sub.w	r5, r5, r9
 80087aa:	6026      	str	r6, [r4, #0]
 80087ac:	60a5      	str	r5, [r4, #8]
 80087ae:	463e      	mov	r6, r7
 80087b0:	42be      	cmp	r6, r7
 80087b2:	d900      	bls.n	80087b6 <__ssputs_r+0x72>
 80087b4:	463e      	mov	r6, r7
 80087b6:	6820      	ldr	r0, [r4, #0]
 80087b8:	4632      	mov	r2, r6
 80087ba:	4641      	mov	r1, r8
 80087bc:	f000 fbb4 	bl	8008f28 <memmove>
 80087c0:	68a3      	ldr	r3, [r4, #8]
 80087c2:	1b9b      	subs	r3, r3, r6
 80087c4:	60a3      	str	r3, [r4, #8]
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	4433      	add	r3, r6
 80087ca:	6023      	str	r3, [r4, #0]
 80087cc:	2000      	movs	r0, #0
 80087ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087d2:	462a      	mov	r2, r5
 80087d4:	f000 fbf4 	bl	8008fc0 <_realloc_r>
 80087d8:	4606      	mov	r6, r0
 80087da:	2800      	cmp	r0, #0
 80087dc:	d1e0      	bne.n	80087a0 <__ssputs_r+0x5c>
 80087de:	6921      	ldr	r1, [r4, #16]
 80087e0:	4650      	mov	r0, sl
 80087e2:	f7ff feb7 	bl	8008554 <_free_r>
 80087e6:	230c      	movs	r3, #12
 80087e8:	f8ca 3000 	str.w	r3, [sl]
 80087ec:	89a3      	ldrh	r3, [r4, #12]
 80087ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087f2:	81a3      	strh	r3, [r4, #12]
 80087f4:	f04f 30ff 	mov.w	r0, #4294967295
 80087f8:	e7e9      	b.n	80087ce <__ssputs_r+0x8a>
	...

080087fc <_svfiprintf_r>:
 80087fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008800:	4698      	mov	r8, r3
 8008802:	898b      	ldrh	r3, [r1, #12]
 8008804:	061b      	lsls	r3, r3, #24
 8008806:	b09d      	sub	sp, #116	@ 0x74
 8008808:	4607      	mov	r7, r0
 800880a:	460d      	mov	r5, r1
 800880c:	4614      	mov	r4, r2
 800880e:	d510      	bpl.n	8008832 <_svfiprintf_r+0x36>
 8008810:	690b      	ldr	r3, [r1, #16]
 8008812:	b973      	cbnz	r3, 8008832 <_svfiprintf_r+0x36>
 8008814:	2140      	movs	r1, #64	@ 0x40
 8008816:	f7ff ff09 	bl	800862c <_malloc_r>
 800881a:	6028      	str	r0, [r5, #0]
 800881c:	6128      	str	r0, [r5, #16]
 800881e:	b930      	cbnz	r0, 800882e <_svfiprintf_r+0x32>
 8008820:	230c      	movs	r3, #12
 8008822:	603b      	str	r3, [r7, #0]
 8008824:	f04f 30ff 	mov.w	r0, #4294967295
 8008828:	b01d      	add	sp, #116	@ 0x74
 800882a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882e:	2340      	movs	r3, #64	@ 0x40
 8008830:	616b      	str	r3, [r5, #20]
 8008832:	2300      	movs	r3, #0
 8008834:	9309      	str	r3, [sp, #36]	@ 0x24
 8008836:	2320      	movs	r3, #32
 8008838:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800883c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008840:	2330      	movs	r3, #48	@ 0x30
 8008842:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80089e0 <_svfiprintf_r+0x1e4>
 8008846:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800884a:	f04f 0901 	mov.w	r9, #1
 800884e:	4623      	mov	r3, r4
 8008850:	469a      	mov	sl, r3
 8008852:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008856:	b10a      	cbz	r2, 800885c <_svfiprintf_r+0x60>
 8008858:	2a25      	cmp	r2, #37	@ 0x25
 800885a:	d1f9      	bne.n	8008850 <_svfiprintf_r+0x54>
 800885c:	ebba 0b04 	subs.w	fp, sl, r4
 8008860:	d00b      	beq.n	800887a <_svfiprintf_r+0x7e>
 8008862:	465b      	mov	r3, fp
 8008864:	4622      	mov	r2, r4
 8008866:	4629      	mov	r1, r5
 8008868:	4638      	mov	r0, r7
 800886a:	f7ff ff6b 	bl	8008744 <__ssputs_r>
 800886e:	3001      	adds	r0, #1
 8008870:	f000 80a7 	beq.w	80089c2 <_svfiprintf_r+0x1c6>
 8008874:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008876:	445a      	add	r2, fp
 8008878:	9209      	str	r2, [sp, #36]	@ 0x24
 800887a:	f89a 3000 	ldrb.w	r3, [sl]
 800887e:	2b00      	cmp	r3, #0
 8008880:	f000 809f 	beq.w	80089c2 <_svfiprintf_r+0x1c6>
 8008884:	2300      	movs	r3, #0
 8008886:	f04f 32ff 	mov.w	r2, #4294967295
 800888a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800888e:	f10a 0a01 	add.w	sl, sl, #1
 8008892:	9304      	str	r3, [sp, #16]
 8008894:	9307      	str	r3, [sp, #28]
 8008896:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800889a:	931a      	str	r3, [sp, #104]	@ 0x68
 800889c:	4654      	mov	r4, sl
 800889e:	2205      	movs	r2, #5
 80088a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088a4:	484e      	ldr	r0, [pc, #312]	@ (80089e0 <_svfiprintf_r+0x1e4>)
 80088a6:	f7f7 fc93 	bl	80001d0 <memchr>
 80088aa:	9a04      	ldr	r2, [sp, #16]
 80088ac:	b9d8      	cbnz	r0, 80088e6 <_svfiprintf_r+0xea>
 80088ae:	06d0      	lsls	r0, r2, #27
 80088b0:	bf44      	itt	mi
 80088b2:	2320      	movmi	r3, #32
 80088b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088b8:	0711      	lsls	r1, r2, #28
 80088ba:	bf44      	itt	mi
 80088bc:	232b      	movmi	r3, #43	@ 0x2b
 80088be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80088c2:	f89a 3000 	ldrb.w	r3, [sl]
 80088c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80088c8:	d015      	beq.n	80088f6 <_svfiprintf_r+0xfa>
 80088ca:	9a07      	ldr	r2, [sp, #28]
 80088cc:	4654      	mov	r4, sl
 80088ce:	2000      	movs	r0, #0
 80088d0:	f04f 0c0a 	mov.w	ip, #10
 80088d4:	4621      	mov	r1, r4
 80088d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088da:	3b30      	subs	r3, #48	@ 0x30
 80088dc:	2b09      	cmp	r3, #9
 80088de:	d94b      	bls.n	8008978 <_svfiprintf_r+0x17c>
 80088e0:	b1b0      	cbz	r0, 8008910 <_svfiprintf_r+0x114>
 80088e2:	9207      	str	r2, [sp, #28]
 80088e4:	e014      	b.n	8008910 <_svfiprintf_r+0x114>
 80088e6:	eba0 0308 	sub.w	r3, r0, r8
 80088ea:	fa09 f303 	lsl.w	r3, r9, r3
 80088ee:	4313      	orrs	r3, r2
 80088f0:	9304      	str	r3, [sp, #16]
 80088f2:	46a2      	mov	sl, r4
 80088f4:	e7d2      	b.n	800889c <_svfiprintf_r+0xa0>
 80088f6:	9b03      	ldr	r3, [sp, #12]
 80088f8:	1d19      	adds	r1, r3, #4
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	9103      	str	r1, [sp, #12]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	bfbb      	ittet	lt
 8008902:	425b      	neglt	r3, r3
 8008904:	f042 0202 	orrlt.w	r2, r2, #2
 8008908:	9307      	strge	r3, [sp, #28]
 800890a:	9307      	strlt	r3, [sp, #28]
 800890c:	bfb8      	it	lt
 800890e:	9204      	strlt	r2, [sp, #16]
 8008910:	7823      	ldrb	r3, [r4, #0]
 8008912:	2b2e      	cmp	r3, #46	@ 0x2e
 8008914:	d10a      	bne.n	800892c <_svfiprintf_r+0x130>
 8008916:	7863      	ldrb	r3, [r4, #1]
 8008918:	2b2a      	cmp	r3, #42	@ 0x2a
 800891a:	d132      	bne.n	8008982 <_svfiprintf_r+0x186>
 800891c:	9b03      	ldr	r3, [sp, #12]
 800891e:	1d1a      	adds	r2, r3, #4
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	9203      	str	r2, [sp, #12]
 8008924:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008928:	3402      	adds	r4, #2
 800892a:	9305      	str	r3, [sp, #20]
 800892c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80089f0 <_svfiprintf_r+0x1f4>
 8008930:	7821      	ldrb	r1, [r4, #0]
 8008932:	2203      	movs	r2, #3
 8008934:	4650      	mov	r0, sl
 8008936:	f7f7 fc4b 	bl	80001d0 <memchr>
 800893a:	b138      	cbz	r0, 800894c <_svfiprintf_r+0x150>
 800893c:	9b04      	ldr	r3, [sp, #16]
 800893e:	eba0 000a 	sub.w	r0, r0, sl
 8008942:	2240      	movs	r2, #64	@ 0x40
 8008944:	4082      	lsls	r2, r0
 8008946:	4313      	orrs	r3, r2
 8008948:	3401      	adds	r4, #1
 800894a:	9304      	str	r3, [sp, #16]
 800894c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008950:	4824      	ldr	r0, [pc, #144]	@ (80089e4 <_svfiprintf_r+0x1e8>)
 8008952:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008956:	2206      	movs	r2, #6
 8008958:	f7f7 fc3a 	bl	80001d0 <memchr>
 800895c:	2800      	cmp	r0, #0
 800895e:	d036      	beq.n	80089ce <_svfiprintf_r+0x1d2>
 8008960:	4b21      	ldr	r3, [pc, #132]	@ (80089e8 <_svfiprintf_r+0x1ec>)
 8008962:	bb1b      	cbnz	r3, 80089ac <_svfiprintf_r+0x1b0>
 8008964:	9b03      	ldr	r3, [sp, #12]
 8008966:	3307      	adds	r3, #7
 8008968:	f023 0307 	bic.w	r3, r3, #7
 800896c:	3308      	adds	r3, #8
 800896e:	9303      	str	r3, [sp, #12]
 8008970:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008972:	4433      	add	r3, r6
 8008974:	9309      	str	r3, [sp, #36]	@ 0x24
 8008976:	e76a      	b.n	800884e <_svfiprintf_r+0x52>
 8008978:	fb0c 3202 	mla	r2, ip, r2, r3
 800897c:	460c      	mov	r4, r1
 800897e:	2001      	movs	r0, #1
 8008980:	e7a8      	b.n	80088d4 <_svfiprintf_r+0xd8>
 8008982:	2300      	movs	r3, #0
 8008984:	3401      	adds	r4, #1
 8008986:	9305      	str	r3, [sp, #20]
 8008988:	4619      	mov	r1, r3
 800898a:	f04f 0c0a 	mov.w	ip, #10
 800898e:	4620      	mov	r0, r4
 8008990:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008994:	3a30      	subs	r2, #48	@ 0x30
 8008996:	2a09      	cmp	r2, #9
 8008998:	d903      	bls.n	80089a2 <_svfiprintf_r+0x1a6>
 800899a:	2b00      	cmp	r3, #0
 800899c:	d0c6      	beq.n	800892c <_svfiprintf_r+0x130>
 800899e:	9105      	str	r1, [sp, #20]
 80089a0:	e7c4      	b.n	800892c <_svfiprintf_r+0x130>
 80089a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80089a6:	4604      	mov	r4, r0
 80089a8:	2301      	movs	r3, #1
 80089aa:	e7f0      	b.n	800898e <_svfiprintf_r+0x192>
 80089ac:	ab03      	add	r3, sp, #12
 80089ae:	9300      	str	r3, [sp, #0]
 80089b0:	462a      	mov	r2, r5
 80089b2:	4b0e      	ldr	r3, [pc, #56]	@ (80089ec <_svfiprintf_r+0x1f0>)
 80089b4:	a904      	add	r1, sp, #16
 80089b6:	4638      	mov	r0, r7
 80089b8:	f3af 8000 	nop.w
 80089bc:	1c42      	adds	r2, r0, #1
 80089be:	4606      	mov	r6, r0
 80089c0:	d1d6      	bne.n	8008970 <_svfiprintf_r+0x174>
 80089c2:	89ab      	ldrh	r3, [r5, #12]
 80089c4:	065b      	lsls	r3, r3, #25
 80089c6:	f53f af2d 	bmi.w	8008824 <_svfiprintf_r+0x28>
 80089ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80089cc:	e72c      	b.n	8008828 <_svfiprintf_r+0x2c>
 80089ce:	ab03      	add	r3, sp, #12
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	462a      	mov	r2, r5
 80089d4:	4b05      	ldr	r3, [pc, #20]	@ (80089ec <_svfiprintf_r+0x1f0>)
 80089d6:	a904      	add	r1, sp, #16
 80089d8:	4638      	mov	r0, r7
 80089da:	f000 f879 	bl	8008ad0 <_printf_i>
 80089de:	e7ed      	b.n	80089bc <_svfiprintf_r+0x1c0>
 80089e0:	08009311 	.word	0x08009311
 80089e4:	0800931b 	.word	0x0800931b
 80089e8:	00000000 	.word	0x00000000
 80089ec:	08008745 	.word	0x08008745
 80089f0:	08009317 	.word	0x08009317

080089f4 <_printf_common>:
 80089f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089f8:	4616      	mov	r6, r2
 80089fa:	4698      	mov	r8, r3
 80089fc:	688a      	ldr	r2, [r1, #8]
 80089fe:	690b      	ldr	r3, [r1, #16]
 8008a00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a04:	4293      	cmp	r3, r2
 8008a06:	bfb8      	it	lt
 8008a08:	4613      	movlt	r3, r2
 8008a0a:	6033      	str	r3, [r6, #0]
 8008a0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a10:	4607      	mov	r7, r0
 8008a12:	460c      	mov	r4, r1
 8008a14:	b10a      	cbz	r2, 8008a1a <_printf_common+0x26>
 8008a16:	3301      	adds	r3, #1
 8008a18:	6033      	str	r3, [r6, #0]
 8008a1a:	6823      	ldr	r3, [r4, #0]
 8008a1c:	0699      	lsls	r1, r3, #26
 8008a1e:	bf42      	ittt	mi
 8008a20:	6833      	ldrmi	r3, [r6, #0]
 8008a22:	3302      	addmi	r3, #2
 8008a24:	6033      	strmi	r3, [r6, #0]
 8008a26:	6825      	ldr	r5, [r4, #0]
 8008a28:	f015 0506 	ands.w	r5, r5, #6
 8008a2c:	d106      	bne.n	8008a3c <_printf_common+0x48>
 8008a2e:	f104 0a19 	add.w	sl, r4, #25
 8008a32:	68e3      	ldr	r3, [r4, #12]
 8008a34:	6832      	ldr	r2, [r6, #0]
 8008a36:	1a9b      	subs	r3, r3, r2
 8008a38:	42ab      	cmp	r3, r5
 8008a3a:	dc26      	bgt.n	8008a8a <_printf_common+0x96>
 8008a3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a40:	6822      	ldr	r2, [r4, #0]
 8008a42:	3b00      	subs	r3, #0
 8008a44:	bf18      	it	ne
 8008a46:	2301      	movne	r3, #1
 8008a48:	0692      	lsls	r2, r2, #26
 8008a4a:	d42b      	bmi.n	8008aa4 <_printf_common+0xb0>
 8008a4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a50:	4641      	mov	r1, r8
 8008a52:	4638      	mov	r0, r7
 8008a54:	47c8      	blx	r9
 8008a56:	3001      	adds	r0, #1
 8008a58:	d01e      	beq.n	8008a98 <_printf_common+0xa4>
 8008a5a:	6823      	ldr	r3, [r4, #0]
 8008a5c:	6922      	ldr	r2, [r4, #16]
 8008a5e:	f003 0306 	and.w	r3, r3, #6
 8008a62:	2b04      	cmp	r3, #4
 8008a64:	bf02      	ittt	eq
 8008a66:	68e5      	ldreq	r5, [r4, #12]
 8008a68:	6833      	ldreq	r3, [r6, #0]
 8008a6a:	1aed      	subeq	r5, r5, r3
 8008a6c:	68a3      	ldr	r3, [r4, #8]
 8008a6e:	bf0c      	ite	eq
 8008a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a74:	2500      	movne	r5, #0
 8008a76:	4293      	cmp	r3, r2
 8008a78:	bfc4      	itt	gt
 8008a7a:	1a9b      	subgt	r3, r3, r2
 8008a7c:	18ed      	addgt	r5, r5, r3
 8008a7e:	2600      	movs	r6, #0
 8008a80:	341a      	adds	r4, #26
 8008a82:	42b5      	cmp	r5, r6
 8008a84:	d11a      	bne.n	8008abc <_printf_common+0xc8>
 8008a86:	2000      	movs	r0, #0
 8008a88:	e008      	b.n	8008a9c <_printf_common+0xa8>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	4652      	mov	r2, sl
 8008a8e:	4641      	mov	r1, r8
 8008a90:	4638      	mov	r0, r7
 8008a92:	47c8      	blx	r9
 8008a94:	3001      	adds	r0, #1
 8008a96:	d103      	bne.n	8008aa0 <_printf_common+0xac>
 8008a98:	f04f 30ff 	mov.w	r0, #4294967295
 8008a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008aa0:	3501      	adds	r5, #1
 8008aa2:	e7c6      	b.n	8008a32 <_printf_common+0x3e>
 8008aa4:	18e1      	adds	r1, r4, r3
 8008aa6:	1c5a      	adds	r2, r3, #1
 8008aa8:	2030      	movs	r0, #48	@ 0x30
 8008aaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008aae:	4422      	add	r2, r4
 8008ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ab4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ab8:	3302      	adds	r3, #2
 8008aba:	e7c7      	b.n	8008a4c <_printf_common+0x58>
 8008abc:	2301      	movs	r3, #1
 8008abe:	4622      	mov	r2, r4
 8008ac0:	4641      	mov	r1, r8
 8008ac2:	4638      	mov	r0, r7
 8008ac4:	47c8      	blx	r9
 8008ac6:	3001      	adds	r0, #1
 8008ac8:	d0e6      	beq.n	8008a98 <_printf_common+0xa4>
 8008aca:	3601      	adds	r6, #1
 8008acc:	e7d9      	b.n	8008a82 <_printf_common+0x8e>
	...

08008ad0 <_printf_i>:
 8008ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ad4:	7e0f      	ldrb	r7, [r1, #24]
 8008ad6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ad8:	2f78      	cmp	r7, #120	@ 0x78
 8008ada:	4691      	mov	r9, r2
 8008adc:	4680      	mov	r8, r0
 8008ade:	460c      	mov	r4, r1
 8008ae0:	469a      	mov	sl, r3
 8008ae2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ae6:	d807      	bhi.n	8008af8 <_printf_i+0x28>
 8008ae8:	2f62      	cmp	r7, #98	@ 0x62
 8008aea:	d80a      	bhi.n	8008b02 <_printf_i+0x32>
 8008aec:	2f00      	cmp	r7, #0
 8008aee:	f000 80d1 	beq.w	8008c94 <_printf_i+0x1c4>
 8008af2:	2f58      	cmp	r7, #88	@ 0x58
 8008af4:	f000 80b8 	beq.w	8008c68 <_printf_i+0x198>
 8008af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008afc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b00:	e03a      	b.n	8008b78 <_printf_i+0xa8>
 8008b02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b06:	2b15      	cmp	r3, #21
 8008b08:	d8f6      	bhi.n	8008af8 <_printf_i+0x28>
 8008b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8008b10 <_printf_i+0x40>)
 8008b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b10:	08008b69 	.word	0x08008b69
 8008b14:	08008b7d 	.word	0x08008b7d
 8008b18:	08008af9 	.word	0x08008af9
 8008b1c:	08008af9 	.word	0x08008af9
 8008b20:	08008af9 	.word	0x08008af9
 8008b24:	08008af9 	.word	0x08008af9
 8008b28:	08008b7d 	.word	0x08008b7d
 8008b2c:	08008af9 	.word	0x08008af9
 8008b30:	08008af9 	.word	0x08008af9
 8008b34:	08008af9 	.word	0x08008af9
 8008b38:	08008af9 	.word	0x08008af9
 8008b3c:	08008c7b 	.word	0x08008c7b
 8008b40:	08008ba7 	.word	0x08008ba7
 8008b44:	08008c35 	.word	0x08008c35
 8008b48:	08008af9 	.word	0x08008af9
 8008b4c:	08008af9 	.word	0x08008af9
 8008b50:	08008c9d 	.word	0x08008c9d
 8008b54:	08008af9 	.word	0x08008af9
 8008b58:	08008ba7 	.word	0x08008ba7
 8008b5c:	08008af9 	.word	0x08008af9
 8008b60:	08008af9 	.word	0x08008af9
 8008b64:	08008c3d 	.word	0x08008c3d
 8008b68:	6833      	ldr	r3, [r6, #0]
 8008b6a:	1d1a      	adds	r2, r3, #4
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	6032      	str	r2, [r6, #0]
 8008b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b78:	2301      	movs	r3, #1
 8008b7a:	e09c      	b.n	8008cb6 <_printf_i+0x1e6>
 8008b7c:	6833      	ldr	r3, [r6, #0]
 8008b7e:	6820      	ldr	r0, [r4, #0]
 8008b80:	1d19      	adds	r1, r3, #4
 8008b82:	6031      	str	r1, [r6, #0]
 8008b84:	0606      	lsls	r6, r0, #24
 8008b86:	d501      	bpl.n	8008b8c <_printf_i+0xbc>
 8008b88:	681d      	ldr	r5, [r3, #0]
 8008b8a:	e003      	b.n	8008b94 <_printf_i+0xc4>
 8008b8c:	0645      	lsls	r5, r0, #25
 8008b8e:	d5fb      	bpl.n	8008b88 <_printf_i+0xb8>
 8008b90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b94:	2d00      	cmp	r5, #0
 8008b96:	da03      	bge.n	8008ba0 <_printf_i+0xd0>
 8008b98:	232d      	movs	r3, #45	@ 0x2d
 8008b9a:	426d      	negs	r5, r5
 8008b9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ba0:	4858      	ldr	r0, [pc, #352]	@ (8008d04 <_printf_i+0x234>)
 8008ba2:	230a      	movs	r3, #10
 8008ba4:	e011      	b.n	8008bca <_printf_i+0xfa>
 8008ba6:	6821      	ldr	r1, [r4, #0]
 8008ba8:	6833      	ldr	r3, [r6, #0]
 8008baa:	0608      	lsls	r0, r1, #24
 8008bac:	f853 5b04 	ldr.w	r5, [r3], #4
 8008bb0:	d402      	bmi.n	8008bb8 <_printf_i+0xe8>
 8008bb2:	0649      	lsls	r1, r1, #25
 8008bb4:	bf48      	it	mi
 8008bb6:	b2ad      	uxthmi	r5, r5
 8008bb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008bba:	4852      	ldr	r0, [pc, #328]	@ (8008d04 <_printf_i+0x234>)
 8008bbc:	6033      	str	r3, [r6, #0]
 8008bbe:	bf14      	ite	ne
 8008bc0:	230a      	movne	r3, #10
 8008bc2:	2308      	moveq	r3, #8
 8008bc4:	2100      	movs	r1, #0
 8008bc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bca:	6866      	ldr	r6, [r4, #4]
 8008bcc:	60a6      	str	r6, [r4, #8]
 8008bce:	2e00      	cmp	r6, #0
 8008bd0:	db05      	blt.n	8008bde <_printf_i+0x10e>
 8008bd2:	6821      	ldr	r1, [r4, #0]
 8008bd4:	432e      	orrs	r6, r5
 8008bd6:	f021 0104 	bic.w	r1, r1, #4
 8008bda:	6021      	str	r1, [r4, #0]
 8008bdc:	d04b      	beq.n	8008c76 <_printf_i+0x1a6>
 8008bde:	4616      	mov	r6, r2
 8008be0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008be4:	fb03 5711 	mls	r7, r3, r1, r5
 8008be8:	5dc7      	ldrb	r7, [r0, r7]
 8008bea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bee:	462f      	mov	r7, r5
 8008bf0:	42bb      	cmp	r3, r7
 8008bf2:	460d      	mov	r5, r1
 8008bf4:	d9f4      	bls.n	8008be0 <_printf_i+0x110>
 8008bf6:	2b08      	cmp	r3, #8
 8008bf8:	d10b      	bne.n	8008c12 <_printf_i+0x142>
 8008bfa:	6823      	ldr	r3, [r4, #0]
 8008bfc:	07df      	lsls	r7, r3, #31
 8008bfe:	d508      	bpl.n	8008c12 <_printf_i+0x142>
 8008c00:	6923      	ldr	r3, [r4, #16]
 8008c02:	6861      	ldr	r1, [r4, #4]
 8008c04:	4299      	cmp	r1, r3
 8008c06:	bfde      	ittt	le
 8008c08:	2330      	movle	r3, #48	@ 0x30
 8008c0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c12:	1b92      	subs	r2, r2, r6
 8008c14:	6122      	str	r2, [r4, #16]
 8008c16:	f8cd a000 	str.w	sl, [sp]
 8008c1a:	464b      	mov	r3, r9
 8008c1c:	aa03      	add	r2, sp, #12
 8008c1e:	4621      	mov	r1, r4
 8008c20:	4640      	mov	r0, r8
 8008c22:	f7ff fee7 	bl	80089f4 <_printf_common>
 8008c26:	3001      	adds	r0, #1
 8008c28:	d14a      	bne.n	8008cc0 <_printf_i+0x1f0>
 8008c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2e:	b004      	add	sp, #16
 8008c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c34:	6823      	ldr	r3, [r4, #0]
 8008c36:	f043 0320 	orr.w	r3, r3, #32
 8008c3a:	6023      	str	r3, [r4, #0]
 8008c3c:	4832      	ldr	r0, [pc, #200]	@ (8008d08 <_printf_i+0x238>)
 8008c3e:	2778      	movs	r7, #120	@ 0x78
 8008c40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c44:	6823      	ldr	r3, [r4, #0]
 8008c46:	6831      	ldr	r1, [r6, #0]
 8008c48:	061f      	lsls	r7, r3, #24
 8008c4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c4e:	d402      	bmi.n	8008c56 <_printf_i+0x186>
 8008c50:	065f      	lsls	r7, r3, #25
 8008c52:	bf48      	it	mi
 8008c54:	b2ad      	uxthmi	r5, r5
 8008c56:	6031      	str	r1, [r6, #0]
 8008c58:	07d9      	lsls	r1, r3, #31
 8008c5a:	bf44      	itt	mi
 8008c5c:	f043 0320 	orrmi.w	r3, r3, #32
 8008c60:	6023      	strmi	r3, [r4, #0]
 8008c62:	b11d      	cbz	r5, 8008c6c <_printf_i+0x19c>
 8008c64:	2310      	movs	r3, #16
 8008c66:	e7ad      	b.n	8008bc4 <_printf_i+0xf4>
 8008c68:	4826      	ldr	r0, [pc, #152]	@ (8008d04 <_printf_i+0x234>)
 8008c6a:	e7e9      	b.n	8008c40 <_printf_i+0x170>
 8008c6c:	6823      	ldr	r3, [r4, #0]
 8008c6e:	f023 0320 	bic.w	r3, r3, #32
 8008c72:	6023      	str	r3, [r4, #0]
 8008c74:	e7f6      	b.n	8008c64 <_printf_i+0x194>
 8008c76:	4616      	mov	r6, r2
 8008c78:	e7bd      	b.n	8008bf6 <_printf_i+0x126>
 8008c7a:	6833      	ldr	r3, [r6, #0]
 8008c7c:	6825      	ldr	r5, [r4, #0]
 8008c7e:	6961      	ldr	r1, [r4, #20]
 8008c80:	1d18      	adds	r0, r3, #4
 8008c82:	6030      	str	r0, [r6, #0]
 8008c84:	062e      	lsls	r6, r5, #24
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	d501      	bpl.n	8008c8e <_printf_i+0x1be>
 8008c8a:	6019      	str	r1, [r3, #0]
 8008c8c:	e002      	b.n	8008c94 <_printf_i+0x1c4>
 8008c8e:	0668      	lsls	r0, r5, #25
 8008c90:	d5fb      	bpl.n	8008c8a <_printf_i+0x1ba>
 8008c92:	8019      	strh	r1, [r3, #0]
 8008c94:	2300      	movs	r3, #0
 8008c96:	6123      	str	r3, [r4, #16]
 8008c98:	4616      	mov	r6, r2
 8008c9a:	e7bc      	b.n	8008c16 <_printf_i+0x146>
 8008c9c:	6833      	ldr	r3, [r6, #0]
 8008c9e:	1d1a      	adds	r2, r3, #4
 8008ca0:	6032      	str	r2, [r6, #0]
 8008ca2:	681e      	ldr	r6, [r3, #0]
 8008ca4:	6862      	ldr	r2, [r4, #4]
 8008ca6:	2100      	movs	r1, #0
 8008ca8:	4630      	mov	r0, r6
 8008caa:	f7f7 fa91 	bl	80001d0 <memchr>
 8008cae:	b108      	cbz	r0, 8008cb4 <_printf_i+0x1e4>
 8008cb0:	1b80      	subs	r0, r0, r6
 8008cb2:	6060      	str	r0, [r4, #4]
 8008cb4:	6863      	ldr	r3, [r4, #4]
 8008cb6:	6123      	str	r3, [r4, #16]
 8008cb8:	2300      	movs	r3, #0
 8008cba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008cbe:	e7aa      	b.n	8008c16 <_printf_i+0x146>
 8008cc0:	6923      	ldr	r3, [r4, #16]
 8008cc2:	4632      	mov	r2, r6
 8008cc4:	4649      	mov	r1, r9
 8008cc6:	4640      	mov	r0, r8
 8008cc8:	47d0      	blx	sl
 8008cca:	3001      	adds	r0, #1
 8008ccc:	d0ad      	beq.n	8008c2a <_printf_i+0x15a>
 8008cce:	6823      	ldr	r3, [r4, #0]
 8008cd0:	079b      	lsls	r3, r3, #30
 8008cd2:	d413      	bmi.n	8008cfc <_printf_i+0x22c>
 8008cd4:	68e0      	ldr	r0, [r4, #12]
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	4298      	cmp	r0, r3
 8008cda:	bfb8      	it	lt
 8008cdc:	4618      	movlt	r0, r3
 8008cde:	e7a6      	b.n	8008c2e <_printf_i+0x15e>
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	4632      	mov	r2, r6
 8008ce4:	4649      	mov	r1, r9
 8008ce6:	4640      	mov	r0, r8
 8008ce8:	47d0      	blx	sl
 8008cea:	3001      	adds	r0, #1
 8008cec:	d09d      	beq.n	8008c2a <_printf_i+0x15a>
 8008cee:	3501      	adds	r5, #1
 8008cf0:	68e3      	ldr	r3, [r4, #12]
 8008cf2:	9903      	ldr	r1, [sp, #12]
 8008cf4:	1a5b      	subs	r3, r3, r1
 8008cf6:	42ab      	cmp	r3, r5
 8008cf8:	dcf2      	bgt.n	8008ce0 <_printf_i+0x210>
 8008cfa:	e7eb      	b.n	8008cd4 <_printf_i+0x204>
 8008cfc:	2500      	movs	r5, #0
 8008cfe:	f104 0619 	add.w	r6, r4, #25
 8008d02:	e7f5      	b.n	8008cf0 <_printf_i+0x220>
 8008d04:	08009322 	.word	0x08009322
 8008d08:	08009333 	.word	0x08009333

08008d0c <__sflush_r>:
 8008d0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d14:	0716      	lsls	r6, r2, #28
 8008d16:	4605      	mov	r5, r0
 8008d18:	460c      	mov	r4, r1
 8008d1a:	d454      	bmi.n	8008dc6 <__sflush_r+0xba>
 8008d1c:	684b      	ldr	r3, [r1, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	dc02      	bgt.n	8008d28 <__sflush_r+0x1c>
 8008d22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	dd48      	ble.n	8008dba <__sflush_r+0xae>
 8008d28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d2a:	2e00      	cmp	r6, #0
 8008d2c:	d045      	beq.n	8008dba <__sflush_r+0xae>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d34:	682f      	ldr	r7, [r5, #0]
 8008d36:	6a21      	ldr	r1, [r4, #32]
 8008d38:	602b      	str	r3, [r5, #0]
 8008d3a:	d030      	beq.n	8008d9e <__sflush_r+0x92>
 8008d3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008d3e:	89a3      	ldrh	r3, [r4, #12]
 8008d40:	0759      	lsls	r1, r3, #29
 8008d42:	d505      	bpl.n	8008d50 <__sflush_r+0x44>
 8008d44:	6863      	ldr	r3, [r4, #4]
 8008d46:	1ad2      	subs	r2, r2, r3
 8008d48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008d4a:	b10b      	cbz	r3, 8008d50 <__sflush_r+0x44>
 8008d4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008d4e:	1ad2      	subs	r2, r2, r3
 8008d50:	2300      	movs	r3, #0
 8008d52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d54:	6a21      	ldr	r1, [r4, #32]
 8008d56:	4628      	mov	r0, r5
 8008d58:	47b0      	blx	r6
 8008d5a:	1c43      	adds	r3, r0, #1
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	d106      	bne.n	8008d6e <__sflush_r+0x62>
 8008d60:	6829      	ldr	r1, [r5, #0]
 8008d62:	291d      	cmp	r1, #29
 8008d64:	d82b      	bhi.n	8008dbe <__sflush_r+0xb2>
 8008d66:	4a2a      	ldr	r2, [pc, #168]	@ (8008e10 <__sflush_r+0x104>)
 8008d68:	40ca      	lsrs	r2, r1
 8008d6a:	07d6      	lsls	r6, r2, #31
 8008d6c:	d527      	bpl.n	8008dbe <__sflush_r+0xb2>
 8008d6e:	2200      	movs	r2, #0
 8008d70:	6062      	str	r2, [r4, #4]
 8008d72:	04d9      	lsls	r1, r3, #19
 8008d74:	6922      	ldr	r2, [r4, #16]
 8008d76:	6022      	str	r2, [r4, #0]
 8008d78:	d504      	bpl.n	8008d84 <__sflush_r+0x78>
 8008d7a:	1c42      	adds	r2, r0, #1
 8008d7c:	d101      	bne.n	8008d82 <__sflush_r+0x76>
 8008d7e:	682b      	ldr	r3, [r5, #0]
 8008d80:	b903      	cbnz	r3, 8008d84 <__sflush_r+0x78>
 8008d82:	6560      	str	r0, [r4, #84]	@ 0x54
 8008d84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d86:	602f      	str	r7, [r5, #0]
 8008d88:	b1b9      	cbz	r1, 8008dba <__sflush_r+0xae>
 8008d8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d8e:	4299      	cmp	r1, r3
 8008d90:	d002      	beq.n	8008d98 <__sflush_r+0x8c>
 8008d92:	4628      	mov	r0, r5
 8008d94:	f7ff fbde 	bl	8008554 <_free_r>
 8008d98:	2300      	movs	r3, #0
 8008d9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d9c:	e00d      	b.n	8008dba <__sflush_r+0xae>
 8008d9e:	2301      	movs	r3, #1
 8008da0:	4628      	mov	r0, r5
 8008da2:	47b0      	blx	r6
 8008da4:	4602      	mov	r2, r0
 8008da6:	1c50      	adds	r0, r2, #1
 8008da8:	d1c9      	bne.n	8008d3e <__sflush_r+0x32>
 8008daa:	682b      	ldr	r3, [r5, #0]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d0c6      	beq.n	8008d3e <__sflush_r+0x32>
 8008db0:	2b1d      	cmp	r3, #29
 8008db2:	d001      	beq.n	8008db8 <__sflush_r+0xac>
 8008db4:	2b16      	cmp	r3, #22
 8008db6:	d11e      	bne.n	8008df6 <__sflush_r+0xea>
 8008db8:	602f      	str	r7, [r5, #0]
 8008dba:	2000      	movs	r0, #0
 8008dbc:	e022      	b.n	8008e04 <__sflush_r+0xf8>
 8008dbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dc2:	b21b      	sxth	r3, r3
 8008dc4:	e01b      	b.n	8008dfe <__sflush_r+0xf2>
 8008dc6:	690f      	ldr	r7, [r1, #16]
 8008dc8:	2f00      	cmp	r7, #0
 8008dca:	d0f6      	beq.n	8008dba <__sflush_r+0xae>
 8008dcc:	0793      	lsls	r3, r2, #30
 8008dce:	680e      	ldr	r6, [r1, #0]
 8008dd0:	bf08      	it	eq
 8008dd2:	694b      	ldreq	r3, [r1, #20]
 8008dd4:	600f      	str	r7, [r1, #0]
 8008dd6:	bf18      	it	ne
 8008dd8:	2300      	movne	r3, #0
 8008dda:	eba6 0807 	sub.w	r8, r6, r7
 8008dde:	608b      	str	r3, [r1, #8]
 8008de0:	f1b8 0f00 	cmp.w	r8, #0
 8008de4:	dde9      	ble.n	8008dba <__sflush_r+0xae>
 8008de6:	6a21      	ldr	r1, [r4, #32]
 8008de8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008dea:	4643      	mov	r3, r8
 8008dec:	463a      	mov	r2, r7
 8008dee:	4628      	mov	r0, r5
 8008df0:	47b0      	blx	r6
 8008df2:	2800      	cmp	r0, #0
 8008df4:	dc08      	bgt.n	8008e08 <__sflush_r+0xfc>
 8008df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dfe:	81a3      	strh	r3, [r4, #12]
 8008e00:	f04f 30ff 	mov.w	r0, #4294967295
 8008e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e08:	4407      	add	r7, r0
 8008e0a:	eba8 0800 	sub.w	r8, r8, r0
 8008e0e:	e7e7      	b.n	8008de0 <__sflush_r+0xd4>
 8008e10:	20400001 	.word	0x20400001

08008e14 <_fflush_r>:
 8008e14:	b538      	push	{r3, r4, r5, lr}
 8008e16:	690b      	ldr	r3, [r1, #16]
 8008e18:	4605      	mov	r5, r0
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	b913      	cbnz	r3, 8008e24 <_fflush_r+0x10>
 8008e1e:	2500      	movs	r5, #0
 8008e20:	4628      	mov	r0, r5
 8008e22:	bd38      	pop	{r3, r4, r5, pc}
 8008e24:	b118      	cbz	r0, 8008e2e <_fflush_r+0x1a>
 8008e26:	6a03      	ldr	r3, [r0, #32]
 8008e28:	b90b      	cbnz	r3, 8008e2e <_fflush_r+0x1a>
 8008e2a:	f7ff f909 	bl	8008040 <__sinit>
 8008e2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d0f3      	beq.n	8008e1e <_fflush_r+0xa>
 8008e36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e38:	07d0      	lsls	r0, r2, #31
 8008e3a:	d404      	bmi.n	8008e46 <_fflush_r+0x32>
 8008e3c:	0599      	lsls	r1, r3, #22
 8008e3e:	d402      	bmi.n	8008e46 <_fflush_r+0x32>
 8008e40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e42:	f7ff fb76 	bl	8008532 <__retarget_lock_acquire_recursive>
 8008e46:	4628      	mov	r0, r5
 8008e48:	4621      	mov	r1, r4
 8008e4a:	f7ff ff5f 	bl	8008d0c <__sflush_r>
 8008e4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008e50:	07da      	lsls	r2, r3, #31
 8008e52:	4605      	mov	r5, r0
 8008e54:	d4e4      	bmi.n	8008e20 <_fflush_r+0xc>
 8008e56:	89a3      	ldrh	r3, [r4, #12]
 8008e58:	059b      	lsls	r3, r3, #22
 8008e5a:	d4e1      	bmi.n	8008e20 <_fflush_r+0xc>
 8008e5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008e5e:	f7ff fb69 	bl	8008534 <__retarget_lock_release_recursive>
 8008e62:	e7dd      	b.n	8008e20 <_fflush_r+0xc>

08008e64 <__swhatbuf_r>:
 8008e64:	b570      	push	{r4, r5, r6, lr}
 8008e66:	460c      	mov	r4, r1
 8008e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e6c:	2900      	cmp	r1, #0
 8008e6e:	b096      	sub	sp, #88	@ 0x58
 8008e70:	4615      	mov	r5, r2
 8008e72:	461e      	mov	r6, r3
 8008e74:	da0d      	bge.n	8008e92 <__swhatbuf_r+0x2e>
 8008e76:	89a3      	ldrh	r3, [r4, #12]
 8008e78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e7c:	f04f 0100 	mov.w	r1, #0
 8008e80:	bf14      	ite	ne
 8008e82:	2340      	movne	r3, #64	@ 0x40
 8008e84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e88:	2000      	movs	r0, #0
 8008e8a:	6031      	str	r1, [r6, #0]
 8008e8c:	602b      	str	r3, [r5, #0]
 8008e8e:	b016      	add	sp, #88	@ 0x58
 8008e90:	bd70      	pop	{r4, r5, r6, pc}
 8008e92:	466a      	mov	r2, sp
 8008e94:	f000 f862 	bl	8008f5c <_fstat_r>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	dbec      	blt.n	8008e76 <__swhatbuf_r+0x12>
 8008e9c:	9901      	ldr	r1, [sp, #4]
 8008e9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ea2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ea6:	4259      	negs	r1, r3
 8008ea8:	4159      	adcs	r1, r3
 8008eaa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008eae:	e7eb      	b.n	8008e88 <__swhatbuf_r+0x24>

08008eb0 <__smakebuf_r>:
 8008eb0:	898b      	ldrh	r3, [r1, #12]
 8008eb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008eb4:	079d      	lsls	r5, r3, #30
 8008eb6:	4606      	mov	r6, r0
 8008eb8:	460c      	mov	r4, r1
 8008eba:	d507      	bpl.n	8008ecc <__smakebuf_r+0x1c>
 8008ebc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008ec0:	6023      	str	r3, [r4, #0]
 8008ec2:	6123      	str	r3, [r4, #16]
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	6163      	str	r3, [r4, #20]
 8008ec8:	b003      	add	sp, #12
 8008eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ecc:	ab01      	add	r3, sp, #4
 8008ece:	466a      	mov	r2, sp
 8008ed0:	f7ff ffc8 	bl	8008e64 <__swhatbuf_r>
 8008ed4:	9f00      	ldr	r7, [sp, #0]
 8008ed6:	4605      	mov	r5, r0
 8008ed8:	4639      	mov	r1, r7
 8008eda:	4630      	mov	r0, r6
 8008edc:	f7ff fba6 	bl	800862c <_malloc_r>
 8008ee0:	b948      	cbnz	r0, 8008ef6 <__smakebuf_r+0x46>
 8008ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ee6:	059a      	lsls	r2, r3, #22
 8008ee8:	d4ee      	bmi.n	8008ec8 <__smakebuf_r+0x18>
 8008eea:	f023 0303 	bic.w	r3, r3, #3
 8008eee:	f043 0302 	orr.w	r3, r3, #2
 8008ef2:	81a3      	strh	r3, [r4, #12]
 8008ef4:	e7e2      	b.n	8008ebc <__smakebuf_r+0xc>
 8008ef6:	89a3      	ldrh	r3, [r4, #12]
 8008ef8:	6020      	str	r0, [r4, #0]
 8008efa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008efe:	81a3      	strh	r3, [r4, #12]
 8008f00:	9b01      	ldr	r3, [sp, #4]
 8008f02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f06:	b15b      	cbz	r3, 8008f20 <__smakebuf_r+0x70>
 8008f08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f0c:	4630      	mov	r0, r6
 8008f0e:	f000 f837 	bl	8008f80 <_isatty_r>
 8008f12:	b128      	cbz	r0, 8008f20 <__smakebuf_r+0x70>
 8008f14:	89a3      	ldrh	r3, [r4, #12]
 8008f16:	f023 0303 	bic.w	r3, r3, #3
 8008f1a:	f043 0301 	orr.w	r3, r3, #1
 8008f1e:	81a3      	strh	r3, [r4, #12]
 8008f20:	89a3      	ldrh	r3, [r4, #12]
 8008f22:	431d      	orrs	r5, r3
 8008f24:	81a5      	strh	r5, [r4, #12]
 8008f26:	e7cf      	b.n	8008ec8 <__smakebuf_r+0x18>

08008f28 <memmove>:
 8008f28:	4288      	cmp	r0, r1
 8008f2a:	b510      	push	{r4, lr}
 8008f2c:	eb01 0402 	add.w	r4, r1, r2
 8008f30:	d902      	bls.n	8008f38 <memmove+0x10>
 8008f32:	4284      	cmp	r4, r0
 8008f34:	4623      	mov	r3, r4
 8008f36:	d807      	bhi.n	8008f48 <memmove+0x20>
 8008f38:	1e43      	subs	r3, r0, #1
 8008f3a:	42a1      	cmp	r1, r4
 8008f3c:	d008      	beq.n	8008f50 <memmove+0x28>
 8008f3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f46:	e7f8      	b.n	8008f3a <memmove+0x12>
 8008f48:	4402      	add	r2, r0
 8008f4a:	4601      	mov	r1, r0
 8008f4c:	428a      	cmp	r2, r1
 8008f4e:	d100      	bne.n	8008f52 <memmove+0x2a>
 8008f50:	bd10      	pop	{r4, pc}
 8008f52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f5a:	e7f7      	b.n	8008f4c <memmove+0x24>

08008f5c <_fstat_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	4d07      	ldr	r5, [pc, #28]	@ (8008f7c <_fstat_r+0x20>)
 8008f60:	2300      	movs	r3, #0
 8008f62:	4604      	mov	r4, r0
 8008f64:	4608      	mov	r0, r1
 8008f66:	4611      	mov	r1, r2
 8008f68:	602b      	str	r3, [r5, #0]
 8008f6a:	f7f8 fb0c 	bl	8001586 <_fstat>
 8008f6e:	1c43      	adds	r3, r0, #1
 8008f70:	d102      	bne.n	8008f78 <_fstat_r+0x1c>
 8008f72:	682b      	ldr	r3, [r5, #0]
 8008f74:	b103      	cbz	r3, 8008f78 <_fstat_r+0x1c>
 8008f76:	6023      	str	r3, [r4, #0]
 8008f78:	bd38      	pop	{r3, r4, r5, pc}
 8008f7a:	bf00      	nop
 8008f7c:	20005540 	.word	0x20005540

08008f80 <_isatty_r>:
 8008f80:	b538      	push	{r3, r4, r5, lr}
 8008f82:	4d06      	ldr	r5, [pc, #24]	@ (8008f9c <_isatty_r+0x1c>)
 8008f84:	2300      	movs	r3, #0
 8008f86:	4604      	mov	r4, r0
 8008f88:	4608      	mov	r0, r1
 8008f8a:	602b      	str	r3, [r5, #0]
 8008f8c:	f7f8 fb0b 	bl	80015a6 <_isatty>
 8008f90:	1c43      	adds	r3, r0, #1
 8008f92:	d102      	bne.n	8008f9a <_isatty_r+0x1a>
 8008f94:	682b      	ldr	r3, [r5, #0]
 8008f96:	b103      	cbz	r3, 8008f9a <_isatty_r+0x1a>
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	bd38      	pop	{r3, r4, r5, pc}
 8008f9c:	20005540 	.word	0x20005540

08008fa0 <_sbrk_r>:
 8008fa0:	b538      	push	{r3, r4, r5, lr}
 8008fa2:	4d06      	ldr	r5, [pc, #24]	@ (8008fbc <_sbrk_r+0x1c>)
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	4604      	mov	r4, r0
 8008fa8:	4608      	mov	r0, r1
 8008faa:	602b      	str	r3, [r5, #0]
 8008fac:	f7f8 fb14 	bl	80015d8 <_sbrk>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d102      	bne.n	8008fba <_sbrk_r+0x1a>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	b103      	cbz	r3, 8008fba <_sbrk_r+0x1a>
 8008fb8:	6023      	str	r3, [r4, #0]
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	20005540 	.word	0x20005540

08008fc0 <_realloc_r>:
 8008fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc4:	4607      	mov	r7, r0
 8008fc6:	4614      	mov	r4, r2
 8008fc8:	460d      	mov	r5, r1
 8008fca:	b921      	cbnz	r1, 8008fd6 <_realloc_r+0x16>
 8008fcc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd0:	4611      	mov	r1, r2
 8008fd2:	f7ff bb2b 	b.w	800862c <_malloc_r>
 8008fd6:	b92a      	cbnz	r2, 8008fe4 <_realloc_r+0x24>
 8008fd8:	f7ff fabc 	bl	8008554 <_free_r>
 8008fdc:	4625      	mov	r5, r4
 8008fde:	4628      	mov	r0, r5
 8008fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fe4:	f000 f81a 	bl	800901c <_malloc_usable_size_r>
 8008fe8:	4284      	cmp	r4, r0
 8008fea:	4606      	mov	r6, r0
 8008fec:	d802      	bhi.n	8008ff4 <_realloc_r+0x34>
 8008fee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ff2:	d8f4      	bhi.n	8008fde <_realloc_r+0x1e>
 8008ff4:	4621      	mov	r1, r4
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	f7ff fb18 	bl	800862c <_malloc_r>
 8008ffc:	4680      	mov	r8, r0
 8008ffe:	b908      	cbnz	r0, 8009004 <_realloc_r+0x44>
 8009000:	4645      	mov	r5, r8
 8009002:	e7ec      	b.n	8008fde <_realloc_r+0x1e>
 8009004:	42b4      	cmp	r4, r6
 8009006:	4622      	mov	r2, r4
 8009008:	4629      	mov	r1, r5
 800900a:	bf28      	it	cs
 800900c:	4632      	movcs	r2, r6
 800900e:	f7ff fa92 	bl	8008536 <memcpy>
 8009012:	4629      	mov	r1, r5
 8009014:	4638      	mov	r0, r7
 8009016:	f7ff fa9d 	bl	8008554 <_free_r>
 800901a:	e7f1      	b.n	8009000 <_realloc_r+0x40>

0800901c <_malloc_usable_size_r>:
 800901c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009020:	1f18      	subs	r0, r3, #4
 8009022:	2b00      	cmp	r3, #0
 8009024:	bfbc      	itt	lt
 8009026:	580b      	ldrlt	r3, [r1, r0]
 8009028:	18c0      	addlt	r0, r0, r3
 800902a:	4770      	bx	lr

0800902c <_init>:
 800902c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800902e:	bf00      	nop
 8009030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009032:	bc08      	pop	{r3}
 8009034:	469e      	mov	lr, r3
 8009036:	4770      	bx	lr

08009038 <_fini>:
 8009038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800903a:	bf00      	nop
 800903c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800903e:	bc08      	pop	{r3}
 8009040:	469e      	mov	lr, r3
 8009042:	4770      	bx	lr
