+++
title = "Static Cast"
author = ["Kiran"]
date = 2024-07-02T18:32:00-04:00
tags = ["sv"]
draft = false
css = "../../zcustom.css"
+++

[Source](https://github.com/24x7fpga/SystemVerilog_Verification/blob/main/sv_verification/type_enum/tb_type_enum.sv)  -- [SV Verification Directory]({{< relref "2024_06_27_16_53_00_sv_verification_directory.md" >}})


## Static Cast {#static-cast}

Casting refers to conversion of a variable to one data type to another data type. SystemVerilog provides two types of casting,

1.  [Static Cast]({{< relref "2024_07_02_18_32_19_static_cast.md" >}})ing
2.  [Dynamic Cast]({{< relref "2024_07_02_18_41_56_dynamic_cast.md" >}})ing


### Static Casting {#static-casting}

Static casting converts one data type to another compartible datatypes, as the name suggest, the conversion data type is fixed. The cast (') operator should be placed before the data along with the intended data type.


#### Example {#example}

```verilog
module static_conv;

  int  i = 75;
  real r = 13.75;


  initial begin

    int  m = i * (int '(r));
    real k = (real '(i)) * r;

    $display("multiplication result in int  = %0f", m);
    $display("multiplication result in real = %0f", k);

  end

endmodule
```

[Execute the code in EDA Playground](https://www.edaplayground.com/x/WTEv)
