Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jun  9 23:18:26 2023
| Host         : Milanesi-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             372 |          119 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           16 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              17 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  reloj_20khz/cont2                                          |                                     | e_k_signo[16]                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              |                                     | reloj_100k/cont1[0]_i_1__1_n_0    |                1 |              4 |         4.00 |
|  TxD_start_BUFG                                             | outDataEncoder                      | outDataEncoder0                   |                2 |              5 |         2.50 |
|  TxD_start_BUFG                                             | FSM_sequential_contError[4]_i_1_n_0 |                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG                                              | indicador_grados/cont[16]_i_2_n_0   |                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | u1/ready_rising                     |                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                              |                                     | gen_baud/cont1[0]_i_1__2_n_0      |                2 |              7 |         3.50 |
|  reloj_100k/CLK                                             |                                     |                                   |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                                              |                                     | reloj_20khz/clear                 |                3 |              9 |         3.00 |
|  ROM_de_grados/unidades_inferred__0/unidades_reg[3]_i_2_n_0 |                                     |                                   |               11 |             12 |         1.09 |
|  clk_IBUF_BUFG                                              | indicador_grados/cont[16]_i_2_n_0   | indicador_grados/cont[16]_i_1_n_0 |                3 |             12 |         4.00 |
|  gen_baud/BaudTick                                          |                                     | clk_TxDstart/cont2_reg[0]_0       |                5 |             14 |         2.80 |
|  controlTx/TxD_ready                                        |                                     |                                   |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG                                              |                                     | clk_TxDstart/cont1[0]_i_1_n_0     |                4 |             16 |         4.00 |
|  TxD_start_BUFG                                             |                                     |                                   |               32 |            109 |         3.41 |
|  clk_IBUF_BUFG                                              |                                     |                                   |               68 |            227 |         3.34 |
+-------------------------------------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+--------------+


