INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:43:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[3].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer11/dataReg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.474ns (17.831%)  route 2.184ns (82.169%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=581, unset)          0.508     0.508    fork0/generateBlocks[3].regblock/clk
    SLICE_X7Y112         FDSE                                         r  fork0/generateBlocks[3].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  fork0/generateBlocks[3].regblock/transmitValue_reg/Q
                         net (fo=3, routed)           0.242     0.966    fork0/generateBlocks[3].regblock/transmitValue_0
    SLICE_X6Y112         LUT2 (Prop_lut2_I0_O)        0.043     1.009 f  fork0/generateBlocks[3].regblock/fullReg_i_5__2/O
                         net (fo=2, routed)           0.680     1.688    fork0/generateBlocks[3].regblock/fullReg_i_5__2_n_0
    SLICE_X8Y118         LUT6 (Prop_lut6_I0_O)        0.043     1.731 f  fork0/generateBlocks[3].regblock/fullReg_i_3__5/O
                         net (fo=2, routed)           0.168     1.899    init2/control/fullReg_reg_18
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.043     1.942 r  init2/control/mat_loadEn_INST_0_i_4/O
                         net (fo=4, routed)           0.227     2.170    init2/control/transmitValue_reg
    SLICE_X9Y121         LUT6 (Prop_lut6_I3_O)        0.043     2.213 r  init2/control/fullReg_i_6__0/O
                         net (fo=4, routed)           0.221     2.434    fork12/control/generateBlocks[0].regblock/transmitValue_reg_8
    SLICE_X11Y121        LUT5 (Prop_lut5_I2_O)        0.043     2.477 r  fork12/control/generateBlocks[0].regblock/fullReg_i_3__4/O
                         net (fo=4, routed)           0.385     2.862    buffer11/control/dataReg_reg[0]
    SLICE_X13Y118        LUT5 (Prop_lut5_I2_O)        0.043     2.905 r  buffer11/control/dataReg[6]_i_1/O
                         net (fo=7, routed)           0.261     3.166    buffer11/regEnable
    SLICE_X12Y120        FDRE                                         r  buffer11/dataReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=581, unset)          0.483     3.683    buffer11/clk
    SLICE_X12Y120        FDRE                                         r  buffer11/dataReg_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X12Y120        FDRE (Setup_fdre_C_CE)      -0.169     3.478    buffer11/dataReg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  0.312    




