// Seed: 2518663540
`default_nettype wire
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3
    , id_7,
    input logic id_4,
    output id_5,
    input logic id_6
);
  assign id_5 = id_4 ? 1 : 1;
  always #1 begin
    id_5 = id_1;
  end
  assign {id_6, 1} = id_1;
  logic id_8;
  logic id_9 = (id_7 ? 1 : id_2);
  logic id_10;
endmodule
