# Reading D:/intelFPGALite/modelsim_ase/tcl/vsim/pref.tcl
# do alub_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGALite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_5 {D:/intelFPGALite/quartus/work_ece550/Lab_5/alub.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:17 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_5" D:/intelFPGALite/quartus/work_ece550/Lab_5/alub.v 
# -- Compiling module alub
# 
# Top level modules:
# 	alub
# End time: 10:33:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGALite/quartus/work_ece550/Lab_5 {D:/intelFPGALite/quartus/work_ece550/Lab_5/alub_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:18 on Sep 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGALite/quartus/work_ece550/Lab_5" D:/intelFPGALite/quartus/work_ece550/Lab_5/alub_tb.v 
# -- Compiling module alub_tb
# 
# Top level modules:
# 	alub_tb
# End time: 10:33:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  alub_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" alub_tb 
# Start time: 10:33:18 on Sep 30,2022
# Loading work.alub_tb
# Loading work.alub
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# **Error in OR (test 2); expected: ffffffff, actual: ffffff0f
# The simulation failed with           1 errors
# ** Note: $stop    : D:/intelFPGALite/quartus/work_ece550/Lab_5/alub_tb.v(45)
#    Time: 320 ns  Iteration: 1  Instance: /alub_tb
# Break in Module alub_tb at D:/intelFPGALite/quartus/work_ece550/Lab_5/alub_tb.v line 45
# End time: 12:34:59 on Sep 30,2022, Elapsed time: 2:01:41
# Errors: 0, Warnings: 0
