{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 16:20:41 2005 " "Info: Processing started: Thu Apr 07 16:20:41 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkoa " "Info: Assuming node txclkoa is an undefined clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoa" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scl " "Info: Assuming node scl is an undefined clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "prxdb\[7\] " "Info: Assuming node prxdb\[7\] is an undefined clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[7\]" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "hd_frame:mod5\|hd_framegenerator:hdframe\|fvh_out\[0\] " "Info: Detected ripple clock hd_frame:mod5\|hd_framegenerator:hdframe\|fvh_out\[0\] as buffer" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_frame:mod5\|hd_framegenerator:hdframe\|fvh_out\[0\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 " "Info: Detected ripple clock hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 as buffer" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:mod1\|read " "Info: Detected ripple clock spi:mod1\|read as buffer" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|read" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclka2 " "Info: Detected ripple clock txclka2 as buffer" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 726 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclka2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:mod1\|write " "Info: Detected ripple clock spi:mod1\|write as buffer" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:mod1\|write" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkoa register video_sm:mod7\|v_state~131 register hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\] 48.11 MHz 20.786 ns Internal " "Info: Clock txclkoa has Internal fmax of 48.11 MHz between source register video_sm:mod7\|v_state~131 and destination register hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\] (period= 20.786 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.866 ns + Longest register register " "Info: + Longest register to register delay is 5.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_sm:mod7\|v_state~131 1 REG LC_X38_Y13_N2 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y13_N2; Fanout = 27; REG Node = 'video_sm:mod7\|v_state~131'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { video_sm:mod7|v_state~131 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.225 ns) 0.671 ns video_sm:mod7\|vstate~0 2 COMB LC_X38_Y13_N8 60 " "Info: 2: + IC(0.446 ns) + CELL(0.225 ns) = 0.671 ns; Loc. = LC_X38_Y13_N8; Fanout = 60; COMB Node = 'video_sm:mod7\|vstate~0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.671 ns" { video_sm:mod7|v_state~131 video_sm:mod7|vstate~0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 64 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.088 ns) 1.392 ns video_sm:mod7\|color_lut:color\|y\[7\]~9160 3 COMB LC_X37_Y13_N7 1 " "Info: 3: + IC(0.633 ns) + CELL(0.088 ns) = 1.392 ns; Loc. = LC_X37_Y13_N7; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9160'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.721 ns" { video_sm:mod7|vstate~0 video_sm:mod7|color_lut:color|y[7]~9160 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.225 ns) 1.965 ns video_sm:mod7\|color_lut:color\|y\[7\]~9162 4 COMB LC_X37_Y13_N8 2 " "Info: 4: + IC(0.348 ns) + CELL(0.225 ns) = 1.965 ns; Loc. = LC_X37_Y13_N8; Fanout = 2; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9162'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.573 ns" { video_sm:mod7|color_lut:color|y[7]~9160 video_sm:mod7|color_lut:color|y[7]~9162 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.225 ns) 2.546 ns video_sm:mod7\|color_lut:color\|y\[7\]~9171 5 COMB LC_X37_Y13_N5 2 " "Info: 5: + IC(0.356 ns) + CELL(0.225 ns) = 2.546 ns; Loc. = LC_X37_Y13_N5; Fanout = 2; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9171'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.581 ns" { video_sm:mod7|color_lut:color|y[7]~9162 video_sm:mod7|color_lut:color|y[7]~9171 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.088 ns) 2.974 ns video_sm:mod7\|color_lut:color\|y\[7\]~9179 6 COMB LC_X37_Y13_N0 1 " "Info: 6: + IC(0.340 ns) + CELL(0.088 ns) = 2.974 ns; Loc. = LC_X37_Y13_N0; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9179'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.428 ns" { video_sm:mod7|color_lut:color|y[7]~9171 video_sm:mod7|color_lut:color|y[7]~9179 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.088 ns) 3.397 ns video_sm:mod7\|color_lut:color\|y\[7\]~9180 7 COMB LC_X37_Y13_N6 1 " "Info: 7: + IC(0.335 ns) + CELL(0.088 ns) = 3.397 ns; Loc. = LC_X37_Y13_N6; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9180'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.423 ns" { video_sm:mod7|color_lut:color|y[7]~9179 video_sm:mod7|color_lut:color|y[7]~9180 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.088 ns) 4.036 ns video_sm:mod7\|color_lut:color\|y\[7\]~514 8 COMB LC_X36_Y13_N0 2 " "Info: 8: + IC(0.551 ns) + CELL(0.088 ns) = 4.036 ns; Loc. = LC_X36_Y13_N0; Fanout = 2; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~514'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.639 ns" { video_sm:mod7|color_lut:color|y[7]~9180 video_sm:mod7|color_lut:color|y[7]~514 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 4.682 ns video_sm:mod7\|color_lut:color\|y\[7\]~9422 9 COMB LC_X36_Y13_N2 1 " "Info: 9: + IC(0.306 ns) + CELL(0.340 ns) = 4.682 ns; Loc. = LC_X36_Y13_N2; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9422'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.646 ns" { video_sm:mod7|color_lut:color|y[7]~514 video_sm:mod7|color_lut:color|y[7]~9422 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 4.910 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8844 10 COMB LC_X36_Y13_N3 1 " "Info: 10: + IC(0.140 ns) + CELL(0.088 ns) = 4.910 ns; Loc. = LC_X36_Y13_N3; Fanout = 1; COMB Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8844'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.228 ns" { video_sm:mod7|color_lut:color|y[7]~9422 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 5.138 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8845 11 COMB LC_X36_Y13_N4 1 " "Info: 11: + IC(0.140 ns) + CELL(0.088 ns) = 5.138 ns; Loc. = LC_X36_Y13_N4; Fanout = 1; COMB Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8845'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.228 ns" { hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.088 ns) 5.488 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8846 12 COMB LC_X36_Y13_N5 1 " "Info: 12: + IC(0.262 ns) + CELL(0.088 ns) = 5.488 ns; Loc. = LC_X36_Y13_N5; Fanout = 1; COMB Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8846'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.350 ns" { hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 5.866 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\] 13 REG LC_X36_Y13_N6 2 " "Info: 13: + IC(0.140 ns) + CELL(0.238 ns) = 5.866 ns; Loc. = LC_X36_Y13_N6; Fanout = 2; REG Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.378 ns" { hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns 31.86 % " "Info: Total cell delay = 1.869 ns ( 31.86 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.997 ns 68.14 % " "Info: Total interconnect delay = 3.997 ns ( 68.14 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.866 ns" { video_sm:mod7|v_state~131 video_sm:mod7|vstate~0 video_sm:mod7|color_lut:color|y[7]~9160 video_sm:mod7|color_lut:color|y[7]~9162 video_sm:mod7|color_lut:color|y[7]~9171 video_sm:mod7|color_lut:color|y[7]~9179 video_sm:mod7|color_lut:color|y[7]~9180 video_sm:mod7|color_lut:color|y[7]~514 video_sm:mod7|color_lut:color|y[7]~9422 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.325 ns - Smallest " "Info: - Smallest clock skew is -4.325 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 5.634 ns + Shortest register " "Info: + Shortest clock path from clock txclkoa to destination register is 5.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 390 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 390; REG Node = 'txclka2'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 726 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.547 ns) 5.634 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\] 3 REG LC_X36_Y13_N6 2 " "Info: 3: + IC(2.493 ns) + CELL(0.547 ns) = 5.634 ns; Loc. = LC_X36_Y13_N6; Fanout = 2; REG Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.040 ns" { txclka2 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 42.55 % " "Info: Total cell delay = 2.397 ns ( 42.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns 57.45 % " "Info: Total interconnect delay = 3.237 ns ( 57.45 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.634 ns" { txclkoa txclka2 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa source 9.959 ns - Longest register " "Info: - Longest clock path from clock txclkoa to source register is 9.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 390 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 390; REG Node = 'txclka2'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 726 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.567 ns) + CELL(0.720 ns) 5.881 ns hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 3 REG LC_X46_Y16_N9 17 " "Info: 3: + IC(2.567 ns) + CELL(0.720 ns) = 5.881 ns; Loc. = LC_X46_Y16_N9; Fanout = 17; REG Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.287 ns" { txclka2 hd_frame:mod5|hd_framegenerator:hdframe|line_clk~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.531 ns) + CELL(0.547 ns) 9.959 ns video_sm:mod7\|v_state~131 4 REG LC_X38_Y13_N2 27 " "Info: 4: + IC(3.531 ns) + CELL(0.547 ns) = 9.959 ns; Loc. = LC_X38_Y13_N2; Fanout = 27; REG Node = 'video_sm:mod7\|v_state~131'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.078 ns" { hd_frame:mod5|hd_framegenerator:hdframe|line_clk~reg0 video_sm:mod7|v_state~131 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns 31.30 % " "Info: Total cell delay = 3.117 ns ( 31.30 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.842 ns 68.70 % " "Info: Total interconnect delay = 6.842 ns ( 68.70 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.959 ns" { txclkoa txclka2 hd_frame:mod5|hd_framegenerator:hdframe|line_clk~reg0 video_sm:mod7|v_state~131 } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.634 ns" { txclkoa txclka2 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.959 ns" { txclkoa txclka2 hd_frame:mod5|hd_framegenerator:hdframe|line_clk~reg0 video_sm:mod7|v_state~131 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } {  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.866 ns" { video_sm:mod7|v_state~131 video_sm:mod7|vstate~0 video_sm:mod7|color_lut:color|y[7]~9160 video_sm:mod7|color_lut:color|y[7]~9162 video_sm:mod7|color_lut:color|y[7]~9171 video_sm:mod7|color_lut:color|y[7]~9179 video_sm:mod7|color_lut:color|y[7]~9180 video_sm:mod7|color_lut:color|y[7]~514 video_sm:mod7|color_lut:color|y[7]~9422 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.634 ns" { txclkoa txclka2 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.959 ns" { txclkoa txclka2 hd_frame:mod5|hd_framegenerator:hdframe|line_clk~reg0 video_sm:mod7|v_state~131 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scl register channelregs:mod2\|statusreg\[1\] register spi:mod1\|sdi~reg0 78.32 MHz 12.768 ns Internal " "Info: Clock scl has Internal fmax of 78.32 MHz between source register channelregs:mod2\|statusreg\[1\] and destination register spi:mod1\|sdi~reg0 (period= 12.768 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.788 ns + Longest register register " "Info: + Longest register to register delay is 1.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:mod2\|statusreg\[1\] 1 REG LC_X12_Y26_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y26_N3; Fanout = 1; REG Node = 'channelregs:mod2\|statusreg\[1\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:mod2|statusreg[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns channelregs:mod2\|data_out\[1\]~287 2 COMB LC_X12_Y26_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X12_Y26_N3; Fanout = 1; COMB Node = 'channelregs:mod2\|data_out\[1\]~287'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.291 ns" { channelregs:mod2|statusreg[1] channelregs:mod2|data_out[1]~287 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 0.519 ns channelregs:mod2\|data_out\[1\]~294 3 COMB LC_X12_Y26_N4 1 " "Info: 3: + IC(0.140 ns) + CELL(0.088 ns) = 0.519 ns; Loc. = LC_X12_Y26_N4; Fanout = 1; COMB Node = 'channelregs:mod2\|data_out\[1\]~294'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.228 ns" { channelregs:mod2|data_out[1]~287 channelregs:mod2|data_out[1]~294 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.088 ns) 1.182 ns spi:mod1\|Mux~631 4 COMB LC_X11_Y26_N7 1 " "Info: 4: + IC(0.575 ns) + CELL(0.088 ns) = 1.182 ns; Loc. = LC_X11_Y26_N7; Fanout = 1; COMB Node = 'spi:mod1\|Mux~631'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.663 ns" { channelregs:mod2|data_out[1]~294 spi:mod1|Mux~631 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.088 ns) 1.410 ns spi:mod1\|Mux~632 5 COMB LC_X11_Y26_N8 1 " "Info: 5: + IC(0.140 ns) + CELL(0.088 ns) = 1.410 ns; Loc. = LC_X11_Y26_N8; Fanout = 1; COMB Node = 'spi:mod1\|Mux~632'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.228 ns" { spi:mod1|Mux~631 spi:mod1|Mux~632 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.238 ns) 1.788 ns spi:mod1\|sdi~reg0 6 REG LC_X11_Y26_N9 1 " "Info: 6: + IC(0.140 ns) + CELL(0.238 ns) = 1.788 ns; Loc. = LC_X11_Y26_N9; Fanout = 1; REG Node = 'spi:mod1\|sdi~reg0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.378 ns" { spi:mod1|Mux~632 spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.793 ns 44.35 % " "Info: Total cell delay = 0.793 ns ( 44.35 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns 55.65 % " "Info: Total interconnect delay = 0.995 ns ( 55.65 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.788 ns" { channelregs:mod2|statusreg[1] channelregs:mod2|data_out[1]~287 channelregs:mod2|data_out[1]~294 spi:mod1|Mux~631 spi:mod1|Mux~632 spi:mod1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.394 ns - Smallest " "Info: - Smallest clock skew is -4.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 9.068 ns + Shortest register " "Info: + Shortest clock path from clock scl to destination register is 9.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.391 ns) + CELL(0.547 ns) 9.068 ns spi:mod1\|sdi~reg0 2 REG LC_X11_Y26_N9 1 " "Info: 2: + IC(7.391 ns) + CELL(0.547 ns) = 9.068 ns; Loc. = LC_X11_Y26_N9; Fanout = 1; REG Node = 'spi:mod1\|sdi~reg0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.938 ns" { scl spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 18.49 % " "Info: Total cell delay = 1.677 ns ( 18.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.391 ns 81.51 % " "Info: Total interconnect delay = 7.391 ns ( 81.51 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.068 ns" { scl spi:mod1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 13.462 ns - Longest register " "Info: - Longest clock path from clock scl to source register is 13.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.391 ns) + CELL(0.720 ns) 9.241 ns spi:mod1\|read 2 REG LC_X8_Y26_N5 3 " "Info: 2: + IC(7.391 ns) + CELL(0.720 ns) = 9.241 ns; Loc. = LC_X8_Y26_N5; Fanout = 3; REG Node = 'spi:mod1\|read'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.111 ns" { scl spi:mod1|read } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.547 ns) 13.462 ns channelregs:mod2\|statusreg\[1\] 3 REG LC_X12_Y26_N3 1 " "Info: 3: + IC(3.674 ns) + CELL(0.547 ns) = 13.462 ns; Loc. = LC_X12_Y26_N3; Fanout = 1; REG Node = 'channelregs:mod2\|statusreg\[1\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.221 ns" { spi:mod1|read channelregs:mod2|statusreg[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 17.81 % " "Info: Total cell delay = 2.397 ns ( 17.81 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.065 ns 82.19 % " "Info: Total interconnect delay = 11.065 ns ( 82.19 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "13.462 ns" { scl spi:mod1|read channelregs:mod2|statusreg[1] } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.068 ns" { scl spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "13.462 ns" { scl spi:mod1|read channelregs:mod2|statusreg[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 114 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.788 ns" { channelregs:mod2|statusreg[1] channelregs:mod2|data_out[1]~287 channelregs:mod2|data_out[1]~294 spi:mod1|Mux~631 spi:mod1|Mux~632 spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.068 ns" { scl spi:mod1|sdi~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "13.462 ns" { scl spi:mod1|read channelregs:mod2|statusreg[1] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "prxdb\[7\] register serial_interface:mod0\|lpm_counter:bitptr_rtl_1\|alt_counter_stratix:wysi_counter\|safe_q\[5\] register serial_interface:mod0\|pattern\[2\] 105.02 MHz 9.522 ns Internal " "Info: Clock prxdb\[7\] has Internal fmax of 105.02 MHz between source register serial_interface:mod0\|lpm_counter:bitptr_rtl_1\|alt_counter_stratix:wysi_counter\|safe_q\[5\] and destination register serial_interface:mod0\|pattern\[2\] (period= 9.522 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.559 ns + Longest register register " "Info: + Longest register to register delay is 4.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns serial_interface:mod0\|lpm_counter:bitptr_rtl_1\|alt_counter_stratix:wysi_counter\|safe_q\[5\] 1 REG LC_X40_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y9_N7; Fanout = 3; REG Node = 'serial_interface:mod0\|lpm_counter:bitptr_rtl_1\|alt_counter_stratix:wysi_counter\|safe_q\[5\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.454 ns) 0.885 ns serial_interface:mod0\|hd_format_tmp\[3\]~134 2 COMB LC_X40_Y9_N1 5 " "Info: 2: + IC(0.431 ns) + CELL(0.454 ns) = 0.885 ns; Loc. = LC_X40_Y9_N1; Fanout = 5; COMB Node = 'serial_interface:mod0\|hd_format_tmp\[3\]~134'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.885 ns" { serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] serial_interface:mod0|hd_format_tmp[3]~134 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 55 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.225 ns) 2.694 ns serial_interface:mod0\|pattern\[2\]~0 3 COMB LC_X43_Y14_N9 1 " "Info: 3: + IC(1.584 ns) + CELL(0.225 ns) = 2.694 ns; Loc. = LC_X43_Y14_N9; Fanout = 1; COMB Node = 'serial_interface:mod0\|pattern\[2\]~0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.809 ns" { serial_interface:mod0|hd_format_tmp[3]~134 serial_interface:mod0|pattern[2]~0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.667 ns) 4.559 ns serial_interface:mod0\|pattern\[2\] 4 REG LC_X36_Y14_N0 73 " "Info: 4: + IC(1.198 ns) + CELL(0.667 ns) = 4.559 ns; Loc. = LC_X36_Y14_N0; Fanout = 73; REG Node = 'serial_interface:mod0\|pattern\[2\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.865 ns" { serial_interface:mod0|pattern[2]~0 serial_interface:mod0|pattern[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns 29.52 % " "Info: Total cell delay = 1.346 ns ( 29.52 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.213 ns 70.48 % " "Info: Total interconnect delay = 3.213 ns ( 70.48 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.559 ns" { serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] serial_interface:mod0|hd_format_tmp[3]~134 serial_interface:mod0|pattern[2]~0 serial_interface:mod0|pattern[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "prxdb\[7\] destination 8.430 ns + Shortest register " "Info: + Shortest clock path from clock prxdb\[7\] to destination register is 8.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns prxdb\[7\] 1 CLK PIN_R7 14 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_R7; Fanout = 14; CLK Node = 'prxdb\[7\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.748 ns) + CELL(0.547 ns) 8.430 ns serial_interface:mod0\|pattern\[2\] 2 REG LC_X36_Y14_N0 73 " "Info: 2: + IC(6.748 ns) + CELL(0.547 ns) = 8.430 ns; Loc. = LC_X36_Y14_N0; Fanout = 73; REG Node = 'serial_interface:mod0\|pattern\[2\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.295 ns" { prxdb[7] serial_interface:mod0|pattern[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns 19.95 % " "Info: Total cell delay = 1.682 ns ( 19.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.748 ns 80.05 % " "Info: Total interconnect delay = 6.748 ns ( 80.05 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.430 ns" { prxdb[7] serial_interface:mod0|pattern[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "prxdb\[7\] source 8.430 ns - Longest register " "Info: - Longest clock path from clock prxdb\[7\] to source register is 8.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns prxdb\[7\] 1 CLK PIN_R7 14 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_R7; Fanout = 14; CLK Node = 'prxdb\[7\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.748 ns) + CELL(0.547 ns) 8.430 ns serial_interface:mod0\|lpm_counter:bitptr_rtl_1\|alt_counter_stratix:wysi_counter\|safe_q\[5\] 2 REG LC_X40_Y9_N7 3 " "Info: 2: + IC(6.748 ns) + CELL(0.547 ns) = 8.430 ns; Loc. = LC_X40_Y9_N7; Fanout = 3; REG Node = 'serial_interface:mod0\|lpm_counter:bitptr_rtl_1\|alt_counter_stratix:wysi_counter\|safe_q\[5\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.295 ns" { prxdb[7] serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns 19.95 % " "Info: Total cell delay = 1.682 ns ( 19.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.748 ns 80.05 % " "Info: Total interconnect delay = 6.748 ns ( 80.05 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.430 ns" { prxdb[7] serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.430 ns" { prxdb[7] serial_interface:mod0|pattern[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.430 ns" { prxdb[7] serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/serial_interface.vhd" 18 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.559 ns" { serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] serial_interface:mod0|hd_format_tmp[3]~134 serial_interface:mod0|pattern[2]~0 serial_interface:mod0|pattern[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.430 ns" { prxdb[7] serial_interface:mod0|pattern[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.430 ns" { prxdb[7] serial_interface:mod0|lpm_counter:bitptr_rtl_1|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "txclkoa 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock txclkoa with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "sif_rst video_sm:mod7\|yramp_en txclkoa 1.161 ns " "Info: Found hold time violation between source  pin or register sif_rst and destination pin or register video_sm:mod7\|yramp_en for clock txclkoa (Hold time is 1.161 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.336 ns + Largest " "Info: + Largest clock skew is 3.336 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 5.712 ns + Longest register " "Info: + Longest clock path from clock txclkoa to destination register is 5.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.720 ns) 2.594 ns txclka2 2 REG LC_X8_Y16_N2 390 " "Info: 2: + IC(0.744 ns) + CELL(0.720 ns) = 2.594 ns; Loc. = LC_X8_Y16_N2; Fanout = 390; REG Node = 'txclka2'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.464 ns" { txclkoa txclka2 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 726 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.571 ns) + CELL(0.547 ns) 5.712 ns video_sm:mod7\|yramp_en 3 REG LC_X35_Y21_N5 11 " "Info: 3: + IC(2.571 ns) + CELL(0.547 ns) = 5.712 ns; Loc. = LC_X35_Y21_N5; Fanout = 11; REG Node = 'video_sm:mod7\|yramp_en'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.118 ns" { txclka2 video_sm:mod7|yramp_en } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 343 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 41.96 % " "Info: Total cell delay = 2.397 ns ( 41.96 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.315 ns 58.04 % " "Info: Total interconnect delay = 3.315 ns ( 58.04 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.712 ns" { txclkoa txclka2 video_sm:mod7|yramp_en } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa source 2.376 ns - Shortest register " "Info: - Shortest clock path from clock txclkoa to source register is 2.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.547 ns) 2.376 ns sif_rst 2 REG LC_X35_Y19_N6 1 " "Info: 2: + IC(0.699 ns) + CELL(0.547 ns) = 2.376 ns; Loc. = LC_X35_Y19_N6; Fanout = 1; REG Node = 'sif_rst'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.246 ns" { txclkoa sif_rst } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 618 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 70.58 % " "Info: Total cell delay = 1.677 ns ( 70.58 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.699 ns 29.42 % " "Info: Total interconnect delay = 0.699 ns ( 29.42 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.376 ns" { txclkoa sif_rst } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.712 ns" { txclkoa txclka2 video_sm:mod7|yramp_en } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.376 ns" { txclkoa sif_rst } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 618 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.014 ns - Shortest register register " "Info: - Shortest register to register delay is 2.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sif_rst 1 REG LC_X35_Y19_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X35_Y19_N6; Fanout = 1; REG Node = 'sif_rst'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { sif_rst } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 618 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.291 ns) 0.291 ns hd_mute 2 COMB LC_X35_Y19_N6 108 " "Info: 2: + IC(0.000 ns) + CELL(0.291 ns) = 0.291 ns; Loc. = LC_X35_Y19_N6; Fanout = 108; COMB Node = 'hd_mute'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.291 ns" { sif_rst hd_mute } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 344 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.667 ns) 2.014 ns video_sm:mod7\|yramp_en 3 REG LC_X35_Y21_N5 11 " "Info: 3: + IC(1.056 ns) + CELL(0.667 ns) = 2.014 ns; Loc. = LC_X35_Y21_N5; Fanout = 11; REG Node = 'video_sm:mod7\|yramp_en'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.723 ns" { hd_mute video_sm:mod7|yramp_en } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 343 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.958 ns 47.57 % " "Info: Total cell delay = 0.958 ns ( 47.57 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns 52.43 % " "Info: Total interconnect delay = 1.056 ns ( 52.43 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.014 ns" { sif_rst hd_mute video_sm:mod7|yramp_en } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 343 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.712 ns" { txclkoa txclka2 video_sm:mod7|yramp_en } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.376 ns" { txclkoa sif_rst } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.014 ns" { sif_rst hd_mute video_sm:mod7|yramp_en } "NODE_NAME" } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "scl 112 " "Warning: Circuit may not operate. Detected 112 non-operational path(s) clocked by clock scl with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "spi:mod1\|data_out\[3\] channelregs:mod2\|cfgreg\[3\] scl 6.847 ns " "Info: Found hold time violation between source  pin or register spi:mod1\|data_out\[3\] and destination pin or register channelregs:mod2\|cfgreg\[3\] for clock scl (Hold time is 6.847 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.644 ns + Largest " "Info: + Largest clock skew is 7.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 16.712 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 16.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.391 ns) + CELL(0.720 ns) 9.241 ns spi:mod1\|write 2 REG LC_X8_Y24_N2 11 " "Info: 2: + IC(7.391 ns) + CELL(0.720 ns) = 9.241 ns; Loc. = LC_X8_Y24_N2; Fanout = 11; REG Node = 'spi:mod1\|write'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.111 ns" { scl spi:mod1|write } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.924 ns) + CELL(0.547 ns) 16.712 ns channelregs:mod2\|cfgreg\[3\] 3 REG LC_X10_Y25_N0 2 " "Info: 3: + IC(6.924 ns) + CELL(0.547 ns) = 16.712 ns; Loc. = LC_X10_Y25_N0; Fanout = 2; REG Node = 'channelregs:mod2\|cfgreg\[3\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.471 ns" { spi:mod1|write channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 14.34 % " "Info: Total cell delay = 2.397 ns ( 14.34 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.315 ns 85.66 % " "Info: Total interconnect delay = 14.315 ns ( 85.66 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "16.712 ns" { scl spi:mod1|write channelregs:mod2|cfgreg[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 9.068 ns - Shortest register " "Info: - Shortest clock path from clock scl to source register is 9.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.391 ns) + CELL(0.547 ns) 9.068 ns spi:mod1\|data_out\[3\] 2 REG LC_X10_Y25_N5 1 " "Info: 2: + IC(7.391 ns) + CELL(0.547 ns) = 9.068 ns; Loc. = LC_X10_Y25_N5; Fanout = 1; REG Node = 'spi:mod1\|data_out\[3\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.938 ns" { scl spi:mod1|data_out[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 18.49 % " "Info: Total cell delay = 1.677 ns ( 18.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.391 ns 81.51 % " "Info: Total interconnect delay = 7.391 ns ( 81.51 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.068 ns" { scl spi:mod1|data_out[3] } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "16.712 ns" { scl spi:mod1|write channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.068 ns" { scl spi:mod1|data_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns - " "Info: - Micro clock to output delay of source is 0.173 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.636 ns - Shortest register register " "Info: - Shortest register to register delay is 0.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:mod1\|data_out\[3\] 1 REG LC_X10_Y25_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y25_N5; Fanout = 1; REG Node = 'spi:mod1\|data_out\[3\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { spi:mod1|data_out[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.238 ns) 0.636 ns channelregs:mod2\|cfgreg\[3\] 2 REG LC_X10_Y25_N0 2 " "Info: 2: + IC(0.398 ns) + CELL(0.238 ns) = 0.636 ns; Loc. = LC_X10_Y25_N0; Fanout = 2; REG Node = 'channelregs:mod2\|cfgreg\[3\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.636 ns" { spi:mod1|data_out[3] channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns 37.42 % " "Info: Total cell delay = 0.238 ns ( 37.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.398 ns 62.58 % " "Info: Total interconnect delay = 0.398 ns ( 62.58 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.636 ns" { spi:mod1|data_out[3] channelregs:mod2|cfgreg[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 30 -1 0 } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "16.712 ns" { scl spi:mod1|write channelregs:mod2|cfgreg[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "9.068 ns" { scl spi:mod1|data_out[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.636 ns" { spi:mod1|data_out[3] channelregs:mod2|cfgreg[3] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "sd_frame:mod4\|sd_framegenerator:sdi_frame\|hbit reset_n txclkoa 7.991 ns register " "Info: tsu for register sd_frame:mod4\|sd_framegenerator:sdi_frame\|hbit (data pin = reset_n, clock pin = txclkoa) is 7.991 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.413 ns + Longest pin register " "Info: + Longest pin to register delay is 10.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset_n 1 PIN PIN_L3 44 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_L3; Fanout = 44; PIN Node = 'reset_n'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 51 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.681 ns) + CELL(0.088 ns) 6.899 ns sd_frame:mod4\|enable_sdsdigen~42 2 COMB LC_X10_Y25_N4 56 " "Info: 2: + IC(5.681 ns) + CELL(0.088 ns) = 6.899 ns; Loc. = LC_X10_Y25_N4; Fanout = 56; COMB Node = 'sd_frame:mod4\|enable_sdsdigen~42'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.769 ns" { reset_n sd_frame:mod4|enable_sdsdigen~42 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_frame.vhd" 62 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(0.667 ns) 10.413 ns sd_frame:mod4\|sd_framegenerator:sdi_frame\|hbit 3 REG LC_X24_Y21_N2 4 " "Info: 3: + IC(2.847 ns) + CELL(0.667 ns) = 10.413 ns; Loc. = LC_X24_Y21_N2; Fanout = 4; REG Node = 'sd_frame:mod4\|sd_framegenerator:sdi_frame\|hbit'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.514 ns" { sd_frame:mod4|enable_sdsdigen~42 sd_frame:mod4|sd_framegenerator:sdi_frame|hbit } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 101 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.885 ns 18.10 % " "Info: Total cell delay = 1.885 ns ( 18.10 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.528 ns 81.90 % " "Info: Total interconnect delay = 8.528 ns ( 81.90 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "10.413 ns" { reset_n sd_frame:mod4|enable_sdsdigen~42 sd_frame:mod4|sd_framegenerator:sdi_frame|hbit } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 101 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa destination 2.451 ns - Shortest register " "Info: - Shortest clock path from clock txclkoa to destination register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.547 ns) 2.451 ns sd_frame:mod4\|sd_framegenerator:sdi_frame\|hbit 2 REG LC_X24_Y21_N2 4 " "Info: 2: + IC(0.774 ns) + CELL(0.547 ns) = 2.451 ns; Loc. = LC_X24_Y21_N2; Fanout = 4; REG Node = 'sd_frame:mod4\|sd_framegenerator:sdi_frame\|hbit'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.321 ns" { txclkoa sd_frame:mod4|sd_framegenerator:sdi_frame|hbit } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/sd_framegenerator.vhd" 101 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 68.42 % " "Info: Total cell delay = 1.677 ns ( 68.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 31.58 % " "Info: Total interconnect delay = 0.774 ns ( 31.58 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { txclkoa sd_frame:mod4|sd_framegenerator:sdi_frame|hbit } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "10.413 ns" { reset_n sd_frame:mod4|enable_sdsdigen~42 sd_frame:mod4|sd_framegenerator:sdi_frame|hbit } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { txclkoa sd_frame:mod4|sd_framegenerator:sdi_frame|hbit } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scl spdsela channelregs:mod2\|cfgreg\[0\] 28.408 ns register " "Info: tco from clock scl to destination pin spdsela through register channelregs:mod2\|cfgreg\[0\] is 28.408 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 16.712 ns + Longest register " "Info: + Longest clock path from clock scl to source register is 16.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.391 ns) + CELL(0.720 ns) 9.241 ns spi:mod1\|write 2 REG LC_X8_Y24_N2 11 " "Info: 2: + IC(7.391 ns) + CELL(0.720 ns) = 9.241 ns; Loc. = LC_X8_Y24_N2; Fanout = 11; REG Node = 'spi:mod1\|write'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.111 ns" { scl spi:mod1|write } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.924 ns) + CELL(0.547 ns) 16.712 ns channelregs:mod2\|cfgreg\[0\] 3 REG LC_X11_Y25_N3 68 " "Info: 3: + IC(6.924 ns) + CELL(0.547 ns) = 16.712 ns; Loc. = LC_X11_Y25_N3; Fanout = 68; REG Node = 'channelregs:mod2\|cfgreg\[0\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.471 ns" { spi:mod1|write channelregs:mod2|cfgreg[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 14.34 % " "Info: Total cell delay = 2.397 ns ( 14.34 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.315 ns 85.66 % " "Info: Total interconnect delay = 14.315 ns ( 85.66 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "16.712 ns" { scl spi:mod1|write channelregs:mod2|cfgreg[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.523 ns + Longest register pin " "Info: + Longest register to pin delay is 11.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:mod2\|cfgreg\[0\] 1 REG LC_X11_Y25_N3 68 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y25_N3; Fanout = 68; REG Node = 'channelregs:mod2\|cfgreg\[0\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { channelregs:mod2|cfgreg[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.597 ns) + CELL(0.340 ns) 3.937 ns reduce_nor~15 2 COMB LC_X23_Y18_N9 27 " "Info: 2: + IC(3.597 ns) + CELL(0.340 ns) = 3.937 ns; Loc. = LC_X23_Y18_N9; Fanout = 27; COMB Node = 'reduce_nor~15'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.937 ns" { channelregs:mod2|cfgreg[0] reduce_nor~15 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.990 ns) + CELL(1.596 ns) 11.523 ns spdsela 3 PIN PIN_D18 0 " "Info: 3: + IC(5.990 ns) + CELL(1.596 ns) = 11.523 ns; Loc. = PIN_D18; Fanout = 0; PIN Node = 'spdsela'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "7.586 ns" { reduce_nor~15 spdsela } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 33 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns 16.80 % " "Info: Total cell delay = 1.936 ns ( 16.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.587 ns 83.20 % " "Info: Total interconnect delay = 9.587 ns ( 83.20 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "11.523 ns" { channelregs:mod2|cfgreg[0] reduce_nor~15 spdsela } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "16.712 ns" { scl spi:mod1|write channelregs:mod2|cfgreg[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "11.523 ns" { channelregs:mod2|cfgreg[0] reduce_nor~15 spdsela } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "prxdb\[8\] led7425b 11.757 ns Longest " "Info: Longest tpd from source pin prxdb\[8\] to destination pin led7425b is 11.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns prxdb\[8\] 1 PIN PIN_R6 8 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_R6; Fanout = 8; PIN Node = 'prxdb\[8\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[8] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(8.988 ns) + CELL(1.634 ns) 11.757 ns led7425b 2 PIN PIN_N16 0 " "Info: 2: + IC(8.988 ns) + CELL(1.634 ns) = 11.757 ns; Loc. = PIN_N16; Fanout = 0; PIN Node = 'led7425b'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "10.622 ns" { prxdb[8] led7425b } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 45 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.769 ns 23.55 % " "Info: Total cell delay = 2.769 ns ( 23.55 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.988 ns 76.45 % " "Info: Total interconnect delay = 8.988 ns ( 76.45 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "11.757 ns" { prxdb[8] led7425b } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "channelregs:mod2\|statusreg\[0\] lfia scl 7.599 ns register " "Info: th for register channelregs:mod2\|statusreg\[0\] (data pin = lfia, clock pin = scl) is 7.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 13.462 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 13.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns scl 1 CLK PIN_D4 42 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_D4; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(7.391 ns) + CELL(0.720 ns) 9.241 ns spi:mod1\|read 2 REG LC_X8_Y26_N5 3 " "Info: 2: + IC(7.391 ns) + CELL(0.720 ns) = 9.241 ns; Loc. = LC_X8_Y26_N5; Fanout = 3; REG Node = 'spi:mod1\|read'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "8.111 ns" { scl spi:mod1|read } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.547 ns) 13.462 ns channelregs:mod2\|statusreg\[0\] 3 REG LC_X12_Y26_N1 1 " "Info: 3: + IC(3.674 ns) + CELL(0.547 ns) = 13.462 ns; Loc. = LC_X12_Y26_N1; Fanout = 1; REG Node = 'channelregs:mod2\|statusreg\[0\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.221 ns" { spi:mod1|read channelregs:mod2|statusreg[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.397 ns 17.81 % " "Info: Total cell delay = 2.397 ns ( 17.81 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.065 ns 82.19 % " "Info: Total interconnect delay = 11.065 ns ( 82.19 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "13.462 ns" { scl spi:mod1|read channelregs:mod2|statusreg[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.875 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns lfia 1 PIN PIN_F4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_F4; Fanout = 1; PIN Node = 'lfia'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { lfia } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 22 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.656 ns) + CELL(0.089 ns) 5.875 ns channelregs:mod2\|statusreg\[0\] 2 REG LC_X12_Y26_N1 1 " "Info: 2: + IC(4.656 ns) + CELL(0.089 ns) = 5.875 ns; Loc. = LC_X12_Y26_N1; Fanout = 1; REG Node = 'channelregs:mod2\|statusreg\[0\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.745 ns" { lfia channelregs:mod2|statusreg[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/channelregs.vhd" 113 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns 20.75 % " "Info: Total cell delay = 1.219 ns ( 20.75 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.656 ns 79.25 % " "Info: Total interconnect delay = 4.656 ns ( 79.25 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.875 ns" { lfia channelregs:mod2|statusreg[0] } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "13.462 ns" { scl spi:mod1|read channelregs:mod2|statusreg[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "5.875 ns" { lfia channelregs:mod2|statusreg[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "txclkoa txcta\[0\] txcta\[0\]~reg0 6.190 ns register " "Info: Minimum tco from clock txclkoa to destination pin txcta\[0\] through register txcta\[0\]~reg0 is 6.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoa source 2.451 ns + Shortest register " "Info: + Shortest clock path from clock txclkoa to source register is 2.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.547 ns) 2.451 ns txcta\[0\]~reg0 2 REG LC_X28_Y23_N2 1 " "Info: 2: + IC(0.774 ns) + CELL(0.547 ns) = 2.451 ns; Loc. = LC_X28_Y23_N2; Fanout = 1; REG Node = 'txcta\[0\]~reg0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "1.321 ns" { txclkoa txcta[0]~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 720 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 68.42 % " "Info: Total cell delay = 1.677 ns ( 68.42 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.774 ns 31.58 % " "Info: Total interconnect delay = 0.774 ns ( 31.58 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { txclkoa txcta[0]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 720 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.566 ns + Shortest register pin " "Info: + Shortest register to pin delay is 3.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns txcta\[0\]~reg0 1 REG LC_X28_Y23_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y23_N2; Fanout = 1; REG Node = 'txcta\[0\]~reg0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txcta[0]~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 720 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(1.622 ns) 3.566 ns txcta\[0\] 2 PIN PIN_A9 0 " "Info: 2: + IC(1.944 ns) + CELL(1.622 ns) = 3.566 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'txcta\[0\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.566 ns" { txcta[0]~reg0 txcta[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 45.49 % " "Info: Total cell delay = 1.622 ns ( 45.49 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.944 ns 54.51 % " "Info: Total interconnect delay = 1.944 ns ( 54.51 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.566 ns" { txcta[0]~reg0 txcta[0] } "NODE_NAME" } } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.451 ns" { txclkoa txcta[0]~reg0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "3.566 ns" { txcta[0]~reg0 txcta[0] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "txclkoa txclka 4.117 ns Shortest " "Info: Shortest tpd from source pin txclkoa to destination pin txclka is 4.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns txclkoa 1 CLK PIN_J4 169 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_J4; Fanout = 169; CLK Node = 'txclkoa'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txclkoa } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(1.634 ns) 4.117 ns txclka 2 PIN PIN_D1 0 " "Info: 2: + IC(1.353 ns) + CELL(1.634 ns) = 4.117 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'txclka'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "2.987 ns" { txclkoa txclka } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 25 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.764 ns 67.14 % " "Info: Total cell delay = 2.764 ns ( 67.14 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns 32.86 % " "Info: Total interconnect delay = 1.353 ns ( 32.86 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "4.117 ns" { txclkoa txclka } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 16:20:44 2005 " "Info: Processing ended: Thu Apr 07 16:20:44 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
