Analysis & Synthesis report for ads_project3
Fri Dec  8 14:02:43 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: Top-level Entity: |ads_project3
 11. Parameter Settings for User Entity Instance: true_dual_port_ram_dual_clock:buffer_ram
 12. Parameter Settings for User Entity Instance: oisc:producer_fsm
 13. Parameter Settings for User Entity Instance: oisc:consumer_fsm
 14. Port Connectivity Checks: "oisc:consumer_fsm"
 15. Port Connectivity Checks: "max10_adc:adc_driver"
 16. Port Connectivity Checks: "true_dual_port_ram_dual_clock:buffer_ram"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec  8 14:02:43 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; ads_project3                                   ;
; Top-level Entity Name              ; ads_project3                                   ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 0                                              ;
;     Total combinational functions  ; 0                                              ;
;     Dedicated logic registers      ; 0                                              ;
; Total registers                    ; 0                                              ;
; Total pins                         ; 2                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; ads_project3       ; ads_project3       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; max10_adc.vhd                    ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/max10_adc.vhd           ;         ;
; control_generic_pkg.vhd          ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/control_generic_pkg.vhd ; work    ;
; ads_project3.vhd                 ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/ads_project3.vhd        ;         ;
; buffer_ram.vhd                   ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/buffer_ram.vhd          ;         ;
; oisc.vhd                         ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/oisc.vhd                ;         ;
; oisc_pkg.vhd                     ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/oisc_pkg.vhd            ; work    ;
; project4_pkg.vhd                 ; yes             ; User VHDL File  ; /home/smcginn-adsd/ads_project3/project4_pkg.vhd        ; work    ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
;                                             ;            ;
; Total combinational functions               ; 0          ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 0          ;
;     -- 3 input functions                    ; 0          ;
;     -- <=2 input functions                  ; 0          ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 0          ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 2          ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; base_clock ;
; Maximum fan-out                             ; 1          ;
; Total fan-out                               ; 2          ;
; Average fan-out                             ; 0.50       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+--------------+--------------+
; |ads_project3              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 2    ; 0            ; 0          ; |ads_project3       ; ads_project3 ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; oisc:producer_fsm|upc[0,1]            ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ads_project3 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; addr_width     ; 8     ; Signed Integer                                      ;
; data_width     ; 12    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: true_dual_port_ram_dual_clock:buffer_ram ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; data_width     ; 12    ; Signed Integer                                               ;
; addr_width     ; 8     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oisc:producer_fsm                                                   ;
+----------------+----------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                            ; Type         ;
+----------------+----------------------------------------------------------------------------------+--------------+
; ucode_rom      ; A(A(E"'1'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A( ; Array/Record ;
;                ; E"'0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"))       ;              ;
+----------------+----------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oisc:consumer_fsm                                                 ;
+----------------+--------------------------------------------------------------------------------+--------------+
; Parameter Name ; Value                                                                          ; Type         ;
+----------------+--------------------------------------------------------------------------------+--------------+
; ucode_rom      ; A(A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'")) ; Array/Record ;
+----------------+--------------------------------------------------------------------------------+--------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "oisc:consumer_fsm"                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; external_ctl_1 ; Input  ; Info     ; Stuck at GND                                                                        ;
; driver_1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; driver_3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "max10_adc:adc_driver" ;
+-------------+-------+----------+-----------------+
; Port        ; Type  ; Severity ; Details         ;
+-------------+-------+----------+-----------------+
; chsel[4..1] ; Input ; Info     ; Stuck at GND    ;
; chsel[0]    ; Input ; Info     ; Stuck at VCC    ;
; tsen        ; Input ; Info     ; Stuck at VCC    ;
+-------------+-------+----------+-----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "true_dual_port_ram_dual_clock:buffer_ram"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; we_b   ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Dec  8 14:02:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ads_project3 -c ads_project3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file max10_adc.vhd
    Info (12022): Found design unit 1: max10_adc-wrapper File: /home/smcginn-adsd/ads_project3/max10_adc.vhd Line: 31
    Info (12023): Found entity 1: max10_adc File: /home/smcginn-adsd/ads_project3/max10_adc.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file gray_synchronizer.vhd
    Info (12022): Found design unit 1: gray_synchronizer-convert_sync File: /home/smcginn-adsd/ads_project3/gray_synchronizer.vhd Line: 18
    Info (12023): Found entity 1: gray_synchronizer File: /home/smcginn-adsd/ads_project3/gray_synchronizer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file synchronizer.vhd
    Info (12022): Found design unit 1: synchronizer-sync File: /home/smcginn-adsd/ads_project3/synchronizer.vhd Line: 18
    Info (12023): Found entity 1: synchronizer File: /home/smcginn-adsd/ads_project3/synchronizer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file two_stage_synchronizer.vhd
    Info (12022): Found design unit 1: two_stage_synchronizer-sync File: /home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd Line: 14
    Info (12023): Found entity 1: two_stage_synchronizer File: /home/smcginn-adsd/ads_project3/two_stage_synchronizer.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file control_generic_pkg.vhd
    Info (12022): Found design unit 1: control_generic_pkg File: /home/smcginn-adsd/ads_project3/control_generic_pkg.vhd Line: 5
    Info (12022): Found design unit 2: control_generic_pkg-body File: /home/smcginn-adsd/ads_project3/control_generic_pkg.vhd Line: 101
Info (12021): Found 2 design units, including 1 entities, in source file ads_project3.vhd
    Info (12022): Found design unit 1: ads_project3-top_level File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 22
    Info (12023): Found entity 1: ads_project3 File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file bin_to_gray.vhd
    Info (12022): Found design unit 1: bin_to_gray-rt1 File: /home/smcginn-adsd/ads_project3/bin_to_gray.vhd Line: 15
    Info (12023): Found entity 1: bin_to_gray File: /home/smcginn-adsd/ads_project3/bin_to_gray.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file gray_to_bin.vhd
    Info (12022): Found design unit 1: gray_to_bin-rt1 File: /home/smcginn-adsd/ads_project3/gray_to_bin.vhd Line: 15
    Info (12023): Found entity 1: gray_to_bin File: /home/smcginn-adsd/ads_project3/gray_to_bin.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file buffer_ram.vhd
    Info (12022): Found design unit 1: true_dual_port_ram_dual_clock-rtl File: /home/smcginn-adsd/ads_project3/buffer_ram.vhd Line: 35
    Info (12023): Found entity 1: true_dual_port_ram_dual_clock File: /home/smcginn-adsd/ads_project3/buffer_ram.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: fsm-fsm_arch File: /home/smcginn-adsd/ads_project3/fsm.vhd Line: 32
    Info (12023): Found entity 1: fsm File: /home/smcginn-adsd/ads_project3/fsm.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file oisc.vhd
    Info (12022): Found design unit 1: oisc-fsm File: /home/smcginn-adsd/ads_project3/oisc.vhd Line: 25
    Info (12023): Found entity 1: oisc File: /home/smcginn-adsd/ads_project3/oisc.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file oisc_pkg.vhd
    Info (12022): Found design unit 1: oisc_pkg File: /home/smcginn-adsd/ads_project3/oisc_pkg.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file project4_pkg.vhd
    Info (12022): Found design unit 1: project4_pkg File: /home/smcginn-adsd/ads_project3/project4_pkg.vhd Line: 8
Info (12127): Elaborating entity "ads_project3" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ads_project3.vhd(38): used implicit default value for signal "can_adv_con" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 38
Warning (10541): VHDL Signal Declaration warning at ads_project3.vhd(41): used implicit default value for signal "can_adv_prod" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 41
Warning (10036): Verilog HDL or VHDL warning at ads_project3.vhd(50): object "buffer_data_out" assigned a value but never read File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 50
Warning (10492): VHDL Process Statement warning at ads_project3.vhd(149): signal "head_ptr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 149
Warning (10492): VHDL Process Statement warning at ads_project3.vhd(151): signal "tail_ptr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 151
Warning (10631): VHDL Process Statement warning at ads_project3.vhd(146): inferring latch(es) for signal or variable "head_ptr", which holds its previous value in one or more paths through the process File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Warning (10631): VHDL Process Statement warning at ads_project3.vhd(146): inferring latch(es) for signal or variable "tail_ptr", which holds its previous value in one or more paths through the process File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[0]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[1]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[2]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[3]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[4]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[5]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[6]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "tail_ptr[7]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[0]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[1]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[2]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[3]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[4]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[5]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[6]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (10041): Inferred latch for "head_ptr[7]" at ads_project3.vhd(146) File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 146
Info (12128): Elaborating entity "true_dual_port_ram_dual_clock" for hierarchy "true_dual_port_ram_dual_clock:buffer_ram" File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 69
Info (12128): Elaborating entity "max10_adc" for hierarchy "max10_adc:adc_driver" File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 92
Info (12128): Elaborating entity "oisc" for hierarchy "oisc:producer_fsm" File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 104
Info (12128): Elaborating entity "oisc" for hierarchy "oisc:consumer_fsm" File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 123
Warning (330000): Timing-Driven Synthesis is skipped because it could not initialize the timing netlist
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "base_clock" File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 17
    Warning (15610): No output dependent on input pin "reset" File: /home/smcginn-adsd/ads_project3/ads_project3.vhd Line: 18
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 422 megabytes
    Info: Processing ended: Fri Dec  8 14:02:43 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:19


