/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_DSIPROTOCOLENGINE_H_
#define CSLR_DSIPROTOCOLENGINE_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for DSI_TEARING_EFFECT
**************************************************************************/
typedef struct {
    volatile Uint32 TE_HSYNC_WIDTH;
    volatile Uint32 TE_VSYNC_WIDTH;
    volatile Uint32 TE_HSYNC_NUMBER;
} CSL_DsiprotocolengineDsi_tearing_effectRegs;


/**************************************************************************
* Register Overlay Structure for DSI_VIRTUAL_CHANNEL
**************************************************************************/
typedef struct {
    volatile Uint32 VC_CTRL;
    volatile Uint32 VC_TE;
    volatile Uint32 VC_LONG_PACKET_HEADER;
    volatile Uint32 VC_LONG_PACKET_PAYLOAD;
    volatile Uint32 VC_SHORT_PACKET_HEADER;
    volatile Uint8  RSVD0[4];
    volatile Uint32 VC_IRQSTS;
    volatile Uint32 VC_IRQEN;
} CSL_DsiprotocolengineDsi_virtual_channelRegs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    volatile Uint32 REVISION;
    volatile Uint8  RSVD1[12];
    volatile Uint32 SYSCONFIG;
    volatile Uint32 SYSSTS;
    volatile Uint32 IRQSTS;
    volatile Uint32 IRQEN;
    volatile Uint8  RSVD2[32];
    volatile Uint32 CTRL;
    volatile Uint32 GNQ;
    volatile Uint32 COMPLEXIO_CFG1;
    volatile Uint32 COMPLEXIO_IRQSTS;
    volatile Uint32 COMPLEXIO_IRQEN;
    volatile Uint32 CLK_CTRL;
    volatile Uint32 TIMING1;
    volatile Uint32 TIMING2;
    volatile Uint32 VM_TIMING1;
    volatile Uint32 VM_TIMING2;
    volatile Uint32 VM_TIMING3;
    volatile Uint32 CLK_TIMING;
    volatile Uint32 TX_FIFO_VC_SIZE;
    volatile Uint32 RX_FIFO_VC_SIZE;
    volatile Uint32 COMPLEXIO_CFG2;
    volatile Uint32 RX_FIFO_VC_FULLNESS;
    volatile Uint32 VM_TIMING4;
    volatile Uint32 TX_FIFO_VC_EMPTINESS;
    volatile Uint32 VM_TIMING5;
    volatile Uint32 VM_TIMING6;
    volatile Uint32 VM_TIMING7;
    volatile Uint32 STOPCLK_TIMING;
    volatile Uint32 CTRL2;
    volatile Uint32 VM_TIMING8;
    CSL_DsiprotocolengineDsi_tearing_effectRegs	DSI_TEARING_EFFECT[2];
    volatile Uint8  RSVD3[72];
    CSL_DsiprotocolengineDsi_virtual_channelRegs	DSI_VIRTUAL_CHANNEL[4];
} CSL_DsiProtocolEngineRegs;




/**************************************************************************
* Register Macros
**************************************************************************/

/* MODULE REVISION This register contains the IP revision code in binary coded 
 * digital. For example, we have: 0x01 = revision 0.1 and 0x21 = revision 2.1 */
#define CSL_DSIPROTOCOLENGINE_REVISION                          (0x0U)

/* SYSTEM CONFIGURATION REGISTER This register is the OCP-socket system 
 * configuration register. */
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG                         (0x10U)

/* SYSTEM STATUS REGISTER This register provides status information about the 
 * module, excluding the interrupt status register. */
#define CSL_DSIPROTOCOLENGINE_SYSSTS                            (0x14U)

/* INTERRUPT STATUS REGISTER - All virtual channels + Complex IO + PLL This 
 * register associates one bit for each virtual channel in order to determine 
 * which virtual channel has generated the interrupt. The virtual channel 
 * shall be enabled for events to be generated on that virtual channel. If the 
 * virtual channel is disabled, the interrupt is not generated. */
#define CSL_DSIPROTOCOLENGINE_IRQSTS                            (0x18U)

/* INTERRUPT ENABLE REGISTER - This register associates one bit for each 
 * virtual channel in order to enable/disable each virtual channel 
 * individually. */
#define CSL_DSIPROTOCOLENGINE_IRQEN                             (0x1CU)

/* GLOBAL CONTROL REGISTER This register controls the DSI Protocol Engine 
 * module. This register shall not be modified dynamically (except IF_EN bit 
 * fields). */
#define CSL_DSIPROTOCOLENGINE_CTRL                              (0x40U)

/* GENERIC PARAMETER REGISTER This register provide a way to read the generic 
 * parameters used in the design. */
#define CSL_DSIPROTOCOLENGINE_GNQ                               (0x44U)

/* COMPLEXIO CONFIGURATION REGISTER for the complex IO This register contains 
 * the lane configuration for the order and position of the lanes (clock and 
 * data) and the polarity order for the control of the PHY differential 
 * signals in addition to the control bit for the power FSM. */
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1                    (0x48U)

/* INTERRUPT STATUS REGISTER - All errors from complex IO */
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS                  (0x4CU)

/* INTERRUPT ENABLE REGISTER - All errors from complex IO */
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN                   (0x50U)

/* CLOCK CONTROL This register controls the CLOCK GENERATION. The register can 
 * be modified only when IF_EN is reset. */
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL                          (0x54U)

/* TIMING1 REGISTER This register controls the DSI Protocol Engine module 
 * timers. Any bit-field can be modified while DSI_CTRL.IF_EN is set to '1'. 
 * It is used to indicate the number of DSI_CLK functional clock cycles for 
 * the timers FORCE_TX_STOP_TIMER and TA_TO_TIMER */
#define CSL_DSIPROTOCOLENGINE_TIMING1                           (0x58U)

/* TIMING2 REGISTER This register controls the DSI Protocol Engine module 
 * timers. Any bit-field can be modified while DSI_CTRL.IF_EN is set to '1'. 
 * It is used to indicate the number of DSI_CLK functional clock cycles for 
 * the timers HS_TX_TIMER and LP_RX_TIMER */
#define CSL_DSIPROTOCOLENGINE_TIMING2                           (0x5CU)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1                        (0x60U)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2                        (0x64U)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3                        (0x68U)

/* CLOCK TIMING REGISTER This register controls the DSI Protocol Engine module 
 * timers. This register shall not be modified while DSI_CTRL.IF_EN is set to 
 * '1'. */
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING                        (0x6CU)

/* Defines the corresponding memory entries allocated for each virtual 
 * channel. The virtual channel shall be disabled in order to 
 * allocate/un-allocate some entries in the TX FIFO. */
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE                   (0x70U)

/* Defines the corresponding memory entries allocated for each virtual channel 
 * and the addresses. The virtual channel shall be disabled in order to 
 * allocate/un-allocate some entries in the RX FIFO. */
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE                   (0x74U)

/* COMPLEXIO CONFIGURATION REGISTER for the complex IO This register contains 
 * the lane configuration for the ULPS for each lane. */
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2                    (0x78U)

/* Defines the fullness of each space allocated for each virtual channel. */
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS               (0x7CU)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4                        (0x80U)

/* Defines the emptiness of each space allocated for each virtual channel. */
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS              (0x84U)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5                        (0x88U)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6                        (0x8CU)

/* Defines the minimum number of HS bytes clock cycles that are required to 
 * allow for the delays in entering and exiting HS mode. The supported values 
 * are from 0 to 65535 */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7                        (0x90U)

/* Number of functional clock cycles to wait for TxByteClkHS to stop/start 
 * after change in DSIStopClk signal */
#define CSL_DSIPROTOCOLENGINE_STOPCLK_TIMING                    (0x94U)

/* Additional control bits for use with Video Port 2 */
#define CSL_DSIPROTOCOLENGINE_CTRL2                             (0x98U)

/* VIDEO MODE TIMING REGISTER This register defines the video mode timing. */
#define CSL_DSIPROTOCOLENGINE_VM_TIMING8                        (0x9CU)

/* The register configures the TE HSYNC minimum pulse width for TE0 and TE1 
 * CMOS signals The input TE signal is asynchronous and needs to be 
 * re-synchronizred to DSI_CLK clock domain. */
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_WIDTH(n)                 (0xA0U + ((n) * (0xcU)))

/* The register configures the TE VSYNC minimum pulse width for TE0 and TE1 
 * CMOS signals The input TE signal is asynchronous and needs to be 
 * re-synchronizred to DSI_CLK clock domain. */
#define CSL_DSIPROTOCOLENGINE_TE_VSYNC_WIDTH(n)                 (0xA4U + ((n) * (0xcU)))

/* The register configures the number of HSYNC to synchronize the beginning of 
 * the transfer on DSI link based on the number of HSYNC pulse received on the 
 * TE line. The input TE signal is asynchronous and needs to be 
 * re-synchronizred to DSI_CLK clock domain. */
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_NUMBER(n)                (0xA8U + ((n) * (0xcU)))

/* CONTROL REGISTER - Virtual channel This register controls the virtual 
 * channel. */
#define CSL_DSIPROTOCOLENGINE_VC_CTRL(n)                        (0x100U + ((n) * (0x20U)))

/* INTERRUPT ENABLE REGISTER - Virtual channel This register regroups all the 
 * events related to virtual channel. */
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN(n)                       (0x11CU + ((n) * (0x20U)))

/* INTERRUPT STATUS REGISTER - Virtual channel This register regroups all the 
 * events related to the virtual channel. */
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS(n)                      (0x118U + ((n) * (0x20U)))

/* CONTROL REGISTER - Virtual channel This register controls the tearing 
 * effect logic. It defines the size of the transfer when TE occurs and 
 * enables the automatic TE mode. */
#define CSL_DSIPROTOCOLENGINE_VC_TE(n)                          (0x104U + ((n) * (0x20U)))

/* LONG PACKET HEADER INFORMATION -Virtual channel This register sets the 
 * 32-bit DATA_ID + Word count + ECC (the virtual channel id can be different 
 * than VC). The ECC will be computed if ECC_TX_EN is set to 1. DATA_ID is 
 * located at bit[7:0] WC is located at bit[23:8] ECC is located at bit[31:24] 
 * (Least significant byte first and least significant bit first) */
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_HEADER(n)          (0x108U + ((n) * (0x20U)))

/* LONG PACKET PAYLOAD INFORMATION -Virtual channel This register sets the 
 * payload information (excluding Check-sum). The HW shall capture the word 
 * count in the packet header (in DSI_VC_LONG_PACKET_HEADER) in order to 
 * determine the last valid data. (the virtual channel id can be different 
 * than VC). Byte1 is bit[7:0] Byte2 is bit[15:8] Byte3 is bit[23:16] Byte4 is 
 * bit[31:24] Byten is sent before Byten+1 (Least significant byte first and 
 * least significant bit first) */
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_PAYLOAD(n)         (0x10CU + ((n) * (0x20U)))

/* SHORT PACKET HEADER INFORMATION -Virtual channel This register sets the 
 * 24-bit DATA_ID + Short Packet Data Field + ECC (the virtual channel id can 
 * be different than VC). The ECC will be computed if ECC_TX_EN is set to 1. 
 * DATA_ID is located at bit[7:0] Short Packet Data field is located at 
 * bit[23:8] ECC is located at bit[31:24] (Least significant byte first and 
 * least significant bit first) */
#define CSL_DSIPROTOCOLENGINE_VC_SHORT_PACKET_HEADER(n)         (0x110U + ((n) * (0x20U)))


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* REVISION */

#define CSL_DSIPROTOCOLENGINE_REVISION_REV_MASK                 (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_REVISION_REV_SHIFT                (0U)
#define CSL_DSIPROTOCOLENGINE_REVISION_REV_RESETVAL             (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_REVISION_REV_MAX                  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_REVISION_RESETVAL                 (0x00000040U)

/* SYSCONFIG */

#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_AUTO_IDLE_MASK          (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_AUTO_IDLE_SHIFT         (0U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_AUTO_IDLE_RESETVAL      (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_AUTO_IDLE_FREE          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_AUTO_IDLE_GATED         (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SOFT_RESET_MASK         (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SOFT_RESET_SHIFT        (1U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SOFT_RESET_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SOFT_RESET_NORMAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SOFT_RESET_RESET        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_MASK          (0x00000018U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_SHIFT         (3U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_RESETVAL      (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_NIDLE         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_FIDLE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_RES           (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_SIDLEMODE_SIDLE         (0x00000002U)

#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_MASK      (0x00000300U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_SHIFT     (8U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_OCPFUNCON  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_OCPOFF    (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_FUNCOFF   (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_CLOCKACTIVITY_OCPFUNCOFF  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_ENWAKEUP_MASK           (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_ENWAKEUP_SHIFT          (2U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_ENWAKEUP_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_ENWAKEUP_WAKEUPDIS      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_ENWAKEUP_WAKEUPENB      (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_SYSCONFIG_RESETVAL                (0x00000011U)

/* SYSSTS */

#define CSL_DSIPROTOCOLENGINE_SYSSTS_RESET_DONE_MASK            (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_SYSSTS_RESET_DONE_SHIFT           (0U)
#define CSL_DSIPROTOCOLENGINE_SYSSTS_RESET_DONE_RESETVAL        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_SYSSTS_RESET_DONE_RESETONGOING    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_SYSSTS_RESET_DONE_RESETCOMPLETED  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_SYSSTS_RESETVAL                   (0x00000001U)

/* IRQSTS */

#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL0_IRQ_MASK  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL0_IRQ_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL0_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL0_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL0_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL1_IRQ_MASK  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL1_IRQ_SHIFT  (1U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL1_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL1_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL2_IRQ_MASK  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL2_IRQ_SHIFT  (2U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL2_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL2_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL3_IRQ_MASK  (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL3_IRQ_SHIFT  (3U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL3_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_VIRTUAL_CHANNEL3_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_COMPLEXIO_ERR_IRQ_MASK     (0x00000400U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_COMPLEXIO_ERR_IRQ_SHIFT    (10U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_COMPLEXIO_ERR_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_COMPLEXIO_ERR_IRQ_FALSE    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_COMPLEXIO_ERR_IRQ_TRUE     (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_LOCK_IRQ_MASK          (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_LOCK_IRQ_SHIFT         (7U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_LOCK_IRQ_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_LOCK_IRQ_FALSE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_LOCK_IRQ_TRUE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_RECAL_IRQ_MASK         (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_RECAL_IRQ_SHIFT        (9U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_RECAL_IRQ_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_RECAL_IRQ_FALSE        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_RECAL_IRQ_TRUE         (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_UNLOCK_IRQ_MASK        (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_UNLOCK_IRQ_SHIFT       (8U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_UNLOCK_IRQ_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_UNLOCK_IRQ_FALSE       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_PLL_UNLOCK_IRQ_TRUE        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_HS_TX_TO_IRQ_MASK          (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_HS_TX_TO_IRQ_SHIFT         (14U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_HS_TX_TO_IRQ_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_HS_TX_TO_IRQ_FALSE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_HS_TX_TO_IRQ_TRUE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_LP_RX_TO_IRQ_MASK          (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LP_RX_TO_IRQ_SHIFT         (15U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LP_RX_TO_IRQ_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LP_RX_TO_IRQ_FALSE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LP_RX_TO_IRQ_TRUE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE_TRIGGER_IRQ_MASK        (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE_TRIGGER_IRQ_SHIFT       (16U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE_TRIGGER_IRQ_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE_TRIGGER_IRQ_FALSE       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE_TRIGGER_IRQ_TRUE        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_RESYNCHRONIZATION_IRQ_MASK  (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_RESYNCHRONIZATION_IRQ_SHIFT  (5U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_RESYNCHRONIZATION_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_RESYNCHRONIZATION_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_RESYNCHRONIZATION_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_WAKEUP_IRQ_MASK            (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_WAKEUP_IRQ_SHIFT           (4U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_WAKEUP_IRQ_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_WAKEUP_IRQ_FALSE           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_WAKEUP_IRQ_TRUE            (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_ACK_TRIGGER_IRQ_MASK       (0x00020000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_ACK_TRIGGER_IRQ_SHIFT      (17U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_ACK_TRIGGER_IRQ_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_ACK_TRIGGER_IRQ_FALSE      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_ACK_TRIGGER_IRQ_TRUE       (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_SYNC_LOST_IRQ_MASK         (0x00040000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_SYNC_LOST_IRQ_SHIFT        (18U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_SYNC_LOST_IRQ_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_SYNC_LOST_IRQ_FALSE        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_SYNC_LOST_IRQ_TRUE         (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_LDO_POWER_GOOD_IRQ_MASK    (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LDO_POWER_GOOD_IRQ_SHIFT   (19U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LDO_POWER_GOOD_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LDO_POWER_GOOD_IRQ_FALSE   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_LDO_POWER_GOOD_IRQ_TRUE    (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_TA_TO_IRQ_MASK             (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TA_TO_IRQ_SHIFT            (20U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TA_TO_IRQ_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TA_TO_IRQ_FALSE            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TA_TO_IRQ_TRUE             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE0_LINE_IRQ_MASK          (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE0_LINE_IRQ_SHIFT         (21U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE0_LINE_IRQ_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE0_LINE_IRQ_FALSE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE0_LINE_IRQ_TRUE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE1_LINE_IRQ_MASK          (0x00400000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE1_LINE_IRQ_SHIFT         (22U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE1_LINE_IRQ_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE1_LINE_IRQ_FALSE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQSTS_TE1_LINE_IRQ_TRUE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQSTS_RESETVAL                   (0x00000000U)

/* IRQEN */

#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_LOCK_IRQ_EN_MASK        (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_LOCK_IRQ_EN_SHIFT       (7U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_LOCK_IRQ_EN_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_LOCK_IRQ_EN_ENABLE      (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_LOCK_IRQ_EN_DISABLE     (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_UNLOCK_IRQ_EN_MASK      (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_UNLOCK_IRQ_EN_SHIFT     (8U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_UNLOCK_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_UNLOCK_IRQ_EN_ENABLE    (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_UNLOCK_IRQ_EN_DISABLE   (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_RECAL_IRQ_EN_MASK       (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_RECAL_IRQ_EN_SHIFT      (9U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_RECAL_IRQ_EN_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_RECAL_IRQ_EN_ENABLE     (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_PLL_RECAL_IRQ_EN_DISABLE    (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_HS_TX_TO_IRQ_EN_MASK        (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_HS_TX_TO_IRQ_EN_SHIFT       (14U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_HS_TX_TO_IRQ_EN_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_HS_TX_TO_IRQ_EN_DISABLE     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_HS_TX_TO_IRQ_EN_ENABLE      (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_LP_RX_TO_IRQ_EN_MASK        (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LP_RX_TO_IRQ_EN_SHIFT       (15U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LP_RX_TO_IRQ_EN_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LP_RX_TO_IRQ_EN_DISABLE     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LP_RX_TO_IRQ_EN_ENABLE      (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_TE_TRIGGER_IRQ_EN_MASK      (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE_TRIGGER_IRQ_EN_SHIFT     (16U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE_TRIGGER_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE_TRIGGER_IRQ_EN_DISABLE   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE_TRIGGER_IRQ_EN_ENABLE    (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_RESYNCHRONIZATION_IRQ_EN_MASK  (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_RESYNCHRONIZATION_IRQ_EN_SHIFT  (5U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_RESYNCHRONIZATION_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_RESYNCHRONIZATION_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_RESYNCHRONIZATION_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_WAKEUP_IRQ_EN_MASK          (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_WAKEUP_IRQ_EN_SHIFT         (4U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_WAKEUP_IRQ_EN_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_WAKEUP_IRQ_EN_DISABLE       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_WAKEUP_IRQ_EN_ENABLE        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_ACK_TRIGGER_IRQ_EN_MASK     (0x00020000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_ACK_TRIGGER_IRQ_EN_SHIFT    (17U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_ACK_TRIGGER_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_ACK_TRIGGER_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_ACK_TRIGGER_IRQ_EN_ENABLE   (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_SYNC_LOST_IRQ_EN_MASK       (0x00040000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_SYNC_LOST_IRQ_EN_SHIFT      (18U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_SYNC_LOST_IRQ_EN_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_SYNC_LOST_IRQ_EN_ENABLE     (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_SYNC_LOST_IRQ_EN_DISABLE    (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_LDO_POWER_GOOD_IRQ_EN_MASK  (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LDO_POWER_GOOD_IRQ_EN_SHIFT  (19U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LDO_POWER_GOOD_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LDO_POWER_GOOD_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_LDO_POWER_GOOD_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_TA_TO_IRQ_EN_MASK           (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TA_TO_IRQ_EN_SHIFT          (20U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TA_TO_IRQ_EN_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TA_TO_IRQ_EN_ENABLE         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TA_TO_IRQ_EN_DISABLE        (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_TE0_LINE_IRQ_EN_MASK        (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE0_LINE_IRQ_EN_SHIFT       (21U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE0_LINE_IRQ_EN_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE0_LINE_IRQ_EN_ENABLE      (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE0_LINE_IRQ_EN_DISABLE     (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_TE1_LINE_IRQ_EN_MASK        (0x00400000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE1_LINE_IRQ_EN_SHIFT       (22U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE1_LINE_IRQ_EN_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE1_LINE_IRQ_EN_ENABLE      (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_IRQEN_TE1_LINE_IRQ_EN_DISABLE     (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_IRQEN_RESETVAL                    (0x00000000U)

/* CTRL */

#define CSL_DSIPROTOCOLENGINE_CTRL_IF_EN_MASK                   (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL_IF_EN_SHIFT                  (0U)
#define CSL_DSIPROTOCOLENGINE_CTRL_IF_EN_RESETVAL               (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_IF_EN_DISABLE                (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_IF_EN_ENABLE                 (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_POL_MASK              (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_POL_SHIFT             (8U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_POL_RESETVAL          (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_POL_FALLING           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_POL_RISING            (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_ECC_RX_EN_MASK               (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_CTRL_ECC_RX_EN_SHIFT              (2U)
#define CSL_DSIPROTOCOLENGINE_CTRL_ECC_RX_EN_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_ECC_RX_EN_DISABLE            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_ECC_RX_EN_ENABLE             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_POL_MASK            (0x00000400U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_POL_SHIFT           (10U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_POL_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_POL_LOW             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_POL_HIGH            (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_POL_MASK            (0x00000800U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_POL_SHIFT           (11U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_POL_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_POL_HIGH            (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_POL_LOW             (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CTRL_CS_RX_EN_MASK                (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CTRL_CS_RX_EN_SHIFT               (1U)
#define CSL_DSIPROTOCOLENGINE_CTRL_CS_RX_EN_RESETVAL            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_CS_RX_EN_DISABLE             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_CS_RX_EN_ENABLE              (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DE_POL_MASK               (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DE_POL_SHIFT              (9U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DE_POL_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DE_POL_LOW                (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DE_POL_HIGH               (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_START_MASK          (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_START_SHIFT         (15U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_START_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_START_DISABLE       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_START_ENABLE        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_END_MASK            (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_END_SHIFT           (16U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_END_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_END_DISABLE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_VSYNC_END_ENABLE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_START_MASK          (0x00020000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_START_SHIFT         (17U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_START_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_START_DISABLE       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_START_ENABLE        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_END_MASK            (0x00040000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_END_SHIFT           (18U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_END_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_END_DISABLE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_HSYNC_END_ENABLE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_RATIO_MASK            (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_RATIO_SHIFT           (4U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_RATIO_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_RATIO_RATIO2          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_CLK_RATIO_RATIO3ANDHIGHER  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_EOT_EN_MASK                  (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_EOT_EN_SHIFT                 (19U)
#define CSL_DSIPROTOCOLENGINE_CTRL_EOT_EN_RESETVAL              (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_EOT_EN_EOT_OFF               (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_EOT_EN_EOT_ON                (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_LINE_BUFFER_MASK             (0x00003000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_LINE_BUFFER_SHIFT            (12U)
#define CSL_DSIPROTOCOLENGINE_CTRL_LINE_BUFFER_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_LINE_BUFFER_F2               (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CTRL_LINE_BUFFER_F0               (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_LINE_BUFFER_F1               (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DATA_BUS_WIDTH_MASK       (0x000000C0U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DATA_BUS_WIDTH_SHIFT      (6U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DATA_BUS_WIDTH_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DATA_BUS_WIDTH_F18        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DATA_BUS_WIDTH_F24        (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CTRL_VP_DATA_BUS_WIDTH_F16        (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CTRL_TX_FIFO_ARBITRATION_MASK     (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TX_FIFO_ARBITRATION_SHIFT    (3U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TX_FIFO_ARBITRATION_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TX_FIFO_ARBITRATION_ROUNDROBIN  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TX_FIFO_ARBITRATION_SEQUENTIAL  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_MASK           (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_SHIFT          (5U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_ENABLE         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_DISABLE        (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CTRL_BLANKING_MODE_MASK           (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_BLANKING_MODE_SHIFT          (20U)
#define CSL_DSIPROTOCOLENGINE_CTRL_BLANKING_MODE_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_BLANKING_MODE_HS             (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL_BLANKING_MODE_LPS            (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_MODE_MASK      (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_MODE_SHIFT     (14U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_MODE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_MODE_SYNCHRONIZED  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_TRIGGER_RESET_MODE_IMMEDIATE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_HFP_BLANKING_MODE_MASK       (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HFP_BLANKING_MODE_SHIFT      (21U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HFP_BLANKING_MODE_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HFP_BLANKING_MODE_COMMAND_PACKET_TX_FIFO  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HFP_BLANKING_MODE_HS_BLANKING_PACKET_ONLY  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_HBP_BLANKING_MODE_MASK       (0x00400000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HBP_BLANKING_MODE_SHIFT      (22U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HBP_BLANKING_MODE_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HBP_BLANKING_MODE_COMMAND_PACKET_TX_FIFO  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HBP_BLANKING_MODE_HS_BLANKING_PACKET_ONLY  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_HSA_BLANKING_MODE_MASK       (0x00800000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HSA_BLANKING_MODE_SHIFT      (23U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HSA_BLANKING_MODE_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HSA_BLANKING_MODE_COMMAND_PACKET_TX_FIFO  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_HSA_BLANKING_MODE_HS_BLANKING_PACKET_ONLY  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_DISPC_UPDATE_SYNC_MASK       (0x01000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_DISPC_UPDATE_SYNC_SHIFT      (24U)
#define CSL_DSIPROTOCOLENGINE_CTRL_DISPC_UPDATE_SYNC_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_DISPC_UPDATE_SYNC_DISABLE    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL_DISPC_UPDATE_SYNC_ENABLE     (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL_RESETVAL                     (0x00000100U)

/* GNQ */

#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_MASK             (0x00000007U)
#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_SHIFT            (0U)
#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_RESETVAL         (0x00000006U)
#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_F32              (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_F64              (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_F128             (0x00000006U)
#define CSL_DSIPROTOCOLENGINE_GNQ_TX_FIFODEPTH_F256             (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_MASK             (0x00000038U)
#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_SHIFT            (3U)
#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_RESETVAL         (0x00000006U)
#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_F64              (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_F256             (0x00000007U)
#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_F32              (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_RX_FIFODEPTH_F128             (0x00000006U)

#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_MASK           (0x000001C0U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_SHIFT          (6U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_RESETVAL       (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_F3             (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_F2             (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_F0             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_F4             (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DMA_REQUEST_F1             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_MASK            (0x00000E00U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_SHIFT           (9U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_RESETVAL        (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_F3              (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_F4              (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_F1              (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_DATA_LANES_F2              (0x00000002U)

#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_MASK     (0x00007000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_SHIFT    (12U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F1       (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F2       (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F3       (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F4       (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F5       (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F6       (0x00000006U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_LINE_BUFFER_SIZE_F7       (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_NB_LINE_BUFFER_MASK       (0x00030000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_NB_LINE_BUFFER_SHIFT      (16U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_NB_LINE_BUFFER_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_NB_LINE_BUFFER_F1         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_NB_LINE_BUFFER_F2         (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP1_NB_LINE_BUFFER_F0         (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_MASK     (0x001C0000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_SHIFT    (18U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_RESETVAL  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_F1       (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_F2       (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_F3       (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_F4       (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_F5       (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_LINE_BUFFER_SIZE_F6       (0x00000006U)

#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_NB_LINE_BUFFER_MASK       (0x00C00000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_NB_LINE_BUFFER_SHIFT      (22U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_NB_LINE_BUFFER_RESETVAL   (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_NB_LINE_BUFFER_F1         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_NB_LINE_BUFFER_F2         (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_GNQ_VP2_NB_LINE_BUFFER_F0         (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_GNQ_NB_VID_PORTS_MASK             (0x01000000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_VID_PORTS_SHIFT            (24U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_VID_PORTS_RESETVAL         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_VID_PORTS_SINGLE_VP        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_GNQ_NB_VID_PORTS_DUAL_VP          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_GNQ_RESETVAL                      (0x01927936U)

/* COMPLEXIO_CFG1 */

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_MASK  (0x00000007U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_POSITION_4  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_POSITION_2  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_POSITION_3  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POSITION_POSITION_1  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POL_MASK     (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POL_SHIFT    (7U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POL_MINUSPLUS  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POL_PLUSMINUS  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_MASK  (0x00000700U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_POSITION_3  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_POSITION_5  (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_NOT_USED  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_POSITION_2  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_POSITION_4  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POSITION_POSITION_1  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_MASK  (0x00070000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_NOT_USED  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_POSITION_2  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_POSITION_5  (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_POSITION_3  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_POSITION_1  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POSITION_POSITION_4  (0x00000004U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POL_MASK     (0x00000800U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POL_SHIFT    (11U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POL_MINUSPLUS  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA2_POL_PLUSMINUS  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_MASK  (0x00007000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_SHIFT  (12U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_POSITION_1  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_POSITION_4  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_POSITION_2  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_POSITION_5  (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_NOT_USED  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POSITION_POSITION_3  (0x00000003U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_MASK  (0x00000070U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_POSITION_3  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_POSITION_4  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_POSITION_1  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_POSITION_2  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA1_POSITION_POSITION_5  (0x00000005U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POL_MASK     (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POL_SHIFT    (3U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POL_PLUSMINUS  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_CLOCK_POL_MINUSPLUS  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POL_MASK     (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POL_SHIFT    (19U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POL_MINUSPLUS  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA4_POL_PLUSMINUS  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POL_MASK     (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POL_SHIFT    (15U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POL_MINUSPLUS  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_DATA3_POL_PLUSMINUS  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_CMD_MASK       (0x18000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_CMD_SHIFT      (27U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_CMD_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_CMD_STATE_OFF  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_CMD_STATE_ON   (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_CMD_STATE_ULP  (0x00000002U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_STS_MASK       (0x06000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_STS_SHIFT      (25U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_STS_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_STS_STATE_OFF  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_STS_STATE_ON   (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_PWR_STS_STATE_ULP  (0x00000002U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_GOBIT_MASK         (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_GOBIT_SHIFT        (30U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_GOBIT_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_GOBIT_SET          (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_GOBIT_RESET        (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_RESET_DONE_MASK    (0x20000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_RESET_DONE_SHIFT   (29U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_RESET_DONE_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_RESET_DONE_RESETCOMPLETED  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_RESET_DONE_RESETONGOING  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_SHADOWING_MASK     (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_SHADOWING_SHIFT    (31U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_SHADOWING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_SHADOWING_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_SHADOWING_ENABLE   (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_USE_LDO_EXTERNAL_MASK  (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_USE_LDO_EXTERNAL_SHIFT  (20U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_USE_LDO_EXTERNAL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_USE_LDO_EXTERNAL_EXTERNALLDO  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_USE_LDO_EXTERNAL_INTERNALLDO  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_LDO_POWER_GOOD_STATE_MASK  (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_LDO_POWER_GOOD_STATE_SHIFT  (21U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_LDO_POWER_GOOD_STATE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_LDO_POWER_GOOD_STATE_SUPPLYUP  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_LDO_POWER_GOOD_STATE_SUPPLYDOWN  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG1_RESETVAL           (0x20000000U)

/* COMPLEXIO_IRQSTS */

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC4_IRQ_MASK  (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC4_IRQ_SHIFT  (3U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC4_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC4_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC4_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC2_IRQ_MASK  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC2_IRQ_SHIFT  (1U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC2_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC2_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC5_IRQ_MASK  (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC5_IRQ_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC5_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC5_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC5_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC1_IRQ_MASK  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC1_IRQ_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC1_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC1_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC3_IRQ_MASK  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC3_IRQ_SHIFT  (2U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC3_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRSYNCESC3_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC1_IRQ_MASK  (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC1_IRQ_SHIFT  (5U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC1_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC1_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC2_IRQ_MASK  (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC2_IRQ_SHIFT  (6U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC2_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC2_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC3_IRQ_MASK  (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC3_IRQ_SHIFT  (7U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC3_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC3_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC4_IRQ_MASK  (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC4_IRQ_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC4_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC4_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC4_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC5_IRQ_MASK  (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC5_IRQ_SHIFT  (9U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC5_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC5_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRESC5_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL1_IRQ_MASK  (0x00000400U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL1_IRQ_SHIFT  (10U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL1_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL1_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL2_IRQ_MASK  (0x00000800U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL2_IRQ_SHIFT  (11U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL2_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL2_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL3_IRQ_MASK  (0x00001000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL3_IRQ_SHIFT  (12U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL3_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL3_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL4_IRQ_MASK  (0x00002000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL4_IRQ_SHIFT  (13U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL4_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL4_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL4_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL5_IRQ_MASK  (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL5_IRQ_SHIFT  (14U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL5_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL5_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCTRL5_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS1_IRQ_MASK  (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS1_IRQ_SHIFT  (15U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS1_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS1_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS4_IRQ_MASK  (0x00040000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS4_IRQ_SHIFT  (18U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS4_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS4_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS4_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS3_IRQ_MASK  (0x00020000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS3_IRQ_SHIFT  (17U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS3_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS3_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS2_IRQ_MASK  (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS2_IRQ_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS2_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS2_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS5_IRQ_MASK  (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS5_IRQ_SHIFT  (19U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS5_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS5_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_STATEULPS5_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_1_IRQ_MASK  (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_1_IRQ_SHIFT  (20U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_1_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_1_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_1_IRQ_MASK  (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_1_IRQ_SHIFT  (21U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_1_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_1_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_2_IRQ_MASK  (0x00400000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_2_IRQ_SHIFT  (22U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_2_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_2_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_2_IRQ_MASK  (0x00800000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_2_IRQ_SHIFT  (23U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_2_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_2_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_2_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_3_IRQ_MASK  (0x01000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_3_IRQ_SHIFT  (24U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_3_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_3_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_3_IRQ_MASK  (0x02000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_3_IRQ_SHIFT  (25U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_3_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_3_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_3_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_4_IRQ_MASK  (0x04000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_4_IRQ_SHIFT  (26U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_4_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_4_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_4_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_4_IRQ_MASK  (0x08000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_4_IRQ_SHIFT  (27U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_4_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_4_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_4_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_5_IRQ_MASK  (0x10000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_5_IRQ_SHIFT  (28U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_5_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_5_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP0_5_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_5_IRQ_MASK  (0x20000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_5_IRQ_SHIFT  (29U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_5_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_5_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ERRCONTENTIONLP1_5_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL0_IRQ_MASK  (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL0_IRQ_SHIFT  (30U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL0_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL0_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL0_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL1_IRQ_MASK  (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL1_IRQ_SHIFT  (31U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL1_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL1_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_ULPSACTIVENOT_ALL1_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQSTS_RESETVAL         (0x00000000U)

/* COMPLEXIO_IRQEN */

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC3_IRQ_EN_MASK  (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC3_IRQ_EN_SHIFT  (7U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC3_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC3_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC3_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_1_IRQ_EN_MASK  (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_1_IRQ_EN_SHIFT  (21U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC1_IRQ_EN_MASK  (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC1_IRQ_EN_SHIFT  (5U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC3_IRQ_EN_MASK  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC3_IRQ_EN_SHIFT  (2U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC3_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC3_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC3_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC4_IRQ_EN_MASK  (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC4_IRQ_EN_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC4_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC4_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC4_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL2_IRQ_EN_MASK  (0x00000800U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL2_IRQ_EN_SHIFT  (11U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL2_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL2_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL2_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC5_IRQ_EN_MASK  (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC5_IRQ_EN_SHIFT  (9U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC5_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC5_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC5_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL5_IRQ_EN_MASK  (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL5_IRQ_EN_SHIFT  (14U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL5_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL5_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL5_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC2_IRQ_EN_MASK  (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC2_IRQ_EN_SHIFT  (6U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC2_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC2_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRESC2_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC1_IRQ_EN_MASK  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC1_IRQ_EN_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC4_IRQ_EN_MASK  (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC4_IRQ_EN_SHIFT  (3U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC4_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC4_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC4_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_1_IRQ_EN_MASK  (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_1_IRQ_EN_SHIFT  (20U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC5_IRQ_EN_MASK  (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC5_IRQ_EN_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC5_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC5_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC5_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL3_IRQ_EN_MASK  (0x00001000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL3_IRQ_EN_SHIFT  (12U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL3_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL3_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL3_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL1_IRQ_EN_MASK  (0x00000400U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL1_IRQ_EN_SHIFT  (10U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL4_IRQ_EN_MASK  (0x00002000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL4_IRQ_EN_SHIFT  (13U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL4_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL4_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCTRL4_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC2_IRQ_EN_MASK  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC2_IRQ_EN_SHIFT  (1U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC2_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC2_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRSYNCSESC2_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS1_IRQ_EN_MASK  (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS1_IRQ_EN_SHIFT  (15U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS2_IRQ_EN_MASK  (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS2_IRQ_EN_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS2_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS2_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS2_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS3_IRQ_EN_MASK  (0x00020000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS3_IRQ_EN_SHIFT  (17U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS3_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS3_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS3_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS4_IRQ_EN_MASK  (0x00040000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS4_IRQ_EN_SHIFT  (18U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS4_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS4_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS4_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS5_IRQ_EN_MASK  (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS5_IRQ_EN_SHIFT  (19U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS5_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS5_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_STATEULPS5_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_2_IRQ_EN_MASK  (0x00800000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_2_IRQ_EN_SHIFT  (23U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_2_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_2_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_2_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_2_IRQ_EN_MASK  (0x00400000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_2_IRQ_EN_SHIFT  (22U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_2_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_2_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_2_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_3_IRQ_EN_MASK  (0x02000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_3_IRQ_EN_SHIFT  (25U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_3_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_3_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_3_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_3_IRQ_EN_MASK  (0x01000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_3_IRQ_EN_SHIFT  (24U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_3_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_3_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_3_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_4_IRQ_EN_MASK  (0x04000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_4_IRQ_EN_SHIFT  (26U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_4_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_4_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_4_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_4_IRQ_EN_MASK  (0x08000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_4_IRQ_EN_SHIFT  (27U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_4_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_4_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_4_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_5_IRQ_EN_MASK  (0x10000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_5_IRQ_EN_SHIFT  (28U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_5_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_5_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP0_5_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL0_IRQ_EN_MASK  (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL0_IRQ_EN_SHIFT  (30U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL0_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL0_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL0_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL1_IRQ_EN_MASK  (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL1_IRQ_EN_SHIFT  (31U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL1_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL1_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ULPSACTIVENOT_ALL1_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_5_IRQ_EN_MASK  (0x20000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_5_IRQ_EN_SHIFT  (29U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_5_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_5_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_ERRCONTENTIONLP1_5_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_IRQEN_RESETVAL          (0x00000000U)

/* CLK_CTRL */

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_EN_MASK  (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_EN_SHIFT  (15U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_DIVISOR_MASK      (0x00001FFFU)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_DIVISOR_SHIFT     (0U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_DIVISOR_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_DIVISOR_MAX       (0x00001fffU)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_DDR_CLK_ALWAYS_ON_MASK   (0x00002000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_DDR_CLK_ALWAYS_ON_SHIFT  (13U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_DDR_CLK_ALWAYS_ON_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_DDR_CLK_ALWAYS_ON_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_DDR_CLK_ALWAYS_ON_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_MASK         (0xC0000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_SHIFT        (30U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_STATE_OFF    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_STATE_ON_ALL  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_STATE_ON_DIV  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_CMD_STATE_ON_HSCLK  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_MASK         (0x30000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_SHIFT        (28U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_STATE_ON_ALL  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_STATE_ON_DIV  (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_STATE_OFF    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_PLL_PWR_STS_STATE_ON_HSCLK  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_CIO_CLK_ICG_MASK         (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_CIO_CLK_ICG_SHIFT        (14U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_CIO_CLK_ICG_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_CIO_CLK_ICG_DISABLE      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_CIO_CLK_ICG_ENABLE       (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_SIZE_MASK  (0x00030000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_SIZE_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_NULL_PACKET_SIZE_MAX  (0x00000003U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_AUTO_STOP_EN_MASK     (0x00040000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_AUTO_STOP_EN_SHIFT    (18U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_AUTO_STOP_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_AUTO_STOP_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_AUTO_STOP_EN_ENABLE   (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_MANUAL_STOP_CTRL_MASK  (0x00080000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_MANUAL_STOP_CTRL_SHIFT  (19U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_MANUAL_STOP_CTRL_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_MANUAL_STOP_CTRL_DEASSERTION  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_HS_MANUAL_STOP_CTRL_ASSERTION  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_EN_MASK           (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_EN_SHIFT          (20U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_EN_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_EN_DISABLE        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_CLK_EN_ENABLE         (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_RX_SYNCHRO_EN_MASK    (0x00200000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_RX_SYNCHRO_EN_SHIFT   (21U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_RX_SYNCHRO_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_RX_SYNCHRO_EN_HIGHSPEED  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_LP_RX_SYNCHRO_EN_LOWSPEED  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CLK_CTRL_RESETVAL                 (0x00000001U)

/* TIMING1 */

#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_CTR_IO_MASK    (0x00001FFFU)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_CTR_IO_SHIFT   (0U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_CTR_IO_RESETVAL  (0x00001fffU)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_CTR_IO_MAX     (0x00001fffU)

#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X4_IO_MASK     (0x00002000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X4_IO_SHIFT    (13U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X4_IO_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X4_IO_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X4_IO_ENABLE   (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X16_IO_MASK    (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X16_IO_SHIFT   (14U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X16_IO_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X16_IO_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_STOP_STATE_X16_IO_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_TIMING1_FORCE_TX_STOP_MODE_IO_MASK  (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_FORCE_TX_STOP_MODE_IO_SHIFT  (15U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_FORCE_TX_STOP_MODE_IO_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_FORCE_TX_STOP_MODE_IO_DEASSERTION  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_FORCE_TX_STOP_MODE_IO_ASSERTION  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_MASK                (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_SHIFT               (31U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_RESETVAL            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_DEASSERTION         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_ASSERTION           (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X16_MASK            (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X16_SHIFT           (30U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X16_RESETVAL        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X16_ENABLE          (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X16_DISABLE         (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X8_MASK             (0x20000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X8_SHIFT            (29U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X8_RESETVAL         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X8_ENABLE           (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_X8_DISABLE          (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_CTR_MASK            (0x1FFF0000U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_CTR_SHIFT           (16U)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_CTR_RESETVAL        (0x00001fffU)
#define CSL_DSIPROTOCOLENGINE_TIMING1_TA_TO_CTR_MAX             (0x00001fffU)

#define CSL_DSIPROTOCOLENGINE_TIMING1_RESETVAL                  (0x7fff7fffU)

/* TIMING2 */

#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X16_MASK         (0x20000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X16_SHIFT        (29U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X16_RESETVAL     (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X16_ENABLE       (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X16_DISABLE      (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_MASK             (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_SHIFT            (31U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_ASSERTION        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_DEASSERTION      (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_CTR_MASK         (0x1FFF0000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_CTR_SHIFT        (16U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_CTR_RESETVAL     (0x00001fffU)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_CTR_MAX          (0x00001fffU)

#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X64_MASK         (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X64_SHIFT        (30U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X64_RESETVAL     (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X64_ENABLE       (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_HS_TX_TO_X64_DISABLE      (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_MASK             (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_SHIFT            (15U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_ASSERTION        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_DEASSERTION      (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_CTR_MASK         (0x00001FFFU)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_CTR_SHIFT        (0U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_CTR_RESETVAL     (0x00001fffU)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_CTR_MAX          (0x00001fffU)

#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X16_MASK         (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X16_SHIFT        (14U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X16_RESETVAL     (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X16_ENABLE       (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X16_DISABLE      (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X4_MASK          (0x00002000U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X4_SHIFT         (13U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X4_RESETVAL      (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X4_ENABLE        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TIMING2_LP_RX_TO_X4_DISABLE       (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_TIMING2_RESETVAL                  (0x7fff7fffU)

/* VM_TIMING1 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HBP_MASK               (0x00000FFFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HBP_SHIFT              (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HBP_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HBP_MAX                (0x00000fffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HFP_MASK               (0x00FFF000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HFP_SHIFT              (12U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HFP_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HFP_MAX                (0x00000fffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HSA_MASK               (0xFF000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HSA_SHIFT              (24U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HSA_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_HSA_MAX                (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING1_RESETVAL               (0x00000000U)

/* VM_TIMING2 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VBP_MASK               (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VBP_SHIFT              (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VBP_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VBP_MAX                (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VFP_MASK               (0x0000FF00U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VFP_SHIFT              (8U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VFP_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VFP_MAX                (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VSA_MASK               (0x00FF0000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VSA_SHIFT              (16U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VSA_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_VSA_MAX                (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_WINDOW_SYNC_MASK       (0x0F000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_WINDOW_SYNC_SHIFT      (24U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_WINDOW_SYNC_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_WINDOW_SYNC_MAX        (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING2_RESETVAL               (0x00000000U)

/* VM_TIMING3 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_VACT_MASK              (0x0000FFFFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_VACT_SHIFT             (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_VACT_RESETVAL          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_VACT_MAX               (0x0000ffffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_TL_MASK                (0xFFFF0000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_TL_SHIFT               (16U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_TL_RESETVAL            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_TL_MAX                 (0x0000ffffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING3_RESETVAL               (0x00000000U)

/* CLK_TIMING */

#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_POST_MASK      (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_POST_SHIFT     (0U)
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_POST_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_POST_MAX       (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_PRE_MASK       (0x0000FF00U)
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_PRE_SHIFT      (8U)
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_PRE_RESETVAL   (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_DDR_CLK_PRE_MAX        (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_CLK_TIMING_RESETVAL               (0x00000101U)

/* TX_FIFO_VC_SIZE */

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_SIZE_MASK  (0xF0000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_SIZE_SHIFT  (28U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_ADD_MASK  (0x07000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_ADD_SHIFT  (24U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC3_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_SIZE_MASK  (0x00F00000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_SIZE_SHIFT  (20U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_ADD_MASK  (0x00070000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_ADD_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC2_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_SIZE_MASK  (0x0000F000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_SIZE_SHIFT  (12U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_ADD_MASK  (0x00000700U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_ADD_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC1_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_SIZE_MASK  (0x000000F0U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_SIZE_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_ADD_MASK  (0x00000007U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_ADD_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_VC0_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_SIZE_RESETVAL          (0x00000000U)

/* RX_FIFO_VC_SIZE */

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_SIZE_MASK  (0x000000F0U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_SIZE_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_SIZE_MASK  (0x0000F000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_SIZE_SHIFT  (12U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_SIZE_MASK  (0x00F00000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_SIZE_SHIFT  (20U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_SIZE_MASK  (0xF0000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_SIZE_SHIFT  (28U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_SIZE_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_SIZE_MAX  (0x0000000fU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_ADD_MASK  (0x07000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_ADD_SHIFT  (24U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC3_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_ADD_MASK  (0x00070000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_ADD_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC2_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_ADD_MASK  (0x00000700U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_ADD_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC1_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_ADD_MASK  (0x00000007U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_ADD_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_ADD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_VC0_FIFO_ADD_MAX  (0x00000007U)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_SIZE_RESETVAL          (0x00000000U)

/* COMPLEXIO_CFG2 */

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG1_MASK  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG1_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG1_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG1_ACTIVE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG1_INACTIVE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG1_MASK  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG1_SHIFT  (1U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG1_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG1_ACTIVE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG1_INACTIVE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG1_MASK  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG1_SHIFT  (2U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG1_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG1_ACTIVE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG1_INACTIVE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG1_MASK  (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG1_SHIFT  (3U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG1_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG1_ACTIVE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG1_INACTIVE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG1_MASK  (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG1_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG1_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG1_ACTIVE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG1_INACTIVE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG2_MASK  (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG2_SHIFT  (9U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG2_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG2_INACTIVE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE5_ULPS_SIG2_ACTIVE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG2_MASK  (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG2_SHIFT  (7U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG2_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG2_INACTIVE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE3_ULPS_SIG2_ACTIVE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG2_MASK  (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG2_SHIFT  (6U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG2_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG2_INACTIVE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE2_ULPS_SIG2_ACTIVE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG2_MASK  (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG2_SHIFT  (5U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG2_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG2_ACTIVE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE1_ULPS_SIG2_INACTIVE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_HS_BUSY_MASK       (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_HS_BUSY_SHIFT      (16U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_HS_BUSY_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_HS_BUSY_FALSE      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_HS_BUSY_TRUE       (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LP_BUSY_MASK       (0x00020000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LP_BUSY_SHIFT      (17U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LP_BUSY_RESETVAL   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LP_BUSY_FALSE      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LP_BUSY_TRUE       (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG2_MASK  (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG2_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG2_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG2_INACTIVE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_LANE4_ULPS_SIG2_ACTIVE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_COMPLEXIO_CFG2_RESETVAL           (0x00000000U)

/* RX_FIFO_VC_FULLNESS */

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC2_FIFO_FULLNESS_MASK  (0x00FF0000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC2_FIFO_FULLNESS_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC2_FIFO_FULLNESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC2_FIFO_FULLNESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC0_FIFO_FULLNESS_MASK  (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC0_FIFO_FULLNESS_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC0_FIFO_FULLNESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC0_FIFO_FULLNESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC3_FIFO_FULLNESS_MASK  (0xFF000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC3_FIFO_FULLNESS_SHIFT  (24U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC3_FIFO_FULLNESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC3_FIFO_FULLNESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC1_FIFO_FULLNESS_MASK  (0x0000FF00U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC1_FIFO_FULLNESS_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC1_FIFO_FULLNESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_VC1_FIFO_FULLNESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_RX_FIFO_VC_FULLNESS_RESETVAL      (0x00000000U)

/* VM_TIMING4 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HFP_HS_INTERLEAVING_MASK  (0x0000FF00U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HFP_HS_INTERLEAVING_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HFP_HS_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HFP_HS_INTERLEAVING_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HBP_HS_INTERLEAVING_MASK  (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HBP_HS_INTERLEAVING_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HBP_HS_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HBP_HS_INTERLEAVING_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HSA_HS_INTERLEAVING_MASK  (0x00FF0000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HSA_HS_INTERLEAVING_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HSA_HS_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_HSA_HS_INTERLEAVING_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING4_RESETVAL               (0x00000000U)

/* TX_FIFO_VC_EMPTINESS */

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC0_FIFO_EMPTINESS_MASK  (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC0_FIFO_EMPTINESS_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC0_FIFO_EMPTINESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC0_FIFO_EMPTINESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC2_FIFO_EMPTINESS_MASK  (0x00FF0000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC2_FIFO_EMPTINESS_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC2_FIFO_EMPTINESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC2_FIFO_EMPTINESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC3_FIFO_EMPTINESS_MASK  (0xFF000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC3_FIFO_EMPTINESS_SHIFT  (24U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC3_FIFO_EMPTINESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC3_FIFO_EMPTINESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC1_FIFO_EMPTINESS_MASK  (0x0000FF00U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC1_FIFO_EMPTINESS_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC1_FIFO_EMPTINESS_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_VC1_FIFO_EMPTINESS_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_TX_FIFO_VC_EMPTINESS_RESETVAL     (0x00000000U)

/* VM_TIMING5 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HFP_LP_INTERLEAVING_MASK  (0x0000FF00U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HFP_LP_INTERLEAVING_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HFP_LP_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HFP_LP_INTERLEAVING_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HBP_LP_INTERLEAVING_MASK  (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HBP_LP_INTERLEAVING_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HBP_LP_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HBP_LP_INTERLEAVING_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HSA_LP_INTERLEAVING_MASK  (0x00FF0000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HSA_LP_INTERLEAVING_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HSA_LP_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_HSA_LP_INTERLEAVING_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING5_RESETVAL               (0x00000000U)

/* VM_TIMING6 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_LP_INTERLEAVING_MASK  (0x0000FFFFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_LP_INTERLEAVING_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_LP_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_LP_INTERLEAVING_MAX  (0x0000ffffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_HS_INTERLEAVING_MASK  (0xFFFF0000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_HS_INTERLEAVING_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_HS_INTERLEAVING_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_BL_HS_INTERLEAVING_MAX  (0x0000ffffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING6_RESETVAL               (0x00000000U)

/* VM_TIMING7 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_EXIT_HS_MODE_LAT_MASK  (0x0000FFFFU)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_EXIT_HS_MODE_LAT_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_EXIT_HS_MODE_LAT_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_EXIT_HS_MODE_LAT_MAX   (0x0000ffffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_ENTER_HS_MODE_LAT_MASK  (0xFFFF0000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_ENTER_HS_MODE_LAT_SHIFT  (16U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_ENTER_HS_MODE_LAT_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_ENTER_HS_MODE_LAT_MAX  (0x0000ffffU)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING7_RESETVAL               (0x00000000U)

/* STOPCLK_TIMING */

#define CSL_DSIPROTOCOLENGINE_STOPCLK_TIMING_DSI_STOPCLK_LAT_MASK  (0x000000FFU)
#define CSL_DSIPROTOCOLENGINE_STOPCLK_TIMING_DSI_STOPCLK_LAT_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_STOPCLK_TIMING_DSI_STOPCLK_LAT_RESETVAL  (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_STOPCLK_TIMING_DSI_STOPCLK_LAT_MAX  (0x000000ffU)

#define CSL_DSIPROTOCOLENGINE_STOPCLK_TIMING_RESETVAL           (0x00000080U)

/* CTRL2 */

#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_POL_MASK             (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_POL_SHIFT            (8U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_POL_RESETVAL         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_POL_FALLING          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_POL_RISING           (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_HSYNC_POL_MASK           (0x00000400U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_HSYNC_POL_SHIFT          (10U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_HSYNC_POL_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_HSYNC_POL_LOW            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_HSYNC_POL_HIGH           (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_VSYNC_POL_MASK           (0x00000800U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_VSYNC_POL_SHIFT          (11U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_VSYNC_POL_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_VSYNC_POL_HIGH           (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_VSYNC_POL_LOW            (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DE_POL_MASK              (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DE_POL_SHIFT             (9U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DE_POL_RESETVAL          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DE_POL_LOW               (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DE_POL_HIGH              (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_RATIO_MASK           (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_RATIO_SHIFT          (4U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_RATIO_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_RATIO_RATIO2         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_CLK_RATIO_RATIO3ANDHIGHER  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_LINE_BUFFER_MASK            (0x00003000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_LINE_BUFFER_SHIFT           (12U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_LINE_BUFFER_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_LINE_BUFFER_F2              (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_LINE_BUFFER_F0              (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_LINE_BUFFER_F1              (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DATA_BUS_WIDTH_MASK      (0x000000C0U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DATA_BUS_WIDTH_SHIFT     (6U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DATA_BUS_WIDTH_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DATA_BUS_WIDTH_F18       (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DATA_BUS_WIDTH_F24       (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_CTRL2_VP_DATA_BUS_WIDTH_F16       (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_CTRL2_RESETVAL                    (0x00000100U)

/* VM_TIMING8 */

#define CSL_DSIPROTOCOLENGINE_VM_TIMING8_HFPX_MASK              (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING8_HFPX_SHIFT             (0U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING8_HFPX_RESETVAL          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VM_TIMING8_HFPX_MAX               (0x00000003U)

#define CSL_DSIPROTOCOLENGINE_VM_TIMING8_RESETVAL               (0x00000000U)

/* TE_HSYNC_WIDTH */

#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_WIDTH_MIN_HSYNC_PULSE_WIDTH_MASK  (0x000FFF00U)
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_WIDTH_MIN_HSYNC_PULSE_WIDTH_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_WIDTH_MIN_HSYNC_PULSE_WIDTH_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_WIDTH_MIN_HSYNC_PULSE_WIDTH_MAX  (0x00000fffU)

#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_WIDTH_RESETVAL           (0x00000100U)

/* TE_VSYNC_WIDTH */

#define CSL_DSIPROTOCOLENGINE_TE_VSYNC_WIDTH_MIN_VSYNC_PULSE_WIDTH_MASK  (0x000FFF00U)
#define CSL_DSIPROTOCOLENGINE_TE_VSYNC_WIDTH_MIN_VSYNC_PULSE_WIDTH_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_TE_VSYNC_WIDTH_MIN_VSYNC_PULSE_WIDTH_RESETVAL  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_TE_VSYNC_WIDTH_MIN_VSYNC_PULSE_WIDTH_MAX  (0x00000fffU)

#define CSL_DSIPROTOCOLENGINE_TE_VSYNC_WIDTH_RESETVAL           (0x00000100U)

/* TE_HSYNC_NUMBER */

#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_NUMBER_LINE_NUMBER_MASK  (0x000007FFU)
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_NUMBER_LINE_NUMBER_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_NUMBER_LINE_NUMBER_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_NUMBER_LINE_NUMBER_MAX   (0x000007ffU)

#define CSL_DSIPROTOCOLENGINE_TE_HSYNC_NUMBER_RESETVAL          (0x00000000U)

/* VC_CTRL */

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_EN_MASK                (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_EN_SHIFT               (0U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_EN_RESETVAL            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_EN_ENABLE              (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_EN_DISABLE             (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_SHORT_EN_MASK         (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_SHORT_EN_SHIFT        (2U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_SHORT_EN_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_SHORT_EN_DISABLE      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_SHORT_EN_ENABLE       (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_CS_TX_EN_MASK             (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_CS_TX_EN_SHIFT            (7U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_CS_TX_EN_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_CS_TX_EN_DISABLE          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_CS_TX_EN_ENABLE           (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_ECC_TX_EN_MASK            (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_ECC_TX_EN_SHIFT           (8U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_ECC_TX_EN_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_ECC_TX_EN_DISABLE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_ECC_TX_EN_ENABLE          (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_EN_MASK               (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_EN_SHIFT              (6U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_EN_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_EN_DISABLE            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_EN_ENABLE             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_SOURCE_MASK               (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_SOURCE_SHIFT              (1U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_SOURCE_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_SOURCE_VIDEO_PORT         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_SOURCE_OCP_SLAVE_PORT     (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_LONG_EN_MASK          (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_LONG_EN_SHIFT         (3U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_LONG_EN_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_LONG_EN_DISABLE       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_BTA_LONG_EN_ENABLE        (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_MASK                 (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_SHIFT                (4U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_RESETVAL             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_COMMAND_MODE         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_VIDEO_MODE           (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_MASK           (0x000E0000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_SHIFT          (17U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_F1             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_F2             (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_F4             (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_F8             (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_F16            (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_THR_F32            (0x00000005U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RX_FIFO_NOT_EMPTY_MASK    (0x00100000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RX_FIFO_NOT_EMPTY_SHIFT   (20U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RX_FIFO_NOT_EMPTY_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RX_FIFO_NOT_EMPTY_EMPTY   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RX_FIFO_NOT_EMPTY_NOT_EMPTY  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_SPEED_MASK           (0x00000200U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_SPEED_SHIFT          (9U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_SPEED_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_SPEED_LP             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_MODE_SPEED_HS             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_MASK        (0x00E00000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_SHIFT       (21U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_DMA_REQ0    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_DMA_REQ3    (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_DMA_REQ1    (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_DMA_REQ2    (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_TX_REQ_NB_NO_DMA_REQ  (0x00000004U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_NOT_EMPTY_MASK    (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_NOT_EMPTY_SHIFT   (5U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_NOT_EMPTY_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_NOT_EMPTY_NOT_EMPTY  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_NOT_EMPTY_EMPTY   (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_MASK           (0x07000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_SHIFT          (24U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_F2             (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_F1             (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_F32            (0x00000005U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_F8             (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_F4             (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_THR_F16            (0x00000004U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_MASK        (0x38000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_SHIFT       (27U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_RESETVAL    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_DMA_REQ2    (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_DMA_REQ3    (0x00000003U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_DMA_REQ1    (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_NO_DMA_REQ  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DMA_RX_REQ_NB_DMA_REQ0    (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_FULL_MASK         (0x00010000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_FULL_SHIFT        (16U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_FULL_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_FULL_NOT_FULL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_TX_FIFO_FULL_FULL         (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_BUSY_MASK              (0x00008000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_BUSY_SHIFT             (15U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_BUSY_RESETVAL          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_BUSY_BUSY              (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VC_BUSY_COMPLETED         (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_PP_BUSY_MASK              (0x00004000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_PP_BUSY_SHIFT             (14U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_PP_BUSY_RESETVAL          (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_PP_BUSY_PP_BUSY           (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_PP_BUSY_PP_FREE           (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_EN_MASK           (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_EN_SHIFT          (30U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_EN_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_EN_DCS_DISABLE    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_EN_DCS_ENABLE     (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_CODE_MASK         (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_CODE_SHIFT        (31U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_CODE_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_CODE_DCS_CONTINUE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_DCS_CMD_CODE_DCS_START    (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_MASK   (0x00000C00U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_SHIFT  (10U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_F24    (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_F16    (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_F1616  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_OCP_DATA_BUS_WIDTH_F32    (0x00000003U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RGB565_ORDER_MASK         (0x00001000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RGB565_ORDER_SHIFT        (12U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RGB565_ORDER_RESETVAL     (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RGB565_ORDER_RGB565_DBI2  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RGB565_ORDER_RGB565_VIDEO  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VP_SOURCE_MASK            (0x00002000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VP_SOURCE_SHIFT           (13U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VP_SOURCE_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VP_SOURCE_VIDEO_PORT_2    (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_CTRL_VP_SOURCE_VIDEO_PORT_1    (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_CTRL_RESETVAL                  (0x00000000U)

/* VC_IRQEN */

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_CS_IRQ_EN_MASK           (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_CS_IRQ_EN_SHIFT          (0U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_CS_IRQ_EN_RESETVAL       (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_CS_IRQ_EN_ENABLE         (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_CS_IRQ_EN_DISABLE        (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_CORRECTION_IRQ_EN_MASK  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_CORRECTION_IRQ_EN_SHIFT  (1U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_CORRECTION_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_CORRECTION_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_CORRECTION_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PACKET_SENT_IRQ_EN_MASK  (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PACKET_SENT_IRQ_EN_SHIFT  (2U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PACKET_SENT_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PACKET_SENT_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PACKET_SENT_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_RX_OVF_IRQ_EN_MASK  (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_RX_OVF_IRQ_EN_SHIFT  (4U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_RX_OVF_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_RX_OVF_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_RX_OVF_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_OVF_IRQ_EN_MASK  (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_OVF_IRQ_EN_SHIFT  (3U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_OVF_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_OVF_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_OVF_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_BTA_IRQ_EN_MASK          (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_BTA_IRQ_EN_SHIFT         (5U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_BTA_IRQ_EN_RESETVAL      (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_BTA_IRQ_EN_ENABLE        (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_BTA_IRQ_EN_DISABLE       (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_NO_CORRECTION_IRQ_EN_MASK  (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_NO_CORRECTION_IRQ_EN_SHIFT  (6U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_NO_CORRECTION_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_NO_CORRECTION_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_ECC_NO_CORRECTION_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_UDF_IRQ_EN_MASK  (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_UDF_IRQ_EN_SHIFT  (7U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_UDF_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_UDF_IRQ_EN_ENABLE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_FIFO_TX_UDF_IRQ_EN_DISABLE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PP_BUSY_CHANGE_IRQ_EN_MASK  (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PP_BUSY_CHANGE_IRQ_EN_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PP_BUSY_CHANGE_IRQ_EN_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PP_BUSY_CHANGE_IRQ_EN_DISABLE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_PP_BUSY_CHANGE_IRQ_EN_ENABLE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQEN_RESETVAL                 (0x00000000U)

/* VC_IRQSTS */

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_CS_IRQ_MASK             (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_CS_IRQ_SHIFT            (0U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_CS_IRQ_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_CS_IRQ_FALSE            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_CS_IRQ_TRUE             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_CORRECTION_IRQ_MASK  (0x00000002U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_CORRECTION_IRQ_SHIFT  (1U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_CORRECTION_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_CORRECTION_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_CORRECTION_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PACKET_SENT_IRQ_MASK    (0x00000004U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PACKET_SENT_IRQ_SHIFT   (2U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PACKET_SENT_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PACKET_SENT_IRQ_FALSE   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PACKET_SENT_IRQ_TRUE    (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_RX_OVF_IRQ_MASK    (0x00000010U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_RX_OVF_IRQ_SHIFT   (4U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_RX_OVF_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_RX_OVF_IRQ_TRUE    (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_RX_OVF_IRQ_FALSE   (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_OVF_IRQ_MASK    (0x00000008U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_OVF_IRQ_SHIFT   (3U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_OVF_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_OVF_IRQ_FALSE   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_OVF_IRQ_TRUE    (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_BTA_IRQ_MASK            (0x00000020U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_BTA_IRQ_SHIFT           (5U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_BTA_IRQ_RESETVAL        (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_BTA_IRQ_FALSE           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_BTA_IRQ_TRUE            (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_NO_CORRECTION_IRQ_MASK  (0x00000040U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_NO_CORRECTION_IRQ_SHIFT  (6U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_NO_CORRECTION_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_NO_CORRECTION_IRQ_FALSE  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_ECC_NO_CORRECTION_IRQ_TRUE  (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_UDF_IRQ_MASK    (0x00000080U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_UDF_IRQ_SHIFT   (7U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_UDF_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_UDF_IRQ_FALSE   (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_FIFO_TX_UDF_IRQ_TRUE    (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PP_BUSY_CHANGE_IRQ_MASK  (0x00000100U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PP_BUSY_CHANGE_IRQ_SHIFT  (8U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PP_BUSY_CHANGE_IRQ_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PP_BUSY_CHANGE_IRQ_TRUE  (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_PP_BUSY_CHANGE_IRQ_FALSE  (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_IRQSTS_RESETVAL                (0x00000000U)

/* VC_TE */

#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_EN_MASK                  (0x40000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_EN_SHIFT                 (30U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_EN_RESETVAL              (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_EN_ENABLE                (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_EN_DISABLE               (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_SIZE_MASK                (0x00FFFFFFU)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_SIZE_SHIFT               (0U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_SIZE_RESETVAL            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_SIZE_MAX                 (0x00ffffffU)

#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_START_MASK               (0x80000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_START_SHIFT              (31U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_START_RESETVAL           (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_START_DISABLE            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_START_ENABLE             (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_MASK                (0x20000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_SHIFT               (29U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_RESETVAL            (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_ENABLE              (0x00000001U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_DISABLE             (0x00000000U)

#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_NB_MASK             (0x10000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_NB_SHIFT            (28U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_NB_RESETVAL         (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_NB_TE0              (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_TE_TE_LINE_NB_TE1              (0x00000001U)

#define CSL_DSIPROTOCOLENGINE_VC_TE_RESETVAL                    (0x00000000U)

/* VC_LONG_PACKET_HEADER */

#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_HEADER_HEADER_MASK  (0xFFFFFFFFU)
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_HEADER_HEADER_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_HEADER_HEADER_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_HEADER_HEADER_MAX  (0xffffffffU)

#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_HEADER_RESETVAL    (0x00000000U)

/* VC_LONG_PACKET_PAYLOAD */

#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_PAYLOAD_PAYLOAD_MASK  (0xFFFFFFFFU)
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_PAYLOAD_PAYLOAD_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_PAYLOAD_PAYLOAD_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_PAYLOAD_PAYLOAD_MAX  (0xffffffffU)

#define CSL_DSIPROTOCOLENGINE_VC_LONG_PACKET_PAYLOAD_RESETVAL   (0x00000000U)

/* VC_SHORT_PACKET_HEADER */

#define CSL_DSIPROTOCOLENGINE_VC_SHORT_PACKET_HEADER_HEADER_MASK  (0xFFFFFFFFU)
#define CSL_DSIPROTOCOLENGINE_VC_SHORT_PACKET_HEADER_HEADER_SHIFT  (0U)
#define CSL_DSIPROTOCOLENGINE_VC_SHORT_PACKET_HEADER_HEADER_RESETVAL  (0x00000000U)
#define CSL_DSIPROTOCOLENGINE_VC_SHORT_PACKET_HEADER_HEADER_MAX  (0xffffffffU)

#define CSL_DSIPROTOCOLENGINE_VC_SHORT_PACKET_HEADER_RESETVAL   (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
