// Seed: 1985309291
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  tri0 id_4;
  reg  id_5;
  initial begin
    id_5 <= 1'd0;
    $display(id_1, id_4, 1);
  end
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    output wand id_2
);
  wire id_4;
  always begin
    $display(id_0);
  end
  wire id_5 = 1;
  tri0 id_6 = 'b0;
  bufif1 (id_2, id_1, id_4);
  assign id_5 = id_1;
  module_0(
      id_4, id_6
  );
  wire id_7;
endmodule
