

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2'
================================================================
* Date:           Tue Apr 11 22:26:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput_VITIS_LOOP_34_2  |       17|       17|         3|          1|          1|    16|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   5953|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|     569|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     569|   6034|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln33_1_fu_125_p2     |         +|   0|  0|    13|           5|           1|
    |add_ln33_fu_137_p2       |         +|   0|  0|    11|           3|           1|
    |add_ln34_fu_196_p2       |         +|   0|  0|    11|           3|           1|
    |add_ln35_fu_181_p2       |         +|   0|  0|    13|           4|           4|
    |and_ln35_fu_253_p2       |       and|   0|  0|   512|         512|         512|
    |icmp_ln33_fu_119_p2      |      icmp|   0|  0|    10|           5|           6|
    |icmp_ln34_fu_143_p2      |      icmp|   0|  0|     9|           3|           4|
    |or_ln35_fu_259_p2        |        or|   0|  0|   512|         512|         512|
    |select_ln33_1_fu_157_p3  |    select|   0|  0|     3|           1|           3|
    |select_ln33_fu_149_p3    |    select|   0|  0|     3|           1|           1|
    |shl_ln35_1_fu_241_p2     |       shl|   0|  0|  2171|         512|         512|
    |shl_ln35_fu_232_p2       |       shl|   0|  0|  2171|          32|         512|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    |xor_ln35_fu_247_p2       |       xor|   0|  0|   512|         512|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  5953|        2106|        2073|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |empty_fu_58                           |   9|          2|  512|       1024|
    |i_fu_62                               |   9|          2|    3|          6|
    |indvar_flatten_fu_66                  |   9|          2|    5|         10|
    |j_fu_54                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|  536|       1072|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |AB_load_reg_322                     |   32|   0|   32|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |empty_fu_58                         |  512|   0|  512|          0|
    |i_fu_62                             |    3|   0|    3|          0|
    |icmp_ln33_reg_303                   |    1|   0|    1|          0|
    |indvar_flatten_fu_66                |    5|   0|    5|          0|
    |j_fu_54                             |    3|   0|    3|          0|
    |trunc_ln35_1_reg_317                |    2|   0|    2|          0|
    |trunc_ln35_1_reg_317_pp0_iter1_reg  |    2|   0|    2|          0|
    |trunc_ln35_reg_307                  |    2|   0|    2|          0|
    |trunc_ln35_reg_307_pp0_iter1_reg    |    2|   0|    2|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |  569|   0|  569|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2|  return value|
|ABpartial_load  |   in|  512|     ap_none|                                    ABpartial_load|        scalar|
|AB_address0     |  out|    4|   ap_memory|                                                AB|         array|
|AB_ce0          |  out|    1|   ap_memory|                                                AB|         array|
|AB_q0           |   in|   32|   ap_memory|                                                AB|         array|
|p_out           |  out|  512|      ap_vld|                                             p_out|       pointer|
|p_out_ap_vld    |  out|    1|      ap_vld|                                             p_out|       pointer|
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

