<html><body>
<pre>
 
cpldfit:  version M.53d                             Xilinx Inc.
                                  Fitter Report
Design Name: IboardCPLD                          Date:  1-31-2012,  5:06PM
Device Used: XC2C64A-5-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
20 /64  ( 31%) 25  /224  ( 11%) 35  /160  ( 22%) 12 /64  ( 19%) 17 /33  ( 52%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      12/16     16/40    15/56     3/ 8    0/1      1/1*     0/1      0/1
FB2       3/16     12/40     4/56     3/ 9    0/1      1/1*     0/1      0/1
FB3       1/16      1/40     1/56     1/ 9    0/1      0/1      0/1      0/1
FB4       4/16      6/40     5/56     3/ 7    0/1      1/1*     0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    20/64     35/160   25/224   10/33    0/4      3/4      0/4      0/4 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/0

Signal 'CLK' mapped onto global clock net GCK1.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    6           6    |  I/O              :    10     25
Output        :   10          10    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     17          17

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'IboardCPLD.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'ARESET_L33' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P44'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'a_reset_l' is
   ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 10 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
TDI                 1     1     2    FB1_10  33    GTS/I/O   O       LVCMOS18           FAST         
ARESET_L            3     11    2    FB1_11  32    GTS/I/O   O       LVCMOS18           FAST DFF     RESET
TMS_SYSSTART        2     3     2    FB1_12  31    GTS/I/O   O       LVCMOS18           FAST         
LED3                1     1     1    FB2_5   41    I/O       O       LVTTL              FAST         
LED2                1     1     1    FB2_6   42    I/O       O       LVTTL              FAST         
LED1                2     10    1    FB2_7   43    GCK/I/O   O       LVTTL              FAST TFF     RESET
TCK                 1     1     2    FB3_1   29    I/O       O       LVCMOS18           FAST         
TDO33               1     1     1    FB4_7   8     I/O       O       LVTTL              FAST         
FREE1               1     1     1    FB4_13  13    I/O       O       LVTTL              FAST         
FREE2               2     3     1    FB4_14  14    I/O       O       LVTTL              FAST         

** 10 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
count<0>            2     2     FB1_4   TFF     RESET
count<1>            2     3     FB1_5   TFF     RESET
count<2>            2     4     FB1_6   TFF     RESET
count<3>            2     5     FB1_7   TFF     RESET
count<4>            2     6     FB1_8   TFF     RESET
running1            2     2     FB1_13  DFF     RESET
count<5>            2     7     FB1_14  TFF     RESET
count<6>            2     8     FB1_15  TFF     RESET
count<7>            2     9     FB1_16  TFF     RESET
running             1     1     FB4_1   DFF     RESET

** 7 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
TDO                 2    FB1_13  30    GSR/I/O   I       LVCMOS18 
CLK                 1    FB2_8   44    GCK/I/O   GCK     LVTTL    PU
ARESET_L33          1    FB2_10  1     GCK/I/O   I       LVTTL    PU
TCK33               1    FB2_12  2     I/O       I       LVTTL    PU
TDI33               1    FB2_13  3     I/O       I       LVTTL    PU
SYSSTART33          1    FB4_1   5     I/O       I       LVTTL    PU
TMS33               1    FB4_2   6     I/O       I       LVTTL    PU

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   15/41
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1   38   I/O           
(unused)                      0     FB1_2   37   I/O           
(unused)                      0     FB1_3   36   I/O           
count<0>                      2     FB1_4        (b)     (b)        +      
count<1>                      2     FB1_5        (b)     (b)        +      
count<2>                      2     FB1_6        (b)     (b)        +      
count<3>                      2     FB1_7        (b)     (b)        +      
count<4>                      2     FB1_8        (b)     (b)        +      
(unused)                      0     FB1_9   34   GTS/I/O       
TDI                           1     FB1_10  33   GTS/I/O O                 
ARESET_L                      3     FB1_11  32   GTS/I/O O          +      
TMS_SYSSTART                  2     FB1_12  31   GTS/I/O O                 
running1                      2     FB1_13  30   GSR/I/O I          +      
count<5>                      2     FB1_14       (b)     (b)        +      
count<6>                      2     FB1_15       (b)     (b)        +      
count<7>                      2     FB1_16       (b)     (b)        +      

Signals Used by Logic in Function Block
  1: ARESET_L           7: count<0>          12: count<5> 
  2: ARESET_L33         8: count<1>          13: count<6> 
  3: LED1               9: count<2>          14: count<7> 
  4: SYSSTART33        10: count<3>          15: running 
  5: TDI33             11: count<4>          16: running1 
  6: TMS33            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
count<0>          .XX..................................... 2       
count<1>          .XX...X................................. 3       
count<2>          .XX...XX................................ 4       
count<3>          .XX...XXX............................... 5       
count<4>          .XX...XXXX.............................. 6       
TDI               ....X................................... 1       
ARESET_L          XXX...XXXXXXXX.......................... 11      
TMS_SYSSTART      ...X.X.........X........................ 3       
running1          .X............X......................... 2       
count<5>          .XX...XXXXX............................. 7       
count<6>          .XX...XXXXXX............................ 8       
count<7>          .XX...XXXXXXX........................... 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               12/28
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   4/52
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O           
(unused)                      0     FB2_2   40   I/O           
(unused)                      0     FB2_3        (b)           
(unused)                      0     FB2_4        (b)           
LED3                          1     FB2_5   41   I/O     O                 
LED2                          1     FB2_6   42   I/O     O                 
LED1                          2     FB2_7   43   GCK/I/O O          +      
(unused)                      0     FB2_8   44   GCK/I/O GCK   
(unused)                      0     FB2_9        (b)           
(unused)                      0     FB2_10  1    GCK/I/O I     
(unused)                      0     FB2_11       (b)           
(unused)                      0     FB2_12  2    I/O     I     
(unused)                      0     FB2_13  3    I/O     I     
(unused)                      0     FB2_14       (b)           
(unused)                      0     FB2_15       (b)           
(unused)                      0     FB2_16       (b)           

Signals Used by Logic in Function Block
  1: ARESET_L33         5: count<0>           9: count<4> 
  2: LED1               6: count<1>          10: count<5> 
  3: SYSSTART33         7: count<2>          11: count<6> 
  4: TMS33              8: count<3>          12: count<7> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
LED3              ...X.................................... 1       
LED2              ..X..................................... 1       
LED1              XX..XXXXXXXX............................ 10      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               1/39
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
TCK                           1     FB3_1   29   I/O     O                 
(unused)                      0     FB3_2   28   I/O           
(unused)                      0     FB3_3   27   I/O           
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5        (b)           
(unused)                      0     FB3_6   23   I/O           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
(unused)                      0     FB3_9        (b)           
(unused)                      0     FB3_10  22   I/O           
(unused)                      0     FB3_11  21   I/O           
(unused)                      0     FB3_12  20   I/O           
(unused)                      0     FB3_13       (b)           
(unused)                      0     FB3_14  19   I/O           
(unused)                      0     FB3_15  18   I/O           
(unused)                      0     FB3_16       (b)           

Signals Used by Logic in Function Block
  1: TCK33            

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
TCK               X....................................... 1       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               6/34
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   5/51
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
running                       1     FB4_1   5    I/O     I          +      
(unused)                      0     FB4_2   6    I/O     I     
(unused)                      0     FB4_3        (b)           
(unused)                      0     FB4_4        (b)           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
TDO33                         1     FB4_7   8    I/O     O                 
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11  12   I/O           
(unused)                      0     FB4_12       (b)           
FREE1                         1     FB4_13  13   I/O     O                 
FREE2                         2     FB4_14  14   I/O     O                 
(unused)                      0     FB4_15  16   I/O           
(unused)                      0     FB4_16       (b)           

Signals Used by Logic in Function Block
  1: ARESET_L33         3: TCK33              5: TMS33 
  2: SYSSTART33         4: TDO                6: running1 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
TDO33             ...X.................................... 1       
FREE1             ..X..................................... 1       
FREE2             .X..XX.................................. 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_ARESET_L: FDCPE port map (ARESET_L,ARESET_L_D,CLK,NOT ARESET_L33,'0','1');
ARESET_L_D <= ((LED1 AND ARESET_L)
	OR (NOT LED1 AND count(0) AND count(1) AND count(2) AND 
	count(3) AND count(4) AND count(5) AND count(6) AND count(7)));


FREE1 <= TCK33;


FREE2 <= NOT (((NOT SYSSTART33 AND NOT TMS33)
	OR (NOT TMS33 AND running1)));

FTCPE_LED1: FTCPE port map (LED1,LED1_T,CLK,NOT ARESET_L33,'0','1');
LED1_T <= (NOT LED1 AND count(0) AND count(1) AND count(2) AND 
	count(3) AND count(4) AND count(5) AND count(6) AND count(7));


LED2 <= SYSSTART33;


LED3 <= TMS33;


TCK <= TCK33;


TDI <= TDI33;


TDO33 <= TDO;


TMS_SYSSTART <= NOT (((NOT SYSSTART33 AND NOT TMS33)
	OR (NOT TMS33 AND running1)));

FTCPE_count0: FTCPE port map (count(0),NOT LED1,CLK,NOT ARESET_L33,'0','1');

FTCPE_count1: FTCPE port map (count(1),count_T(1),CLK,NOT ARESET_L33,'0','1');
count_T(1) <= (NOT LED1 AND count(0));

FTCPE_count2: FTCPE port map (count(2),count_T(2),CLK,NOT ARESET_L33,'0','1');
count_T(2) <= (NOT LED1 AND count(0) AND count(1));

FTCPE_count3: FTCPE port map (count(3),count_T(3),CLK,NOT ARESET_L33,'0','1');
count_T(3) <= (NOT LED1 AND count(0) AND count(1) AND count(2));

FTCPE_count4: FTCPE port map (count(4),count_T(4),CLK,NOT ARESET_L33,'0','1');
count_T(4) <= (NOT LED1 AND count(0) AND count(1) AND count(2) AND 
	count(3));

FTCPE_count5: FTCPE port map (count(5),count_T(5),CLK,NOT ARESET_L33,'0','1');
count_T(5) <= (NOT LED1 AND count(0) AND count(1) AND count(2) AND 
	count(3) AND count(4));

FTCPE_count6: FTCPE port map (count(6),count_T(6),CLK,NOT ARESET_L33,'0','1');
count_T(6) <= (NOT LED1 AND count(0) AND count(1) AND count(2) AND 
	count(3) AND count(4) AND count(5));

FTCPE_count7: FTCPE port map (count(7),count_T(7),CLK,NOT ARESET_L33,'0','1');
count_T(7) <= (NOT LED1 AND count(0) AND count(1) AND count(2) AND 
	count(3) AND count(4) AND count(5) AND count(6));

FDCPE_running1: FDCPE port map (running1,running,CLK,NOT ARESET_L33,'0','1');

FDCPE_running: FDCPE port map (running,SYSSTART33,CLK,NOT ARESET_L33,'0','1');


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C64A-5-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XC2C64A-5-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 ARESET_L33                       23 PGND                          
  2 TCK33                            24 TDO                           
  3 TDI33                            25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 SYSSTART33                       27 PGND                          
  6 TMS33                            28 PGND                          
  7 VCCIO-3.3                        29 TCK                           
  8 TDO33                            30 TDO                           
  9 TDI                              31 TMS_SYSSTART                  
 10 TMS                              32 ARESET_L                      
 11 TCK                              33 TDI                           
 12 PGND                             34 PGND                          
 13 FREE1                            35 VCCAUX                        
 14 FREE2                            36 PGND                          
 15 VCC                              37 PGND                          
 16 PGND                             38 PGND                          
 17 GND                              39 PGND                          
 18 PGND                             40 PGND                          
 19 PGND                             41 LED3                          
 20 PGND                             42 LED2                          
 21 PGND                             43 LED1                          
 22 PGND                             44 CLK                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c64a-5-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : PULLUP
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
