#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d2c930 .scope module, "FFD_POSEDGE_SYNCRONOUS_RESET" "FFD_POSEDGE_SYNCRONOUS_RESET" 2 34;
 .timescale 0 0;
P_0x1d2b408 .param/l "SIZE" 2 34, +C4<01000>;
v0x1d33180_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x1d463c0_0 .net "D", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1d46460_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0x1d46500_0 .var "Q", 7 0;
v0x1d465b0_0 .net "Reset", 0 0, C4<z>; 0 drivers
E_0x1d2f990 .event posedge, v0x1d33180_0;
S_0x1d2ca20 .scope module, "FULL_ADDER" "FULL_ADDER" 2 58;
 .timescale 0 0;
P_0x1d2b978 .param/l "SIZE" 2 58, +C4<01000>;
v0x1d46650_0 .net "Ci", 0 0, C4<z>; 0 drivers
v0x1d46710_0 .net "Co", 7 0, L_0x1d47cb0; 1 drivers
v0x1d467b0_0 .net "In1", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1d46850_0 .net "In2", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1d46900_0 .net "Out", 7 0, L_0x1d47db0; 1 drivers
v0x1d469a0_0 .net *"_s10", 7 0, C4<00000000>; 1 drivers
v0x1d46a80_0 .net *"_s11", 15 0, L_0x1d481d0; 1 drivers
v0x1d46b20_0 .net *"_s13", 15 0, L_0x1d483e0; 1 drivers
v0x1d46c10_0 .net *"_s16", 14 0, C4<000000000000000>; 1 drivers
v0x1d46cb0_0 .net *"_s17", 15 0, L_0x1d48550; 1 drivers
v0x1d46db0_0 .net *"_s3", 15 0, L_0x1d47e80; 1 drivers
v0x1d46e50_0 .net *"_s6", 7 0, C4<00000000>; 1 drivers
v0x1d46f60_0 .net *"_s7", 15 0, L_0x1d48010; 1 drivers
L_0x1d47cb0 .part L_0x1d48550, 8, 8;
L_0x1d47db0 .part L_0x1d48550, 0, 8;
L_0x1d47e80 .concat [ 8 8 0 0], C4<zzzzzzzz>, C4<00000000>;
L_0x1d48010 .concat [ 8 8 0 0], C4<zzzzzzzz>, C4<00000000>;
L_0x1d481d0 .arith/sum 16, L_0x1d47e80, L_0x1d48010;
L_0x1d483e0 .concat [ 1 15 0 0], C4<z>, C4<000000000000000>;
L_0x1d48550 .arith/sum 16, L_0x1d481d0, L_0x1d483e0;
S_0x1d2e200 .scope module, "RAM_SINGLE_READ_PORT" "RAM_SINGLE_READ_PORT" 2 72;
 .timescale 0 0;
P_0x1d2b208 .param/l "ADDR_WIDTH" 2 72, +C4<01010>;
P_0x1d2b230 .param/l "DATA_WIDTH" 2 72, +C4<01000>;
P_0x1d2b258 .param/l "MEM_SIZE" 2 72, +C4<01010>;
v0x1d47040_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x1d47100 .array "Ram", 0 10, 7 0;
v0x1d47180_0 .net "iDataIn", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1d47220_0 .net "iReadAddress", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x1d472d0_0 .net "iWriteAddress", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x1d47370_0 .net "iWriteEnable", 0 0, C4<z>; 0 drivers
v0x1d47410_0 .var "oDataOut", 7 0;
E_0x1d468d0 .event posedge, v0x1d47040_0;
S_0x1d2e2f0 .scope module, "RPG" "RPG" 2 96;
 .timescale 0 0;
P_0x1d32b38 .param/l "DATA_WIDTH" 2 96, +C4<01000>;
v0x1d474f0_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x1d475b0_0 .net "Select", 1 0, C4<zz>; 0 drivers
v0x1d47650_0 .net "iAlu", 8 0, C4<zzzzzzzzz>; 0 drivers
v0x1d476f0_0 .net "iInm", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1d477a0_0 .net "iMem", 7 0, C4<zzzzzzzz>; 0 drivers
v0x1d47840_0 .var "oRPG", 7 0;
E_0x1d472a0 .event posedge, v0x1d474f0_0;
S_0x1d2f8a0 .scope module, "UPCOUNTER_POSEDGE" "UPCOUNTER_POSEDGE" 2 10;
 .timescale 0 0;
P_0x1d32e78 .param/l "SIZE" 2 10, +C4<010000>;
v0x1d47960_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x1d47a20_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0x1d47ac0_0 .net "Initial", 15 0, C4<zzzzzzzzzzzzzzzz>; 0 drivers
v0x1d47b60_0 .var "Q", 15 0;
v0x1d47c10_0 .net "Reset", 0 0, C4<z>; 0 drivers
E_0x1d47770 .event posedge, v0x1d47960_0;
    .scope S_0x1d2c930;
T_0 ;
    %wait E_0x1d2f990;
    %load/v 8, v0x1d465b0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d46500_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1d46460_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x1d463c0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d46500_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d2e200;
T_1 ;
    %wait E_0x1d468d0;
    %load/v 8, v0x1d47370_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x1d47180_0, 8;
    %ix/getv 3, v0x1d472d0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d47100, 0, 8;
t_0 ;
T_1.0 ;
    %load/v 8, v0x1d472d0_0, 10;
    %load/v 18, v0x1d47220_0, 10;
    %cmp/u 8, 18, 10;
    %mov 8, 4, 1;
    %load/v 9, v0x1d47370_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_1.2, 8;
    %load/v 9, v0x1d47180_0, 8;
    %jmp/1  T_1.4, 8;
T_1.2 ; End of true expr.
    %ix/getv 3, v0x1d47220_0;
    %load/av 17, v0x1d47100, 8;
    %jmp/0  T_1.3, 8;
 ; End of false expr.
    %blend  9, 17, 8; Condition unknown.
    %jmp  T_1.4;
T_1.3 ;
    %mov 9, 17, 8; Return false value
T_1.4 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d47410_0, 0, 9;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d2e2f0;
T_2 ;
    %wait E_0x1d472a0;
    %load/v 8, v0x1d475b0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/v 8, v0x1d476f0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d47840_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/v 8, v0x1d47650_0, 9;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d47840_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/v 8, v0x1d477a0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d47840_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/v 8, v0x1d47840_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d47840_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d2f8a0;
T_3 ;
    %wait E_0x1d47770;
    %load/v 8, v0x1d47c10_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1d47ac0_0, 16;
    %set/v v0x1d47b60_0, 8, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1d47a20_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1d47b60_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %set/v v0x1d47b60_0, 8, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "aux.v";
