#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d99f7570d0 .scope module, "reg32bit" "reg32bit" 2 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "reg_i"
    .port_info 4 /OUTPUT 32 "reg_o"
o0x7f6fdd7a5018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99f7573d0_0 .net "clk", 0 0, o0x7f6fdd7a5018;  0 drivers
o0x7f6fdd7a5048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55d99f7765d0_0 .net "reg_i", 31 0, o0x7f6fdd7a5048;  0 drivers
v0x55d99f7766b0_0 .var "reg_o", 31 0;
o0x7f6fdd7a50a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99f776770_0 .net "rst_n", 0 0, o0x7f6fdd7a50a8;  0 drivers
o0x7f6fdd7a50d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d99f776830_0 .net "wr_en", 0 0, o0x7f6fdd7a50d8;  0 drivers
E_0x55d99f72dc20/0 .event negedge, v0x55d99f776770_0;
E_0x55d99f72dc20/1 .event posedge, v0x55d99f7573d0_0;
E_0x55d99f72dc20 .event/or E_0x55d99f72dc20/0, E_0x55d99f72dc20/1;
S_0x55d99f757250 .scope module, "tb_top" "tb_top" 3 3;
 .timescale -9 -10;
v0x55d99f779f20_0 .var "alu_op_i", 3 0;
v0x55d99f77a050_0 .var/i "i", 31 0;
v0x55d99f77a130_0 .var "rs1_i", 4 0;
v0x55d99f77a220_0 .var "rs2_i", 4 0;
v0x55d99f77a330_0 .var "rst_n", 0 0;
v0x55d99f77a470_0 .var "wdata_i", 31 0;
v0x55d99f77a580_0 .var "wr_en", 0 0;
v0x55d99f77a670_0 .var "wrs_i", 4 0;
S_0x55d99f776990 .scope module, "cpu_top_inst" "cpu_top" 3 15, 4 3 0, S_0x55d99f757250;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 1 "wr_en"
    .port_info 2 /INPUT 5 "rs1_i"
    .port_info 3 /INPUT 5 "rs2_i"
    .port_info 4 /INPUT 5 "wrs_i"
    .port_info 5 /INPUT 4 "alu_op_i"
    .port_info 6 /INPUT 32 "wdata_i"
    .port_info 7 /INPUT 32 "mem_read_data"
    .port_info 8 /OUTPUT 32 "alu_result_o"
    .port_info 9 /OUTPUT 1 "z_flag_o"
v0x55d99f779380_0 .net "alu_op_i", 3 0, v0x55d99f779f20_0;  1 drivers
v0x55d99f779490_0 .net "alu_result_o", 31 0, v0x55d99f777b90_0;  1 drivers
L_0x7f6fdd75c0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d99f779560_0 .net "mem_read_data", 31 0, L_0x7f6fdd75c0a8;  1 drivers
v0x55d99f779630_0 .net "rs1_data", 31 0, L_0x55d99f72f8f0;  1 drivers
v0x55d99f7796f0_0 .net "rs1_i", 4 0, v0x55d99f77a130_0;  1 drivers
v0x55d99f779800_0 .net "rs2_data", 31 0, L_0x55d99f72e930;  1 drivers
v0x55d99f7798f0_0 .net "rs2_i", 4 0, v0x55d99f77a220_0;  1 drivers
v0x55d99f7799b0_0 .net "rst_n", 0 0, v0x55d99f77a330_0;  1 drivers
v0x55d99f779a50_0 .net "sysclk", 0 0, v0x55d99f778030_0;  1 drivers
v0x55d99f779af0_0 .net "wdata_i", 31 0, v0x55d99f77a470_0;  1 drivers
v0x55d99f779b90_0 .net "wr_en", 0 0, v0x55d99f77a580_0;  1 drivers
v0x55d99f779c60_0 .net "wrs_i", 4 0, v0x55d99f77a670_0;  1 drivers
v0x55d99f779d30_0 .net "z_flag_o", 0 0, L_0x55d99f77ad40;  1 drivers
S_0x55d99f776c80 .scope module, "alu_inst" "alu" 4 35, 5 3 0, S_0x55d99f776990;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "alu_op_i"
    .port_info 3 /OUTPUT 1 "zero_o"
    .port_info 4 /OUTPUT 32 "result_o"
P_0x55d99f776e70 .param/l "ADD" 1 5 12, C4<00000>;
P_0x55d99f776eb0 .param/l "AND" 1 5 16, C4<00100>;
P_0x55d99f776ef0 .param/l "DIV" 1 5 15, C4<00011>;
P_0x55d99f776f30 .param/l "EQT" 1 5 23, C4<01011>;
P_0x55d99f776f70 .param/l "GTZ" 1 5 22, C4<01010>;
P_0x55d99f776fb0 .param/l "LEZ" 1 5 20, C4<01000>;
P_0x55d99f776ff0 .param/l "LTZ" 1 5 21, C4<01001>;
P_0x55d99f777030 .param/l "MUL" 1 5 14, C4<00010>;
P_0x55d99f777070 .param/l "NET" 1 5 24, C4<01100>;
P_0x55d99f7770b0 .param/l "NOT" 1 5 19, C4<00111>;
P_0x55d99f7770f0 .param/l "OR" 1 5 17, C4<00101>;
P_0x55d99f777130 .param/l "SUB" 1 5 13, C4<00001>;
P_0x55d99f777170 .param/l "XOR" 1 5 18, C4<00110>;
v0x55d99f777830_0 .net *"_s1", 0 0, L_0x55d99f77ac50;  1 drivers
v0x55d99f777910_0 .net "alu_op_i", 3 0, v0x55d99f779f20_0;  alias, 1 drivers
v0x55d99f7779f0_0 .net "data1_i", 31 0, L_0x55d99f72f8f0;  alias, 1 drivers
v0x55d99f777ab0_0 .net "data2_i", 31 0, L_0x55d99f72e930;  alias, 1 drivers
v0x55d99f777b90_0 .var "result_o", 31 0;
v0x55d99f777cc0_0 .net "zero_o", 0 0, L_0x55d99f77ad40;  alias, 1 drivers
E_0x55d99f72d3c0 .event edge, v0x55d99f777910_0, v0x55d99f7779f0_0, v0x55d99f777ab0_0;
L_0x55d99f77ac50 .reduce/or v0x55d99f777b90_0;
L_0x55d99f77ad40 .reduce/nor L_0x55d99f77ac50;
S_0x55d99f777e20 .scope module, "clk_gen_inst" "clk_gen" 4 21, 6 2 0, S_0x55d99f776990;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
v0x55d99f778030_0 .var "clk", 0 0;
S_0x55d99f778150 .scope module, "regfile_inst" "regfile" 4 24, 7 3 0, S_0x55d99f776990;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 5 "rs1_i"
    .port_info 4 /INPUT 5 "rs2_i"
    .port_info 5 /INPUT 5 "wrs_i"
    .port_info 6 /INPUT 32 "wdata_i"
    .port_info 7 /OUTPUT 32 "rs1_o"
    .port_info 8 /OUTPUT 32 "rs2_o"
P_0x55d99f778320 .param/l "NUM_REGS" 0 7 3, +C4<00000000000000000000000000100000>;
L_0x55d99f72f8f0 .functor BUFZ 32, L_0x55d99f77a780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d99f72e930 .functor BUFZ 32, L_0x55d99f77a9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d99f778510_0 .net *"_s0", 31 0, L_0x55d99f77a780;  1 drivers
v0x55d99f7785f0_0 .net *"_s10", 6 0, L_0x55d99f77aa90;  1 drivers
L_0x7f6fdd75c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d99f7786d0_0 .net *"_s13", 1 0, L_0x7f6fdd75c060;  1 drivers
v0x55d99f778790_0 .net *"_s2", 6 0, L_0x55d99f77a840;  1 drivers
L_0x7f6fdd75c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d99f778870_0 .net *"_s5", 1 0, L_0x7f6fdd75c018;  1 drivers
v0x55d99f7789a0_0 .net *"_s8", 31 0, L_0x55d99f77a9f0;  1 drivers
v0x55d99f778a80_0 .net "clk", 0 0, v0x55d99f778030_0;  alias, 1 drivers
v0x55d99f778b20 .array "qout", 31 0, 31 0;
v0x55d99f778bc0_0 .net "rs1_i", 4 0, v0x55d99f77a130_0;  alias, 1 drivers
v0x55d99f778ca0_0 .net "rs1_o", 31 0, L_0x55d99f72f8f0;  alias, 1 drivers
v0x55d99f778d90_0 .net "rs2_i", 4 0, v0x55d99f77a220_0;  alias, 1 drivers
v0x55d99f778e50_0 .net "rs2_o", 31 0, L_0x55d99f72e930;  alias, 1 drivers
v0x55d99f778f40_0 .net "rst_n", 0 0, v0x55d99f77a330_0;  alias, 1 drivers
v0x55d99f778fe0_0 .net "wdata_i", 31 0, v0x55d99f77a470_0;  alias, 1 drivers
v0x55d99f7790c0_0 .net "wr_en", 0 0, v0x55d99f77a580_0;  alias, 1 drivers
v0x55d99f779180_0 .net "wrs_i", 4 0, v0x55d99f77a670_0;  alias, 1 drivers
E_0x55d99f72d810/0 .event negedge, v0x55d99f778f40_0;
E_0x55d99f72d810/1 .event posedge, v0x55d99f778030_0;
E_0x55d99f72d810 .event/or E_0x55d99f72d810/0, E_0x55d99f72d810/1;
L_0x55d99f77a780 .array/port v0x55d99f778b20, L_0x55d99f77a840;
L_0x55d99f77a840 .concat [ 5 2 0 0], v0x55d99f77a130_0, L_0x7f6fdd75c018;
L_0x55d99f77a9f0 .array/port v0x55d99f778b20, L_0x55d99f77aa90;
L_0x55d99f77aa90 .concat [ 5 2 0 0], v0x55d99f77a220_0, L_0x7f6fdd75c060;
    .scope S_0x55d99f7570d0;
T_0 ;
    %wait E_0x55d99f72dc20;
    %load/vec4 v0x55d99f776770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d99f7766b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d99f7765d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55d99f776830_0;
    %and;
    %pad/u 32;
    %assign/vec4 v0x55d99f7766b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d99f777e20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99f778030_0, 0, 1;
T_1.0 ;
    %delay 50, 0;
    %load/vec4 v0x55d99f778030_0;
    %inv;
    %store/vec4 v0x55d99f778030_0, 0, 1;
    %jmp T_1.0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d99f778150;
T_2 ;
    %wait E_0x55d99f72d810;
    %load/vec4 v0x55d99f778f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d99f7790c0_0;
    %load/vec4 v0x55d99f779180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55d99f778fe0_0;
    %load/vec4 v0x55d99f779180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d99f778b20, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d99f776c80;
T_3 ;
    %wait E_0x55d99f72d3c0;
    %load/vec4 v0x55d99f777910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %load/vec4 v0x55d99f7779f0_0;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %add;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %sub;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %mul;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %div;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %and;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %or;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %xor;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %load/vec4 v0x55d99f7779f0_0;
    %nor/r;
    %pad/u 32;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %load/vec4 v0x55d99f7779f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %load/vec4 v0x55d99f7779f0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55d99f7779f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %load/vec4 v0x55d99f7779f0_0;
    %load/vec4 v0x55d99f777ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 32;
    %store/vec4 v0x55d99f777b90_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d99f757250;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99f77a580_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55d99f757250;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d99f77a130_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x55d99f757250;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d99f77a220_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x55d99f757250;
T_7 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d99f77a670_0, 0, 5;
    %end;
    .thread T_7;
    .scope S_0x55d99f757250;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x55d99f757250;
T_9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d99f779f20_0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x55d99f757250;
T_10 ;
    %vpi_call 3 32 "$dumpfile", "regfile_dump.vcd" {0 0 0};
    %vpi_call 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d99f757250 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d99f77a050_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55d99f77a050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x55d99f778b20, v0x55d99f77a050_0 > {0 0 0};
    %load/vec4 v0x55d99f77a050_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55d99f77a050_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x55d99f757250;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99f77a330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99f77a330_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99f77a580_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55d99f77a670_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55d99f77a130_0, 0, 5;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55d99f779f20_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55d99f77a670_0, 0, 5;
    %pushi/vec4 301928959, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55d99f77a220_0, 0, 5;
    %delay 500, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d99f779f20_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55d99f77a670_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x55d99f77a130_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d99f77a670_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55d99f77a130_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x55d99f77a470_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d99f77a330_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d99f77a330_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 79 "$display", "PASSED!" {0 0 0};
    %vpi_call 3 80 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "../rtl/reg32bit.sv";
    "tb_top.sv";
    "../rtl/cpu_top.sv";
    "../rtl/alu.sv";
    "../rtl/clk_gen.sv";
    "../rtl/regfile.sv";
