/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_epc_v2_0_20
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_epc_v2_0_20 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_epc_v2_0_20
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_epc_v2_0_20 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_epc_v2_0_20/.cxl.vhdl.axi_epc_v2_0_20.axi_epc_v2_0_20.lin64.cmf
