
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency input_count[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency temperature[0]$_SDFFE_PP0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: input_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    14   18.58    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ input_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.83    0.02    0.08    0.15 v input_count[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _000_ (net)
                  0.02    0.00    0.15 v _173_/A2 (NAND2_X1)
     1    1.73    0.01    0.02    0.17 ^ _173_/ZN (NAND2_X1)
                                         _063_ (net)
                  0.01    0.00    0.17 ^ _175_/B1 (AOI21_X1)
     1    1.45    0.01    0.01    0.18 v _175_/ZN (AOI21_X1)
                                         _011_ (net)
                  0.01    0.00    0.18 v input_count[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.25    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    14   18.58    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ input_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: adc_value[2] (input port clocked by core_clock)
Endpoint: celsius_value[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.21    0.00    0.00    0.20 v adc_value[2] (in)
                                         adc_value[2] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X1)
     2    4.41    0.01    0.03    0.23 v input3/Z (BUF_X1)
                                         net3 (net)
                  0.01    0.00    0.23 v _148_/A3 (OR3_X1)
     2    4.48    0.02    0.09    0.32 v _148_/ZN (OR3_X1)
                                         _046_ (net)
                  0.02    0.00    0.32 v _155_/A3 (NOR3_X2)
     3    5.84    0.04    0.06    0.38 ^ _155_/ZN (NOR3_X2)
                                         _052_ (net)
                  0.04    0.00    0.38 ^ _159_/A2 (NOR2_X1)
     2    3.47    0.01    0.02    0.40 v _159_/ZN (NOR2_X1)
                                         _055_ (net)
                  0.01    0.00    0.40 v _163_/B2 (AOI221_X1)
     1    1.43    0.04    0.08    0.47 ^ _163_/ZN (AOI221_X1)
                                         _006_ (net)
                  0.04    0.00    0.47 ^ celsius_value[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.47   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.25    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    14   18.58    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ celsius_value[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: adc_value[2] (input port clocked by core_clock)
Endpoint: celsius_value[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    1.21    0.00    0.00    0.20 v adc_value[2] (in)
                                         adc_value[2] (net)
                  0.00    0.00    0.20 v input3/A (BUF_X1)
     2    4.41    0.01    0.03    0.23 v input3/Z (BUF_X1)
                                         net3 (net)
                  0.01    0.00    0.23 v _148_/A3 (OR3_X1)
     2    4.48    0.02    0.09    0.32 v _148_/ZN (OR3_X1)
                                         _046_ (net)
                  0.02    0.00    0.32 v _155_/A3 (NOR3_X2)
     3    5.84    0.04    0.06    0.38 ^ _155_/ZN (NOR3_X2)
                                         _052_ (net)
                  0.04    0.00    0.38 ^ _159_/A2 (NOR2_X1)
     2    3.47    0.01    0.02    0.40 v _159_/ZN (NOR2_X1)
                                         _055_ (net)
                  0.01    0.00    0.40 v _163_/B2 (AOI221_X1)
     1    1.43    0.04    0.08    0.47 ^ _163_/ZN (AOI221_X1)
                                         _006_ (net)
                  0.04    0.00    0.47 ^ celsius_value[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.47   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.25    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    14   18.58    0.02    0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    1.07 ^ celsius_value[3]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.04    1.03   library setup time
                                  1.03   data required time
-----------------------------------------------------------------------------
                                  1.03   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.14908309280872345

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7509

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
12.380374908447266

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
13.809200286865234

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8965

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ input_count[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v input_count[1]$_SDFFE_PN0P_/Q (DFF_X1)
   0.03    0.20 v _229_/CO (HA_X1)
   0.08    0.28 v _141_/ZN (OR3_X1)
   0.03    0.31 ^ _142_/ZN (AOI21_X1)
   0.01    0.32 v _143_/ZN (NOR2_X1)
   0.00    0.32 v valid$_SDFFE_PP0P_/D (DFF_X1)
           0.32   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ valid$_SDFFE_PP0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.03   library setup time
           1.03   data required time
---------------------------------------------------------
           1.03   data required time
          -0.32   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ input_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.15 v input_count[0]$_SDFFE_PN0P_/QN (DFF_X1)
   0.02    0.17 ^ _173_/ZN (NAND2_X1)
   0.01    0.18 v _175_/ZN (AOI21_X1)
   0.00    0.18 v input_count[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ input_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0685

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0687

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4734

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5578

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
117.828475

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.68e-04   4.02e-06   1.95e-06   1.74e-04  58.1%
Combinational          1.74e-05   2.10e-05   3.36e-06   4.17e-05  13.9%
Clock                  3.43e-05   4.93e-05   1.20e-07   8.37e-05  27.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.20e-04   7.43e-05   5.44e-06   2.99e-04 100.0%
                          73.4%      24.8%       1.8%
