/*
 * Copyright (c) 2024, Renesas Electronics Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __RZ_SOC_DEF_H__
#define __RZ_SOC_DEF_H__

#include <lib/utils_def.h>


#define RZT2H_ATCM_BASE						UL(0x00000000)
#define RZT2H_BTCM_BASE						UL(0x00100000)
#define RZT2H_SYS_RAM_BASE					UL(0x10000000)
#define RZT2H_BOOT_ROM_BASE					UL(0x11000000)
#define RZT2H_XSPI0_MEMORY_MAP_BASE			UL(0x40000000)
#define RZT2H_XSPI1_MEMORY_MAP_BASE			UL(0x50000000)

#define RZT2H_R_BUS_NON_SAFETY_DEVICE_BASE	UL(0x80000000)
#define RZT2H_SCIF_BASE						UL(0x80005000)
#define RZT2H_XSPI0_BASE					UL(0x801C0000)
#define RZT2H_XSPI1_BASE					UL(0x801C1000)
#define RZT2H_SYSC_BASE						UL(0x80280000)
#define RZT2H_SYSC_NS_BASE					UL(0x80290000)
#define RZT2H_GPIO_BASE						UL(0x802B0000)
#define RZT2H_DDR_MEMC_BASE					UL(0x80300000)

#define RZT2H_R_BUS_SAFETY_DEVICE_BASE		UL(0x81000000)
#define RZT2H_OTP_BASE						UL(0x810C0000)
#define RZT2H_TZC400_0						UL(0x81100000)				/* DDR SDRAM A0 I/F */
#define RZT2H_TZC400_1						UL(0x81101000)				/* DDR SDRAM A4 I/F */
#define RZT2H_TZC400_2						UL(0x81102000)				/* PCIe */
#define RZT2H_TZC400_3						UL(0x81103000)				/* DDR SDRAM R2 I/F */
#define RZT2H_TZC400_4						UL(0x81104000)				/* DDR SDRAM R3 I/F */
#define RZT2H_TZC400_5						UL(0x81105000)				/* SYSRAM */
#define RZT2H_TZC400_6						UL(0x81106000)				/* BSC */
#define RZT2H_TZC400_7						UL(0x81107000)				/* XSPI */
#define RZT2H_TZC400_8						UL(0x81108000)				/* Cortex-R52 CPU0/CPU1 AXIS (TCM) */

#define RZT2H_SYSC_SAFETY_BASE				UL(0x81280000)

#define RZT2H_GIC_BASE						UL(0x83000000)

#define RZT2H_DDR_PHY_BASE					UL(0x88000000)

#define RZT2H_SYC_BASE						UL(0x8C200000)

#define RZT2H_LLPP_DEVICE_BASE				UL(0x90000000)

#define RZT2H_A_BUS_DEVICE_BASE				UL(0x92000000)
#define RZT2H_SDHI0_BASE					UL(0x92080000)
#define RZT2H_SDHI1_BASE					UL(0x92090000)

#define RZT2H_PCIe0_MIRROR_BASE				ULL(0xA0000000)
#define RZT2H_PCIe1_MIRROR_BASE				ULL(0xB0000000)
#define RZT2H_DDR_MIRROR_0_BASE				ULL(0xC0000000)
#define RZT2H_DDR_MIRROR_1_BASE				ULL(0xE0000000)
#define RZT2H_DDR_BASE						ULL(0x200000000)
#define RZT2H_PCIe0_BASE					ULL(0x400000000)
#define RZT2H_PCIe1_BASE					ULL(0x600000000)

#define RZT2H_SPIROM_BASE					RZT2H_XSPI0_MEMORY_MAP_BASE

#define RZT2H_GICD_BASE						RZT2H_GIC_BASE
#define RZT2H_GICR_BASE						(RZT2H_GIC_BASE + 0x00040000)
#define RZT2H_GICD_SIZE						UL(0x00200000)

#define RZT2H_SYSC_SIZE						UL(0x01000000)

#define RZT2H_SYS_RAM_SIZE					UL(0x00200000)

#define RZT2H_BOOT_ROM_SIZE					(0x00020000 - RZT2H_BOOT_ROM_BASE)
#define RZT2H_R_BUS_NON_SAFETY_DEVICE_SIZE	UL(0x002D0000)
#define RZT2H_R_BUS_SAFETY_DEVICE_SIZE		UL(0x002D0000)
#define RZT2H_A_BUS_DEVICE_SIZE				UL(0x00120000)
#define RZT2H_LLPP_DEVICE_SIZE				UL(0x00337000)
#define RZT2H_DDR_MEMC_DEVICE_SIZE			UL(0x00010000)
#define RZT2H_DDR_PHY_DEVICE_SIZE			UL(0x02000000)
#define RZT2H_XSPI_MEMORY_MAP_SIZE			(RZT2H_XSPI1_MEMORY_MAP_BASE - RZT2H_XSPI0_MEMORY_MAP_BASE)
#define RZT2H_DDR_MIRROR_SIZE				(RZT2H_DDR_MIRROR_1_BASE - RZT2H_DDR_MIRROR_0_BASE)
#define RZT2H_DDR_SIZE						ULL(0x200000000)
#define RZT2H_PCIe_MIRROR_SIZE				(RZT2H_PCIe1_MIRROR_BASE - RZT2H_PCIe0_MIRROR_BASE)
#define RZT2H_PCIe_SIZE						ULL(0x200000000)

#define RZT2H_BL2_SIZE_MAX					UL(0x00060000)					/* This value is not checked/enforced anywhwere */

/*
 * eSD boot mode has 4096 sectors. Therefore 4096 x 512bytes = 0x1000 x 0x200 = 0x200000.
 * 0x200000 - FIP start offset (RZT2H_BL2_SIZE_MAX) = 0x200000 - 0x60000 = 0x1A0000 = 1.7MB
 */
#define RZT2H_FIP_SIZE_MAX					UL(0x001A0000)

#define RZT2H_XSPI0_FIP_BASE				(RZT2H_XSPI0_MEMORY_MAP_BASE + RZT2H_BL2_SIZE_MAX)
#define RZT2H_XSPI0_FIP_SIZE				RZT2H_FIP_SIZE_MAX

#define RZT2H_XSPI1_FIP_BASE				(RZT2H_XSPI1_MEMORY_MAP_BASE + RZT2H_BL2_SIZE_MAX)
#define RZT2H_XSPI1_FIP_SIZE				RZT2H_FIP_SIZE_MAX

#define RZT2H_EMMC_FIP_BASE					RZT2H_BL2_SIZE_MAX
#define RZT2H_EMMC_FIP_SIZE					RZT2H_FIP_SIZE_MAX

#define RZT2H_SD_FIP_BASE					RZT2H_BL2_SIZE_MAX
#define RZT2H_SD_FIP_SIZE					RZT2H_FIP_SIZE_MAX

#define RZT2H_SYC_INCK_HZ					UL(25000000)
#define RZT2H_UART_INCK_HZ					UL(125000000)

#define RZT2H_UART_BARDRATE					UL(115200)

/* Boot Info base address for BL2 */
#define RZT2H_BOOTINFO_BASE					UL(0x00101D00)
#define RZT2H_BOOTINFO_SIZE					UL(0x10)

/* Definitions used in common code */

/* Base address where parameters to BL31 are stored */
#define PARAMS_BASE							BL2_LIMIT
#define PARAMS_SIZE							UL(0x1000)
#define RZ_SOC_BOOTINFO_BASE				RZT2H_BOOTINFO_BASE

#define RZ_SOC_SYC_BASE						RZT2H_SYC_BASE

#define RZ_SOC_GICD_BASE					RZT2H_GICD_BASE
#define RZ_SOC_GICR_BASE					RZT2H_GICR_BASE

#define RZ_SOC_XSPI0_FIP_BASE				RZT2H_XSPI0_FIP_BASE
#define RZ_SOC_XSPI0_FIP_SIZE				RZT2H_XSPI0_FIP_SIZE

#define RZ_SOC_XSPI1_FIP_BASE				RZT2H_XSPI1_FIP_BASE
#define RZ_SOC_XSPI1_FIP_SIZE				RZT2H_XSPI1_FIP_SIZE

#define RZ_SOC_EMMC_FIP_BASE				RZT2H_EMMC_FIP_BASE
#define RZ_SOC_EMMC_FIP_SIZE				RZT2H_EMMC_FIP_SIZE

#define RZ_SOC_SD_FIP_BASE					RZT2H_SD_FIP_BASE
#define RZ_SOC_SD_FIP_SIZE					RZT2H_SD_FIP_SIZE

#define RZ_SOC_DDR_PHY_BASE					RZT2H_DDR_PHY_BASE
#define RZ_SOC_DDR_MC_BASE					RZT2H_DDR_MEMC_BASE

#define SYS_BASE							RZT2H_SYSC_BASE
#define SYS_NS_BASE							RZT2H_SYSC_NS_BASE
#define SYS_SAFETY_BASE						RZT2H_SYSC_SAFETY_BASE
#define PFC_BASE							RZT2H_GPIO_BASE
#define XSPI0_BASE							RZT2H_XSPI0_BASE
#define XSPI1_BASE							RZT2H_XSPI1_BASE

#define OTP_BASE							RZT2H_OTP_BASE

/* eMMC registers */
#define MMC0_SD_BASE						RZT2H_SDHI0_BASE
#define MMC1_SD_BASE						RZT2H_SDHI1_BASE

/* Configure non-default eSD Boot mode peripheral base address */
#define SD_CFG_BASE							MMC1_SD_BASE

#define SCI_CCR0_OFFSET						UL(0x0008)

#endif /* __RZ_SOC_DEF_H__ */
