#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jun 21 10:11:41 2025
# Process ID: 2080
# Current directory: D:/Zynq/vitis/axi_mio_interrupt
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22080 D:\Zynq\vitis\axi_mio_interrupt\axi_mio_interrupt.xpr
# Log file: D:/Zynq/vitis/axi_mio_interrupt/vivado.log
# Journal file: D:/Zynq/vitis/axi_mio_interrupt\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Zynq/vitis/axi_mio_interrupt/axi_mio_interrupt.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1094.152 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as axi_gpio_fsbl D:/Zynq/vitis/axi_gpio_fsbl -force
open_bd_design {D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <system> from block design file <D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1177.965 ; gain = 31.949
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0} CONFIG.PCW_SD0_GRP_CD_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_IO {MIO 14} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} CONFIG.PCW_SD0_GRP_CD_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
generate_target all [get_files  D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd]
Wrote  : <D:\Zynq\vitis\axi_gpio_fsbl\axi_gpio_fsbl.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : d:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/synth/system.v
VHDL Output written to : d:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/sim/system.v
VHDL Output written to : d:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file d:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File d:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1703.723 ; gain = 245.238
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_auto_pc_0_synth_1 -jobs 8
[Sat Jun 21 10:17:13 2025] Launched system_processing_system7_0_0_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.runs/system_processing_system7_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd] -directory D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.ip_user_files/sim_scripts -ip_user_files_dir D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.ip_user_files -ipstatic_source_dir D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.cache/compile_simlib/modelsim} {questa=D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.cache/compile_simlib/questa} {riviera=D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.cache/compile_simlib/riviera} {activehdl=D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.gen/sources_1/bd/system/hdl/system_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Jun 21 10:19:40 2025] Launched synth_1...
Run output will be captured here: D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.runs/synth_1/runme.log
[Sat Jun 21 10:19:40 2025] Launched impl_1...
Run output will be captured here: D:/Zynq/vitis/axi_gpio_fsbl/axi_gpio_fsbl.runs/impl_1/runme.log
file mkdir D:/Zynq/vitis/axi_gpio_fsbl/vitis
write_hw_platform -fixed -include_bit -force -file D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Zynq/vitis/axi_gpio_fsbl/vitis/system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1967.750 ; gain = 200.383
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 21 10:45:53 2025...
