{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 16:08:28 2021 " "Info: Processing started: Sun May 09 16:08:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[3\] " "Warning: Node \"NPC:inst\|NPC\[3\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[4\] " "Warning: Node \"NPC:inst\|NPC\[4\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[0\] " "Warning: Node \"NPC:inst\|NPC\[0\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[10\] " "Warning: Node \"alu:inst12\|C\[10\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[11\] " "Warning: Node \"alu:inst12\|C\[11\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[12\] " "Warning: Node \"alu:inst12\|C\[12\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[13\] " "Warning: Node \"alu:inst12\|C\[13\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[14\] " "Warning: Node \"alu:inst12\|C\[14\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[15\] " "Warning: Node \"alu:inst12\|C\[15\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[16\] " "Warning: Node \"alu:inst12\|C\[16\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[17\] " "Warning: Node \"alu:inst12\|C\[17\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[18\] " "Warning: Node \"alu:inst12\|C\[18\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[19\] " "Warning: Node \"alu:inst12\|C\[19\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[20\] " "Warning: Node \"alu:inst12\|C\[20\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[21\] " "Warning: Node \"alu:inst12\|C\[21\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[22\] " "Warning: Node \"alu:inst12\|C\[22\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[23\] " "Warning: Node \"alu:inst12\|C\[23\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[24\] " "Warning: Node \"alu:inst12\|C\[24\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[25\] " "Warning: Node \"alu:inst12\|C\[25\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[26\] " "Warning: Node \"alu:inst12\|C\[26\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[27\] " "Warning: Node \"alu:inst12\|C\[27\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[28\] " "Warning: Node \"alu:inst12\|C\[28\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[29\] " "Warning: Node \"alu:inst12\|C\[29\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[30\] " "Warning: Node \"alu:inst12\|C\[30\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[31\] " "Warning: Node \"alu:inst12\|C\[31\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[0\] " "Warning: Node \"alu:inst12\|C\[0\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[1\] " "Warning: Node \"alu:inst12\|C\[1\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[2\] " "Warning: Node \"alu:inst12\|C\[2\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[3\] " "Warning: Node \"alu:inst12\|C\[3\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[4\] " "Warning: Node \"alu:inst12\|C\[4\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[5\] " "Warning: Node \"alu:inst12\|C\[5\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[6\] " "Warning: Node \"alu:inst12\|C\[6\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[2\] " "Warning: Node \"NPC:inst\|NPC\[2\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[1\] " "Warning: Node \"NPC:inst\|NPC\[1\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[6\] " "Warning: Node \"NPC:inst\|NPC\[6\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[5\] " "Warning: Node \"NPC:inst\|NPC\[5\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[7\] " "Warning: Node \"alu:inst12\|C\[7\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[8\] " "Warning: Node \"alu:inst12\|C\[8\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C\[9\] " "Warning: Node \"alu:inst12\|C\[9\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[7\] " "Warning: Node \"NPC:inst\|NPC\[7\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[8\] " "Warning: Node \"NPC:inst\|NPC\[8\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[9\] " "Warning: Node \"NPC:inst\|NPC\[9\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[10\] " "Warning: Node \"NPC:inst\|NPC\[10\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[11\] " "Warning: Node \"NPC:inst\|NPC\[11\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[12\] " "Warning: Node \"NPC:inst\|NPC\[12\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[13\] " "Warning: Node \"NPC:inst\|NPC\[13\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[14\] " "Warning: Node \"NPC:inst\|NPC\[14\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[15\] " "Warning: Node \"NPC:inst\|NPC\[15\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[16\] " "Warning: Node \"NPC:inst\|NPC\[16\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[16\] " "Warning: Node \"EXT:inst7\|Imm32\[16\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[17\] " "Warning: Node \"NPC:inst\|NPC\[17\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[17\] " "Warning: Node \"EXT:inst7\|Imm32\[17\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[18\] " "Warning: Node \"NPC:inst\|NPC\[18\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[18\] " "Warning: Node \"EXT:inst7\|Imm32\[18\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[19\] " "Warning: Node \"NPC:inst\|NPC\[19\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[5\] " "Warning: Node \"EXT:inst7\|Imm32\[5\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[20\] " "Warning: Node \"NPC:inst\|NPC\[20\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[20\] " "Warning: Node \"EXT:inst7\|Imm32\[20\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[21\] " "Warning: Node \"EXT:inst7\|Imm32\[21\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[21\] " "Warning: Node \"NPC:inst\|NPC\[21\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[22\] " "Warning: Node \"EXT:inst7\|Imm32\[22\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[22\] " "Warning: Node \"NPC:inst\|NPC\[22\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[23\] " "Warning: Node \"NPC:inst\|NPC\[23\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[23\] " "Warning: Node \"EXT:inst7\|Imm32\[23\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[24\] " "Warning: Node \"NPC:inst\|NPC\[24\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[25\] " "Warning: Node \"NPC:inst\|NPC\[25\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[26\] " "Warning: Node \"NPC:inst\|NPC\[26\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[27\] " "Warning: Node \"NPC:inst\|NPC\[27\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[28\] " "Warning: Node \"NPC:inst\|NPC\[28\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[24\] " "Warning: Node \"EXT:inst7\|Imm32\[24\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[29\] " "Warning: Node \"NPC:inst\|NPC\[29\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[30\] " "Warning: Node \"NPC:inst\|NPC\[30\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:inst\|NPC\[31\] " "Warning: Node \"NPC:inst\|NPC\[31\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[12\] " "Warning: Node \"EXT:inst7\|Imm32\[12\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[13\] " "Warning: Node \"EXT:inst7\|Imm32\[13\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[14\] " "Warning: Node \"EXT:inst7\|Imm32\[14\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[15\] " "Warning: Node \"EXT:inst7\|Imm32\[15\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[4\] " "Warning: Node \"EXT:inst7\|Imm32\[4\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[0\] " "Warning: Node \"EXT:inst7\|Imm32\[0\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[1\] " "Warning: Node \"EXT:inst7\|Imm32\[1\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[2\] " "Warning: Node \"EXT:inst7\|Imm32\[2\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "EXT:inst7\|Imm32\[3\] " "Warning: Node \"EXT:inst7\|Imm32\[3\]\" is a latch" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C_\[31\] " "Warning: Node \"alu:inst12\|C_\[31\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|C_\[32\] " "Warning: Node \"alu:inst12\|C_\[32\]\" is a latch" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "43 " "Warning: Found 43 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "EXT:inst7\|Imm32\[5\] " "Info: Detected ripple clock \"EXT:inst7\|Imm32\[5\]\" as buffer" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 30 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT:inst7\|Imm32\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Mux34~719 " "Info: Detected gated clock \"alu:inst12\|Mux34~719\" as buffer" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Mux34~719" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|EXTOp\[1\] " "Info: Detected ripple clock \"ctrl:inst5\|EXTOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|EXTOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|EXTOp\[0\] " "Info: Detected ripple clock \"ctrl:inst5\|EXTOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|EXTOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "EXT:inst7\|Mux0~30 " "Info: Detected gated clock \"EXT:inst7\|Mux0~30\" as buffer" {  } { { "EXT.v" "" { Text "E:/CPU/CPU/EXT.v" 10 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT:inst7\|Mux0~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[2\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[2\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[7\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[7\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[1\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[1\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[5\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[5\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[9\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[9\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[3\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[3\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[4\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[4\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|BSel " "Info: Detected ripple clock \"ctrl:inst5\|BSel\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 22 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|BSel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "mux2:inst10\|y\[5\]~420 " "Info: Detected gated clock \"mux2:inst10\|y\[5\]~420\" as buffer" {  } { { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 8 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux2:inst10\|y\[5\]~420" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|NPCOp\[0\] " "Info: Detected ripple clock \"ctrl:inst5\|NPCOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|NPCOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual~51 " "Info: Detected ripple clock \"RF:inst6\|rf__dual~51\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg3 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg3\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg2 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg2\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg1 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg1\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg0 " "Info: Detected ripple clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg0\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\] " "Info: Detected gated clock \"RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]\" as buffer" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 34 2 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual~40 " "Info: Detected ripple clock \"RF:inst6\|rf__dual~40\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~40" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[6\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[6\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[10\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[10\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[8\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[8\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|Equal1~96 " "Info: Detected gated clock \"RF:inst6\|Equal1~96\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 18 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|Equal1~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~270 " "Info: Detected gated clock \"RF:inst6\|rf__dual~270\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~270" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[0\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[0\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~271 " "Info: Detected gated clock \"RF:inst6\|rf__dual~271\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~271" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~269 " "Info: Detected gated clock \"RF:inst6\|rf__dual~269\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~269" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|ALUOp\[2\] " "Info: Detected ripple clock \"ctrl:inst5\|ALUOp\[2\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|ALUOp\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|Mux35~56 " "Info: Detected gated clock \"alu:inst12\|Mux35~56\" as buffer" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|Mux35~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|ALUOp\[0\] " "Info: Detected ripple clock \"ctrl:inst5\|ALUOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|ALUOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|ALUOp\[1\] " "Info: Detected ripple clock \"ctrl:inst5\|ALUOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|ALUOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "NPC:inst\|Mux32~25 " "Info: Detected gated clock \"NPC:inst\|Mux32~25\" as buffer" {  } { { "NPC.v" "" { Text "E:/CPU/CPU/NPC.v" 14 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "NPC:inst\|Mux32~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst5\|NPCOp\[1\] " "Info: Detected ripple clock \"ctrl:inst5\|NPCOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst5\|NPCOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|RD2\[5\]~5341 " "Info: Detected gated clock \"RF:inst6\|RD2\[5\]~5341\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|RD2\[5\]~5341" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "RF:inst6\|rf__dual_0_bypass\[16\] " "Info: Detected ripple clock \"RF:inst6\|rf__dual_0_bypass\[16\]\" as buffer" {  } { { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual_0_bypass\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|Equal1~97 " "Info: Detected gated clock \"RF:inst6\|Equal1~97\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 18 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|Equal1~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|rf__dual~272 " "Info: Detected gated clock \"RF:inst6\|rf__dual~272\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 9 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|rf__dual~272" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "RF:inst6\|RD2\[5\]~5342 " "Info: Detected gated clock \"RF:inst6\|RD2\[5\]~5342\" as buffer" {  } { { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RF:inst6\|RD2\[5\]~5342" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "divider:inst19\|cout " "Info: Detected ripple clock \"divider:inst19\|cout\" as buffer" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } } { "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartua8.1/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:inst19\|cout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register alu:inst12\|C\[1\] register ctrl:inst5\|NPCOp\[0\] 36.24 MHz 27.596 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 36.24 MHz between source register \"alu:inst12\|C\[1\]\" and destination register \"ctrl:inst5\|NPCOp\[0\]\" (period= 27.596 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.406 ns + Longest register register " "Info: + Longest register to register delay is 3.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|C\[1\] 1 REG LCCOMB_X68_Y23_N14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X68_Y23_N14; Fanout = 3; REG Node = 'alu:inst12\|C\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|C[1] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.438 ns) 0.875 ns alu:inst12\|WideOr0~504 2 COMB LCCOMB_X68_Y23_N24 1 " "Info: 2: + IC(0.437 ns) + CELL(0.438 ns) = 0.875 ns; Loc. = LCCOMB_X68_Y23_N24; Fanout = 1; COMB Node = 'alu:inst12\|WideOr0~504'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { alu:inst12|C[1] alu:inst12|WideOr0~504 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.420 ns) 2.034 ns alu:inst12\|WideOr0~508 3 COMB LCCOMB_X67_Y21_N20 1 " "Info: 3: + IC(0.739 ns) + CELL(0.420 ns) = 2.034 ns; Loc. = LCCOMB_X67_Y21_N20; Fanout = 1; COMB Node = 'alu:inst12\|WideOr0~508'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { alu:inst12|WideOr0~504 alu:inst12|WideOr0~508 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.242 ns) 2.530 ns ctrl:inst5\|NPCOp~139 4 COMB LCCOMB_X67_Y21_N6 1 " "Info: 4: + IC(0.254 ns) + CELL(0.242 ns) = 2.530 ns; Loc. = LCCOMB_X67_Y21_N6; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~139'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { alu:inst12|WideOr0~508 ctrl:inst5|NPCOp~139 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.926 ns ctrl:inst5\|NPCOp~140 5 COMB LCCOMB_X67_Y21_N0 1 " "Info: 5: + IC(0.246 ns) + CELL(0.150 ns) = 2.926 ns; Loc. = LCCOMB_X67_Y21_N0; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~140'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 3.322 ns ctrl:inst5\|NPCOp~142 6 COMB LCCOMB_X67_Y21_N24 1 " "Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 3.322 ns; Loc. = LCCOMB_X67_Y21_N24; Fanout = 1; COMB Node = 'ctrl:inst5\|NPCOp~142'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.406 ns ctrl:inst5\|NPCOp\[0\] 7 REG LCFF_X67_Y21_N25 7 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.406 ns; Loc. = LCFF_X67_Y21_N25; Fanout = 7; REG Node = 'ctrl:inst5\|NPCOp\[0\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.484 ns ( 43.57 % ) " "Info: Total cell delay = 1.484 ns ( 43.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 56.43 % ) " "Info: Total interconnect delay = 1.922 ns ( 56.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { alu:inst12|C[1] alu:inst12|WideOr0~504 alu:inst12|WideOr0~508 ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { alu:inst12|C[1] {} alu:inst12|WideOr0~504 {} alu:inst12|WideOr0~508 {} ctrl:inst5|NPCOp~139 {} ctrl:inst5|NPCOp~140 {} ctrl:inst5|NPCOp~142 {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.437ns 0.739ns 0.254ns 0.246ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.242ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.428 ns - Smallest " "Info: - Smallest clock skew is -10.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 5.207 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 5.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.326 ns) + CELL(0.537 ns) 5.207 ns ctrl:inst5\|NPCOp\[0\] 3 REG LCFF_X67_Y21_N25 7 " "Info: 3: + IC(1.326 ns) + CELL(0.537 ns) = 5.207 ns; Loc. = LCFF_X67_Y21_N25; Fanout = 7; REG Node = 'ctrl:inst5\|NPCOp\[0\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 43.84 % ) " "Info: Total cell delay = 2.283 ns ( 43.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.924 ns ( 56.16 % ) " "Info: Total interconnect delay = 2.924 ns ( 56.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { CLK divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.000ns 1.598ns 1.326ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 15.635 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 15.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.898 ns) 5.859 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4 3 MEM M4K_X64_Y20 1 " "Info: 3: + IC(1.617 ns) + CELL(0.898 ns) = 5.859 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 8.850 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\] 4 MEM M4K_X64_Y20 1 " "Info: 4: + IC(0.000 ns) + CELL(2.991 ns) = 8.850 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.271 ns) 10.003 ns RF:inst6\|RD2\[5\]~5341 5 COMB LCCOMB_X69_Y20_N4 1 " "Info: 5: + IC(0.882 ns) + CELL(0.271 ns) = 10.003 ns; Loc. = LCCOMB_X69_Y20_N4; Fanout = 1; COMB Node = 'RF:inst6\|RD2\[5\]~5341'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 10.529 ns RF:inst6\|RD2\[5\]~5342 6 COMB LCCOMB_X69_Y20_N14 5 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 10.529 ns; Loc. = LCCOMB_X69_Y20_N14; Fanout = 5; COMB Node = 'RF:inst6\|RD2\[5\]~5342'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 11.064 ns mux2:inst10\|y\[5\]~420 7 COMB LCCOMB_X69_Y20_N16 14 " "Info: 7: + IC(0.260 ns) + CELL(0.275 ns) = 11.064 ns; Loc. = LCCOMB_X69_Y20_N16; Fanout = 14; COMB Node = 'mux2:inst10\|y\[5\]~420'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 11.936 ns alu:inst12\|Mux35~56 8 COMB LCCOMB_X70_Y20_N30 1 " "Info: 8: + IC(0.452 ns) + CELL(0.420 ns) = 11.936 ns; Loc. = LCCOMB_X70_Y20_N30; Fanout = 1; COMB Node = 'alu:inst12\|Mux35~56'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { mux2:inst10|y[5]~420 alu:inst12|Mux35~56 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.000 ns) 13.861 ns alu:inst12\|Mux35~56clkctrl 9 COMB CLKCTRL_G6 32 " "Info: 9: + IC(1.925 ns) + CELL(0.000 ns) = 13.861 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'alu:inst12\|Mux35~56clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.150 ns) 15.635 ns alu:inst12\|C\[1\] 10 REG LCCOMB_X68_Y23_N14 3 " "Info: 10: + IC(1.624 ns) + CELL(0.150 ns) = 15.635 ns; Loc. = LCCOMB_X68_Y23_N14; Fanout = 3; REG Node = 'alu:inst12\|C\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.026 ns ( 44.94 % ) " "Info: Total cell delay = 7.026 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.609 ns ( 55.06 % ) " "Info: Total interconnect delay = 8.609 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.635 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.635 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[1] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.624ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { CLK divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.000ns 1.598ns 1.326ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.635 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.635 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[1] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.624ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.406 ns" { alu:inst12|C[1] alu:inst12|WideOr0~504 alu:inst12|WideOr0~508 ctrl:inst5|NPCOp~139 ctrl:inst5|NPCOp~140 ctrl:inst5|NPCOp~142 ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "3.406 ns" { alu:inst12|C[1] {} alu:inst12|WideOr0~504 {} alu:inst12|WideOr0~508 {} ctrl:inst5|NPCOp~139 {} ctrl:inst5|NPCOp~140 {} ctrl:inst5|NPCOp~142 {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.437ns 0.739ns 0.254ns 0.246ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.420ns 0.242ns 0.150ns 0.150ns 0.084ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.207 ns" { CLK divider:inst19|cout ctrl:inst5|NPCOp[0] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "5.207 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|NPCOp[0] {} } { 0.000ns 0.000ns 1.598ns 1.326ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.635 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.635 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[1] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.624ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ctrl:inst5\|ALUOp\[1\] alu:inst12\|C\[9\] CLK 8.434 ns " "Info: Found hold time violation between source  pin or register \"ctrl:inst5\|ALUOp\[1\]\" and destination pin or register \"alu:inst12\|C\[9\]\" for clock \"CLK\" (Hold time is 8.434 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.692 ns + Largest " "Info: + Largest clock skew is 10.692 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 15.629 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 15.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.617 ns) + CELL(0.898 ns) 5.859 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4 3 MEM M4K_X64_Y20 1 " "Info: 3: + IC(1.617 ns) + CELL(0.898 ns) = 5.859 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|ram_block1a5~portb_address_reg4'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 188 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 8.850 ns RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\] 4 MEM M4K_X64_Y20 1 " "Info: 4: + IC(0.000 ns) + CELL(2.991 ns) = 8.850 ns; Loc. = M4K_X64_Y20; Fanout = 1; MEM Node = 'RF:inst6\|altsyncram:rf__dual_rtl_1\|altsyncram_gof1:auto_generated\|q_b\[5\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/CPU/CPU/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.271 ns) 10.003 ns RF:inst6\|RD2\[5\]~5341 5 COMB LCCOMB_X69_Y20_N4 1 " "Info: 5: + IC(0.882 ns) + CELL(0.271 ns) = 10.003 ns; Loc. = LCCOMB_X69_Y20_N4; Fanout = 1; COMB Node = 'RF:inst6\|RD2\[5\]~5341'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 10.529 ns RF:inst6\|RD2\[5\]~5342 6 COMB LCCOMB_X69_Y20_N14 5 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 10.529 ns; Loc. = LCCOMB_X69_Y20_N14; Fanout = 5; COMB Node = 'RF:inst6\|RD2\[5\]~5342'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 } "NODE_NAME" } } { "RF.v" "" { Text "E:/CPU/CPU/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.275 ns) 11.064 ns mux2:inst10\|y\[5\]~420 7 COMB LCCOMB_X69_Y20_N16 14 " "Info: 7: + IC(0.260 ns) + CELL(0.275 ns) = 11.064 ns; Loc. = LCCOMB_X69_Y20_N16; Fanout = 14; COMB Node = 'mux2:inst10\|y\[5\]~420'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.420 ns) 11.936 ns alu:inst12\|Mux35~56 8 COMB LCCOMB_X70_Y20_N30 1 " "Info: 8: + IC(0.452 ns) + CELL(0.420 ns) = 11.936 ns; Loc. = LCCOMB_X70_Y20_N30; Fanout = 1; COMB Node = 'alu:inst12\|Mux35~56'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { mux2:inst10|y[5]~420 alu:inst12|Mux35~56 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.000 ns) 13.861 ns alu:inst12\|Mux35~56clkctrl 9 COMB CLKCTRL_G6 32 " "Info: 9: + IC(1.925 ns) + CELL(0.000 ns) = 13.861 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'alu:inst12\|Mux35~56clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.150 ns) 15.629 ns alu:inst12\|C\[9\] 10 REG LCCOMB_X70_Y21_N10 2 " "Info: 10: + IC(1.618 ns) + CELL(0.150 ns) = 15.629 ns; Loc. = LCCOMB_X70_Y21_N10; Fanout = 2; REG Node = 'alu:inst12\|C\[9\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.026 ns ( 44.95 % ) " "Info: Total cell delay = 7.026 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.603 ns ( 55.05 % ) " "Info: Total interconnect delay = 8.603 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.629 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.629 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[9] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.618ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 4.937 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 4.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.537 ns) 4.937 ns ctrl:inst5\|ALUOp\[1\] 3 REG LCFF_X70_Y20_N21 35 " "Info: 3: + IC(1.056 ns) + CELL(0.537 ns) = 4.937 ns; Loc. = LCFF_X70_Y20_N21; Fanout = 35; REG Node = 'ctrl:inst5\|ALUOp\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 46.24 % ) " "Info: Total cell delay = 2.283 ns ( 46.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.654 ns ( 53.76 % ) " "Info: Total interconnect delay = 2.654 ns ( 53.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { CLK divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|ALUOp[1] {} } { 0.000ns 0.000ns 1.598ns 1.056ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.629 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.629 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[9] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.618ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { CLK divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|ALUOp[1] {} } { 0.000ns 0.000ns 1.598ns 1.056ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.008 ns - Shortest register register " "Info: - Shortest register to register delay is 2.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl:inst5\|ALUOp\[1\] 1 REG LCFF_X70_Y20_N21 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X70_Y20_N21; Fanout = 35; REG Node = 'ctrl:inst5\|ALUOp\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.419 ns) 1.337 ns alu:inst12\|Mux13~262 2 COMB LCCOMB_X70_Y21_N18 1 " "Info: 2: + IC(0.918 ns) + CELL(0.419 ns) = 1.337 ns; Loc. = LCCOMB_X70_Y21_N18; Fanout = 1; COMB Node = 'alu:inst12\|Mux13~262'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { ctrl:inst5|ALUOp[1] alu:inst12|Mux13~262 } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 2.008 ns alu:inst12\|C\[9\] 3 REG LCCOMB_X70_Y21_N10 2 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 2.008 ns; Loc. = LCCOMB_X70_Y21_N10; Fanout = 2; REG Node = 'alu:inst12\|C\[9\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { alu:inst12|Mux13~262 alu:inst12|C[9] } "NODE_NAME" } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.839 ns ( 41.78 % ) " "Info: Total cell delay = 0.839 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.169 ns ( 58.22 % ) " "Info: Total interconnect delay = 1.169 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { ctrl:inst5|ALUOp[1] alu:inst12|Mux13~262 alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.008 ns" { ctrl:inst5|ALUOp[1] {} alu:inst12|Mux13~262 {} alu:inst12|C[9] {} } { 0.000ns 0.918ns 0.251ns } { 0.000ns 0.419ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 111 -1 0 } } { "alu.v" "" { Text "E:/CPU/CPU/alu.v" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.629 ns" { CLK divider:inst19|cout RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] RF:inst6|RD2[5]~5341 RF:inst6|RD2[5]~5342 mux2:inst10|y[5]~420 alu:inst12|Mux35~56 alu:inst12|Mux35~56clkctrl alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "15.629 ns" { CLK {} CLK~combout {} divider:inst19|cout {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|ram_block1a5~portb_address_reg4 {} RF:inst6|altsyncram:rf__dual_rtl_1|altsyncram_gof1:auto_generated|q_b[5] {} RF:inst6|RD2[5]~5341 {} RF:inst6|RD2[5]~5342 {} mux2:inst10|y[5]~420 {} alu:inst12|Mux35~56 {} alu:inst12|Mux35~56clkctrl {} alu:inst12|C[9] {} } { 0.000ns 0.000ns 1.598ns 1.617ns 0.000ns 0.882ns 0.251ns 0.260ns 0.452ns 1.925ns 1.618ns } { 0.000ns 0.959ns 0.787ns 0.898ns 2.991ns 0.271ns 0.275ns 0.275ns 0.420ns 0.000ns 0.150ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.937 ns" { CLK divider:inst19|cout ctrl:inst5|ALUOp[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "4.937 ns" { CLK {} CLK~combout {} divider:inst19|cout {} ctrl:inst5|ALUOp[1] {} } { 0.000ns 0.000ns 1.598ns 1.056ns } { 0.000ns 0.959ns 0.787ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { ctrl:inst5|ALUOp[1] alu:inst12|Mux13~262 alu:inst12|C[9] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.008 ns" { ctrl:inst5|ALUOp[1] {} alu:inst12|Mux13~262 {} alu:inst12|C[9] {} } { 0.000ns 0.918ns 0.251ns } { 0.000ns 0.419ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "divider:inst19\|flag\[24\] FM CLK 4.431 ns register " "Info: tsu for register \"divider:inst19\|flag\[24\]\" (data pin = \"FM\", clock pin = \"CLK\") is 4.431 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.272 ns + Longest pin register " "Info: + Longest pin to register delay is 7.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns FM 1 PIN PIN_AC27 65 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 65; PIN Node = 'FM'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FM } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -136 216 384 -120 "FM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.760 ns) + CELL(0.660 ns) 7.272 ns divider:inst19\|flag\[24\] 2 REG LCFF_X75_Y19_N21 3 " "Info: 2: + IC(5.760 ns) + CELL(0.660 ns) = 7.272 ns; Loc. = LCFF_X75_Y19_N21; Fanout = 3; REG Node = 'divider:inst19\|flag\[24\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.420 ns" { FM divider:inst19|flag[24] } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 20.79 % ) " "Info: Total cell delay = 1.512 ns ( 20.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.760 ns ( 79.21 % ) " "Info: Total interconnect delay = 5.760 ns ( 79.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.272 ns" { FM divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.272 ns" { FM {} FM~combout {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 5.760ns } { 0.000ns 0.852ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.805 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.805 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 64 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 64; COMB Node = 'CLK~clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.537 ns) 2.805 ns divider:inst19\|flag\[24\] 3 REG LCFF_X75_Y19_N21 3 " "Info: 3: + IC(1.197 ns) + CELL(0.537 ns) = 2.805 ns; Loc. = LCFF_X75_Y19_N21; Fanout = 3; REG Node = 'divider:inst19\|flag\[24\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { CLK~clkctrl divider:inst19|flag[24] } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.33 % ) " "Info: Total cell delay = 1.496 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 46.67 % ) " "Info: Total interconnect delay = 1.309 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { CLK CLK~clkctrl divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 0.112ns 1.197ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.272 ns" { FM divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.272 ns" { FM {} FM~combout {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 5.760ns } { 0.000ns 0.852ns 0.660ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.805 ns" { CLK CLK~clkctrl divider:inst19|flag[24] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "2.805 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divider:inst19|flag[24] {} } { 0.000ns 0.000ns 0.112ns 1.197ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oSEG5\[6\] dm_4k:inst13\|dmem_0_bypass\[14\] 29.004 ns register " "Info: tco from clock \"CLK\" to destination pin \"oSEG5\[6\]\" through register \"dm_4k:inst13\|dmem_0_bypass\[14\]\" is 29.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.082 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 7.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 5.288 ns divider:inst19\|cout~clkctrl 3 COMB CLKCTRL_G4 456 " "Info: 3: + IC(1.944 ns) + CELL(0.000 ns) = 5.288 ns; Loc. = CLKCTRL_G4; Fanout = 456; COMB Node = 'divider:inst19\|cout~clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { divider:inst19|cout divider:inst19|cout~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.257 ns) + CELL(0.537 ns) 7.082 ns dm_4k:inst13\|dmem_0_bypass\[14\] 4 REG LCFF_X68_Y23_N19 6 " "Info: 4: + IC(1.257 ns) + CELL(0.537 ns) = 7.082 ns; Loc. = LCFF_X68_Y23_N19; Fanout = 6; REG Node = 'dm_4k:inst13\|dmem_0_bypass\[14\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { divider:inst19|cout~clkctrl dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 32.24 % ) " "Info: Total cell delay = 2.283 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.799 ns ( 67.76 % ) " "Info: Total interconnect delay = 4.799 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} dm_4k:inst13|dmem_0_bypass[14] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.257ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.672 ns + Longest register pin " "Info: + Longest register to pin delay is 21.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dm_4k:inst13\|dmem_0_bypass\[14\] 1 REG LCFF_X68_Y23_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X68_Y23_N19; Fanout = 6; REG Node = 'dm_4k:inst13\|dmem_0_bypass\[14\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.410 ns) 2.425 ns dm_4k:inst13\|dmem~1752 2 COMB LCCOMB_X62_Y21_N16 1 " "Info: 2: + IC(2.015 ns) + CELL(0.410 ns) = 2.425 ns; Loc. = LCCOMB_X62_Y21_N16; Fanout = 1; COMB Node = 'dm_4k:inst13\|dmem~1752'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { dm_4k:inst13|dmem_0_bypass[14] dm_4k:inst13|dmem~1752 } "NODE_NAME" } } { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.410 ns) 3.103 ns dm_4k:inst13\|dmem~1756 3 COMB LCCOMB_X62_Y21_N26 32 " "Info: 3: + IC(0.268 ns) + CELL(0.410 ns) = 3.103 ns; Loc. = LCCOMB_X62_Y21_N26; Fanout = 32; COMB Node = 'dm_4k:inst13\|dmem~1756'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { dm_4k:inst13|dmem~1752 dm_4k:inst13|dmem~1756 } "NODE_NAME" } } { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.413 ns) 4.576 ns dm_4k:inst13\|dmem~1778 4 COMB LCCOMB_X65_Y20_N16 2 " "Info: 4: + IC(1.060 ns) + CELL(0.413 ns) = 4.576 ns; Loc. = LCCOMB_X65_Y20_N16; Fanout = 2; COMB Node = 'dm_4k:inst13\|dmem~1778'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { dm_4k:inst13|dmem~1756 dm_4k:inst13|dmem~1778 } "NODE_NAME" } } { "dm_4k.v" "" { Text "E:/CPU/CPU/dm_4k.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 5.282 ns mux4:inst8\|Mux10~111 5 COMB LCCOMB_X65_Y20_N26 1 " "Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 5.282 ns; Loc. = LCCOMB_X65_Y20_N26; Fanout = 1; COMB Node = 'mux4:inst8\|Mux10~111'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { dm_4k:inst13|dmem~1778 mux4:inst8|Mux10~111 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.271 ns) 6.815 ns mux4:inst8\|Mux10~112 6 COMB LCCOMB_X62_Y21_N20 5 " "Info: 6: + IC(1.262 ns) + CELL(0.271 ns) = 6.815 ns; Loc. = LCCOMB_X62_Y21_N20; Fanout = 5; COMB Node = 'mux4:inst8\|Mux10~112'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { mux4:inst8|Mux10~111 mux4:inst8|Mux10~112 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.388 ns) + CELL(0.275 ns) 9.478 ns mux8:inst1\|Mux10~38 7 COMB LCCOMB_X69_Y21_N2 1 " "Info: 7: + IC(2.388 ns) + CELL(0.275 ns) = 9.478 ns; Loc. = LCCOMB_X69_Y21_N2; Fanout = 1; COMB Node = 'mux8:inst1\|Mux10~38'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { mux4:inst8|Mux10~112 mux8:inst1|Mux10~38 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.419 ns) 11.411 ns mux8:inst1\|Mux10~41 8 COMB LCCOMB_X61_Y26_N22 7 " "Info: 8: + IC(1.514 ns) + CELL(0.419 ns) = 11.411 ns; Loc. = LCCOMB_X61_Y26_N22; Fanout = 7; COMB Node = 'mux8:inst1\|Mux10~41'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { mux8:inst1|Mux10~38 mux8:inst1|Mux10~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.275 ns) 13.017 ns SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15 9 COMB LCCOMB_X65_Y19_N4 1 " "Info: 9: + IC(1.331 ns) + CELL(0.275 ns) = 13.017 ns; Loc. = LCCOMB_X65_Y19_N4; Fanout = 1; COMB Node = 'SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { mux8:inst1|Mux10~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/CPU/CPU/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(2.622 ns) 21.672 ns oSEG5\[6\] 10 PIN PIN_K5 0 " "Info: 10: + IC(6.033 ns) + CELL(2.622 ns) = 21.672 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'oSEG5\[6\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.655 ns" { SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 1024 752 928 1040 "oSEG5\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.533 ns ( 25.53 % ) " "Info: Total cell delay = 5.533 ns ( 25.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.139 ns ( 74.47 % ) " "Info: Total interconnect delay = 16.139 ns ( 74.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] dm_4k:inst13|dmem~1752 dm_4k:inst13|dmem~1756 dm_4k:inst13|dmem~1778 mux4:inst8|Mux10~111 mux4:inst8|Mux10~112 mux8:inst1|Mux10~38 mux8:inst1|Mux10~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] {} dm_4k:inst13|dmem~1752 {} dm_4k:inst13|dmem~1756 {} dm_4k:inst13|dmem~1778 {} mux4:inst8|Mux10~111 {} mux4:inst8|Mux10~112 {} mux8:inst1|Mux10~38 {} mux8:inst1|Mux10~41 {} SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 {} oSEG5[6] {} } { 0.000ns 2.015ns 0.268ns 1.060ns 0.268ns 1.262ns 2.388ns 1.514ns 1.331ns 6.033ns } { 0.000ns 0.410ns 0.410ns 0.413ns 0.438ns 0.271ns 0.275ns 0.419ns 0.275ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.082 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl dm_4k:inst13|dmem_0_bypass[14] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.082 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} dm_4k:inst13|dmem_0_bypass[14] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.257ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] dm_4k:inst13|dmem~1752 dm_4k:inst13|dmem~1756 dm_4k:inst13|dmem~1778 mux4:inst8|Mux10~111 mux4:inst8|Mux10~112 mux8:inst1|Mux10~38 mux8:inst1|Mux10~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "21.672 ns" { dm_4k:inst13|dmem_0_bypass[14] {} dm_4k:inst13|dmem~1752 {} dm_4k:inst13|dmem~1756 {} dm_4k:inst13|dmem~1778 {} mux4:inst8|Mux10~111 {} mux4:inst8|Mux10~112 {} mux8:inst1|Mux10~38 {} mux8:inst1|Mux10~41 {} SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 {} oSEG5[6] {} } { 0.000ns 2.015ns 0.268ns 1.060ns 0.268ns 1.262ns 2.388ns 1.514ns 1.331ns 6.033ns } { 0.000ns 0.410ns 0.410ns 0.413ns 0.438ns 0.271ns 0.275ns 0.419ns 0.275ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "view_Sel\[2\] oSEG5\[6\] 21.791 ns Longest " "Info: Longest tpd from source pin \"view_Sel\[2\]\" to destination pin \"oSEG5\[6\]\" is 21.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns view_Sel\[2\] 1 PIN PIN_AB25 94 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 94; PIN Node = 'view_Sel\[2\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { view_Sel[2] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 1072 -232 -64 1088 "view_Sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.304 ns) + CELL(0.419 ns) 8.555 ns mux8:inst1\|Mux9~37 2 COMB LCCOMB_X63_Y24_N30 1 " "Info: 2: + IC(7.304 ns) + CELL(0.419 ns) = 8.555 ns; Loc. = LCCOMB_X63_Y24_N30; Fanout = 1; COMB Node = 'mux8:inst1\|Mux9~37'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.723 ns" { view_Sel[2] mux8:inst1|Mux9~37 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.275 ns) 9.579 ns mux8:inst1\|Mux9~38 3 COMB LCCOMB_X63_Y25_N20 1 " "Info: 3: + IC(0.749 ns) + CELL(0.275 ns) = 9.579 ns; Loc. = LCCOMB_X63_Y25_N20; Fanout = 1; COMB Node = 'mux8:inst1\|Mux9~38'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { mux8:inst1|Mux9~37 mux8:inst1|Mux9~38 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.271 ns) 10.809 ns mux8:inst1\|Mux9~41 4 COMB LCCOMB_X61_Y26_N28 7 " "Info: 4: + IC(0.959 ns) + CELL(0.271 ns) = 10.809 ns; Loc. = LCCOMB_X61_Y26_N28; Fanout = 7; COMB Node = 'mux8:inst1\|Mux9~41'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { mux8:inst1|Mux9~38 mux8:inst1|Mux9~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/CPU/CPU/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.438 ns) 13.136 ns SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15 5 COMB LCCOMB_X65_Y19_N4 1 " "Info: 5: + IC(1.889 ns) + CELL(0.438 ns) = 13.136 ns; Loc. = LCCOMB_X65_Y19_N4; Fanout = 1; COMB Node = 'SEG7_LUT_8:inst16\|SEG7_LUT:u5\|WideOr0~15'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { mux8:inst1|Mux9~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/CPU/CPU/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.033 ns) + CELL(2.622 ns) 21.791 ns oSEG5\[6\] 6 PIN PIN_K5 0 " "Info: 6: + IC(6.033 ns) + CELL(2.622 ns) = 21.791 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'oSEG5\[6\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.655 ns" { SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 1024 752 928 1040 "oSEG5\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.857 ns ( 22.29 % ) " "Info: Total cell delay = 4.857 ns ( 22.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.934 ns ( 77.71 % ) " "Info: Total interconnect delay = 16.934 ns ( 77.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.791 ns" { view_Sel[2] mux8:inst1|Mux9~37 mux8:inst1|Mux9~38 mux8:inst1|Mux9~41 SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 oSEG5[6] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "21.791 ns" { view_Sel[2] {} view_Sel[2]~combout {} mux8:inst1|Mux9~37 {} mux8:inst1|Mux9~38 {} mux8:inst1|Mux9~41 {} SEG7_LUT_8:inst16|SEG7_LUT:u5|WideOr0~15 {} oSEG5[6] {} } { 0.000ns 0.000ns 7.304ns 0.749ns 0.959ns 1.889ns 6.033ns } { 0.000ns 0.832ns 0.419ns 0.275ns 0.271ns 0.438ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "ctrl:inst5\|nextstate\[1\] RESET CLK -0.372 ns register " "Info: th for register \"ctrl:inst5\|nextstate\[1\]\" (data pin = \"RESET\", clock pin = \"CLK\") is -0.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.068 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'CLK'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { -120 216 384 -104 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.787 ns) 3.344 ns divider:inst19\|cout 2 REG LCFF_X75_Y18_N1 37 " "Info: 2: + IC(1.598 ns) + CELL(0.787 ns) = 3.344 ns; Loc. = LCFF_X75_Y18_N1; Fanout = 37; REG Node = 'divider:inst19\|cout'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.385 ns" { CLK divider:inst19|cout } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.944 ns) + CELL(0.000 ns) 5.288 ns divider:inst19\|cout~clkctrl 3 COMB CLKCTRL_G4 456 " "Info: 3: + IC(1.944 ns) + CELL(0.000 ns) = 5.288 ns; Loc. = CLKCTRL_G4; Fanout = 456; COMB Node = 'divider:inst19\|cout~clkctrl'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { divider:inst19|cout divider:inst19|cout~clkctrl } "NODE_NAME" } } { "divider.v" "" { Text "E:/CPU/CPU/divider.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.537 ns) 7.068 ns ctrl:inst5\|nextstate\[1\] 4 REG LCFF_X65_Y20_N1 1 " "Info: 4: + IC(1.243 ns) + CELL(0.537 ns) = 7.068 ns; Loc. = LCFF_X65_Y20_N1; Fanout = 1; REG Node = 'ctrl:inst5\|nextstate\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { divider:inst19|cout~clkctrl ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 32.30 % ) " "Info: Total cell delay = 2.283 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.785 ns ( 67.70 % ) " "Info: Total interconnect delay = 4.785 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.243ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.706 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns RESET 1 PIN PIN_T29 77 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 77; PIN Node = 'RESET'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { { 472 32 200 488 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.204 ns) + CELL(0.660 ns) 7.706 ns ctrl:inst5\|nextstate\[1\] 2 REG LCFF_X65_Y20_N1 1 " "Info: 2: + IC(6.204 ns) + CELL(0.660 ns) = 7.706 ns; Loc. = LCFF_X65_Y20_N1; Fanout = 1; REG Node = 'ctrl:inst5\|nextstate\[1\]'" {  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.864 ns" { RESET ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/CPU/CPU/ctrl.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 19.49 % ) " "Info: Total cell delay = 1.502 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.204 ns ( 80.51 % ) " "Info: Total interconnect delay = 6.204 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { RESET ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { RESET {} RESET~combout {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 6.204ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.068 ns" { CLK divider:inst19|cout divider:inst19|cout~clkctrl ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.068 ns" { CLK {} CLK~combout {} divider:inst19|cout {} divider:inst19|cout~clkctrl {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 1.598ns 1.944ns 1.243ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartua8.1/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { RESET ctrl:inst5|nextstate[1] } "NODE_NAME" } } { "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartua8.1/quartus/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { RESET {} RESET~combout {} ctrl:inst5|nextstate[1] {} } { 0.000ns 0.000ns 6.204ns } { 0.000ns 0.842ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 88 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 16:08:31 2021 " "Info: Processing ended: Sun May 09 16:08:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
