{
    "BENCHMARKS": {
        "DCT": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bin2bcd": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/bin2bcd/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fast_fourier_transform": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_fourier_transform/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "hardware_divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/hardware_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "ocidec-1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ocidec-2": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "simple_pic": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simple_pic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "usb1_1_phy": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simon_bit_serial": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cavlc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sha256": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha256/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "generic_fifo_dc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_dc_gray": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc_gray/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_lfsr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_lfsr/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_sc_a": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_a/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_sc_b": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_b/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "iir": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//iir/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "jpeg_qnr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//jpeg_qnr/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_counter"
            }
        },
        "counter_16bit": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter120bitx5": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk1",
                "Clock2": "clk2",
                "Clock3": "clk3",
                "Clock4": "clk4",
                "Clock5": "clk5"
            }
        },
        "shift_reg_8192": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "unsigned_mult_80": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "usb2_0": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb2_0/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        } 
    }
}