set ::GLOBAL_phy_arch_name                  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq

set var(MEM_TECHNOLOGY)                     LPDDR4
set var(MEM_NUM_IO96)                       1
set var(PHY_REFCLK_FREQ_MHZ)                100.0
set var(MEM_OPERATING_FREQ_MHZ)             800
set var(MEM_DQ_WIDTH)                       32
set var(PHY_NOC_EN)                         0
set var(MEM_CLK_ASYNC)                      1
set var(CLK_DIV_VCO_MEM)                    1
set var(CLK_DIV_MEM_PHY)                    2
set var(PLL_C_DIV_0)                        2
set var(PLL_C_DIV_1)                        8
set var(PLL_N_DIV)                          1
set var(PLL_M_DIV)                          8
set var(CLK_DIV_VCO_CORE)                   8
set var(DQ_PER_DQS)                         8
set var(LOCKSTEP_ROLE)                      OFF
