
finalproject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006fdc  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d0  0800719c  0800719c  0001719c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a6c  08007a6c  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08007a6c  08007a6c  00017a6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a74  08007a74  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a74  08007a74  00017a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a78  08007a78  00017a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08007a7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  200000a4  08007b20  000200a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000424  08007b20  00020424  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d20c  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003111  00000000  00000000  0003d2e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015b0  00000000  00000000  000403f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001438  00000000  00000000  000419a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002cb60  00000000  00000000  00042de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011dac  00000000  00000000  0006f940  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00112481  00000000  00000000  000816ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f0  00000000  00000000  00193b6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f18  00000000  00000000  00193c60  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000000fa  00000000  00000000  00199b78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08007184 	.word	0x08007184

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000a8 	.word	0x200000a8
 80001fc:	08007184 	.word	0x08007184

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2f>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a44:	bf24      	itt	cs
 8000a46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a4e:	d90d      	bls.n	8000a6c <__aeabi_d2f+0x30>
 8000a50:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a5c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a64:	bf08      	it	eq
 8000a66:	f020 0001 	biceq.w	r0, r0, #1
 8000a6a:	4770      	bx	lr
 8000a6c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a70:	d121      	bne.n	8000ab6 <__aeabi_d2f+0x7a>
 8000a72:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a76:	bfbc      	itt	lt
 8000a78:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a7c:	4770      	bxlt	lr
 8000a7e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a86:	f1c2 0218 	rsb	r2, r2, #24
 8000a8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a92:	fa20 f002 	lsr.w	r0, r0, r2
 8000a96:	bf18      	it	ne
 8000a98:	f040 0001 	orrne.w	r0, r0, #1
 8000a9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa8:	ea40 000c 	orr.w	r0, r0, ip
 8000aac:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab4:	e7cc      	b.n	8000a50 <__aeabi_d2f+0x14>
 8000ab6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aba:	d107      	bne.n	8000acc <__aeabi_d2f+0x90>
 8000abc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac0:	bf1e      	ittt	ne
 8000ac2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ac6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aca:	4770      	bxne	lr
 8000acc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ad4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_uldivmod>:
 8000adc:	b953      	cbnz	r3, 8000af4 <__aeabi_uldivmod+0x18>
 8000ade:	b94a      	cbnz	r2, 8000af4 <__aeabi_uldivmod+0x18>
 8000ae0:	2900      	cmp	r1, #0
 8000ae2:	bf08      	it	eq
 8000ae4:	2800      	cmpeq	r0, #0
 8000ae6:	bf1c      	itt	ne
 8000ae8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aec:	f04f 30ff 	movne.w	r0, #4294967295
 8000af0:	f000 b972 	b.w	8000dd8 <__aeabi_idiv0>
 8000af4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000afc:	f000 f806 	bl	8000b0c <__udivmoddi4>
 8000b00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b08:	b004      	add	sp, #16
 8000b0a:	4770      	bx	lr

08000b0c <__udivmoddi4>:
 8000b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b10:	9e08      	ldr	r6, [sp, #32]
 8000b12:	4604      	mov	r4, r0
 8000b14:	4688      	mov	r8, r1
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d14b      	bne.n	8000bb2 <__udivmoddi4+0xa6>
 8000b1a:	428a      	cmp	r2, r1
 8000b1c:	4615      	mov	r5, r2
 8000b1e:	d967      	bls.n	8000bf0 <__udivmoddi4+0xe4>
 8000b20:	fab2 f282 	clz	r2, r2
 8000b24:	b14a      	cbz	r2, 8000b3a <__udivmoddi4+0x2e>
 8000b26:	f1c2 0720 	rsb	r7, r2, #32
 8000b2a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b2e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b32:	4095      	lsls	r5, r2
 8000b34:	ea47 0803 	orr.w	r8, r7, r3
 8000b38:	4094      	lsls	r4, r2
 8000b3a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b3e:	0c23      	lsrs	r3, r4, #16
 8000b40:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b44:	fa1f fc85 	uxth.w	ip, r5
 8000b48:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b4c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b50:	fb07 f10c 	mul.w	r1, r7, ip
 8000b54:	4299      	cmp	r1, r3
 8000b56:	d909      	bls.n	8000b6c <__udivmoddi4+0x60>
 8000b58:	18eb      	adds	r3, r5, r3
 8000b5a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b5e:	f080 811b 	bcs.w	8000d98 <__udivmoddi4+0x28c>
 8000b62:	4299      	cmp	r1, r3
 8000b64:	f240 8118 	bls.w	8000d98 <__udivmoddi4+0x28c>
 8000b68:	3f02      	subs	r7, #2
 8000b6a:	442b      	add	r3, r5
 8000b6c:	1a5b      	subs	r3, r3, r1
 8000b6e:	b2a4      	uxth	r4, r4
 8000b70:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b74:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b7c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b80:	45a4      	cmp	ip, r4
 8000b82:	d909      	bls.n	8000b98 <__udivmoddi4+0x8c>
 8000b84:	192c      	adds	r4, r5, r4
 8000b86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b8a:	f080 8107 	bcs.w	8000d9c <__udivmoddi4+0x290>
 8000b8e:	45a4      	cmp	ip, r4
 8000b90:	f240 8104 	bls.w	8000d9c <__udivmoddi4+0x290>
 8000b94:	3802      	subs	r0, #2
 8000b96:	442c      	add	r4, r5
 8000b98:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b9c:	eba4 040c 	sub.w	r4, r4, ip
 8000ba0:	2700      	movs	r7, #0
 8000ba2:	b11e      	cbz	r6, 8000bac <__udivmoddi4+0xa0>
 8000ba4:	40d4      	lsrs	r4, r2
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	d909      	bls.n	8000bca <__udivmoddi4+0xbe>
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	f000 80eb 	beq.w	8000d92 <__udivmoddi4+0x286>
 8000bbc:	2700      	movs	r7, #0
 8000bbe:	e9c6 0100 	strd	r0, r1, [r6]
 8000bc2:	4638      	mov	r0, r7
 8000bc4:	4639      	mov	r1, r7
 8000bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bca:	fab3 f783 	clz	r7, r3
 8000bce:	2f00      	cmp	r7, #0
 8000bd0:	d147      	bne.n	8000c62 <__udivmoddi4+0x156>
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d302      	bcc.n	8000bdc <__udivmoddi4+0xd0>
 8000bd6:	4282      	cmp	r2, r0
 8000bd8:	f200 80fa 	bhi.w	8000dd0 <__udivmoddi4+0x2c4>
 8000bdc:	1a84      	subs	r4, r0, r2
 8000bde:	eb61 0303 	sbc.w	r3, r1, r3
 8000be2:	2001      	movs	r0, #1
 8000be4:	4698      	mov	r8, r3
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	d0e0      	beq.n	8000bac <__udivmoddi4+0xa0>
 8000bea:	e9c6 4800 	strd	r4, r8, [r6]
 8000bee:	e7dd      	b.n	8000bac <__udivmoddi4+0xa0>
 8000bf0:	b902      	cbnz	r2, 8000bf4 <__udivmoddi4+0xe8>
 8000bf2:	deff      	udf	#255	; 0xff
 8000bf4:	fab2 f282 	clz	r2, r2
 8000bf8:	2a00      	cmp	r2, #0
 8000bfa:	f040 808f 	bne.w	8000d1c <__udivmoddi4+0x210>
 8000bfe:	1b49      	subs	r1, r1, r5
 8000c00:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c04:	fa1f f885 	uxth.w	r8, r5
 8000c08:	2701      	movs	r7, #1
 8000c0a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c0e:	0c23      	lsrs	r3, r4, #16
 8000c10:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c18:	fb08 f10c 	mul.w	r1, r8, ip
 8000c1c:	4299      	cmp	r1, r3
 8000c1e:	d907      	bls.n	8000c30 <__udivmoddi4+0x124>
 8000c20:	18eb      	adds	r3, r5, r3
 8000c22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c26:	d202      	bcs.n	8000c2e <__udivmoddi4+0x122>
 8000c28:	4299      	cmp	r1, r3
 8000c2a:	f200 80cd 	bhi.w	8000dc8 <__udivmoddi4+0x2bc>
 8000c2e:	4684      	mov	ip, r0
 8000c30:	1a59      	subs	r1, r3, r1
 8000c32:	b2a3      	uxth	r3, r4
 8000c34:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c38:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c3c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c40:	fb08 f800 	mul.w	r8, r8, r0
 8000c44:	45a0      	cmp	r8, r4
 8000c46:	d907      	bls.n	8000c58 <__udivmoddi4+0x14c>
 8000c48:	192c      	adds	r4, r5, r4
 8000c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4e:	d202      	bcs.n	8000c56 <__udivmoddi4+0x14a>
 8000c50:	45a0      	cmp	r8, r4
 8000c52:	f200 80b6 	bhi.w	8000dc2 <__udivmoddi4+0x2b6>
 8000c56:	4618      	mov	r0, r3
 8000c58:	eba4 0408 	sub.w	r4, r4, r8
 8000c5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c60:	e79f      	b.n	8000ba2 <__udivmoddi4+0x96>
 8000c62:	f1c7 0c20 	rsb	ip, r7, #32
 8000c66:	40bb      	lsls	r3, r7
 8000c68:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c6c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c70:	fa01 f407 	lsl.w	r4, r1, r7
 8000c74:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c78:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c7c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c80:	4325      	orrs	r5, r4
 8000c82:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c86:	0c2c      	lsrs	r4, r5, #16
 8000c88:	fb08 3319 	mls	r3, r8, r9, r3
 8000c8c:	fa1f fa8e 	uxth.w	sl, lr
 8000c90:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c94:	fb09 f40a 	mul.w	r4, r9, sl
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c9e:	fa00 f107 	lsl.w	r1, r0, r7
 8000ca2:	d90b      	bls.n	8000cbc <__udivmoddi4+0x1b0>
 8000ca4:	eb1e 0303 	adds.w	r3, lr, r3
 8000ca8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cac:	f080 8087 	bcs.w	8000dbe <__udivmoddi4+0x2b2>
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	f240 8084 	bls.w	8000dbe <__udivmoddi4+0x2b2>
 8000cb6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cba:	4473      	add	r3, lr
 8000cbc:	1b1b      	subs	r3, r3, r4
 8000cbe:	b2ad      	uxth	r5, r5
 8000cc0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cc4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cc8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ccc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cd0:	45a2      	cmp	sl, r4
 8000cd2:	d908      	bls.n	8000ce6 <__udivmoddi4+0x1da>
 8000cd4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cdc:	d26b      	bcs.n	8000db6 <__udivmoddi4+0x2aa>
 8000cde:	45a2      	cmp	sl, r4
 8000ce0:	d969      	bls.n	8000db6 <__udivmoddi4+0x2aa>
 8000ce2:	3802      	subs	r0, #2
 8000ce4:	4474      	add	r4, lr
 8000ce6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cea:	fba0 8902 	umull	r8, r9, r0, r2
 8000cee:	eba4 040a 	sub.w	r4, r4, sl
 8000cf2:	454c      	cmp	r4, r9
 8000cf4:	46c2      	mov	sl, r8
 8000cf6:	464b      	mov	r3, r9
 8000cf8:	d354      	bcc.n	8000da4 <__udivmoddi4+0x298>
 8000cfa:	d051      	beq.n	8000da0 <__udivmoddi4+0x294>
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d069      	beq.n	8000dd4 <__udivmoddi4+0x2c8>
 8000d00:	ebb1 050a 	subs.w	r5, r1, sl
 8000d04:	eb64 0403 	sbc.w	r4, r4, r3
 8000d08:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d0c:	40fd      	lsrs	r5, r7
 8000d0e:	40fc      	lsrs	r4, r7
 8000d10:	ea4c 0505 	orr.w	r5, ip, r5
 8000d14:	e9c6 5400 	strd	r5, r4, [r6]
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e747      	b.n	8000bac <__udivmoddi4+0xa0>
 8000d1c:	f1c2 0320 	rsb	r3, r2, #32
 8000d20:	fa20 f703 	lsr.w	r7, r0, r3
 8000d24:	4095      	lsls	r5, r2
 8000d26:	fa01 f002 	lsl.w	r0, r1, r2
 8000d2a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d2e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d32:	4338      	orrs	r0, r7
 8000d34:	0c01      	lsrs	r1, r0, #16
 8000d36:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d3a:	fa1f f885 	uxth.w	r8, r5
 8000d3e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d42:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d46:	fb07 f308 	mul.w	r3, r7, r8
 8000d4a:	428b      	cmp	r3, r1
 8000d4c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d50:	d907      	bls.n	8000d62 <__udivmoddi4+0x256>
 8000d52:	1869      	adds	r1, r5, r1
 8000d54:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d58:	d22f      	bcs.n	8000dba <__udivmoddi4+0x2ae>
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	d92d      	bls.n	8000dba <__udivmoddi4+0x2ae>
 8000d5e:	3f02      	subs	r7, #2
 8000d60:	4429      	add	r1, r5
 8000d62:	1acb      	subs	r3, r1, r3
 8000d64:	b281      	uxth	r1, r0
 8000d66:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d6a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d72:	fb00 f308 	mul.w	r3, r0, r8
 8000d76:	428b      	cmp	r3, r1
 8000d78:	d907      	bls.n	8000d8a <__udivmoddi4+0x27e>
 8000d7a:	1869      	adds	r1, r5, r1
 8000d7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d80:	d217      	bcs.n	8000db2 <__udivmoddi4+0x2a6>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d915      	bls.n	8000db2 <__udivmoddi4+0x2a6>
 8000d86:	3802      	subs	r0, #2
 8000d88:	4429      	add	r1, r5
 8000d8a:	1ac9      	subs	r1, r1, r3
 8000d8c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d90:	e73b      	b.n	8000c0a <__udivmoddi4+0xfe>
 8000d92:	4637      	mov	r7, r6
 8000d94:	4630      	mov	r0, r6
 8000d96:	e709      	b.n	8000bac <__udivmoddi4+0xa0>
 8000d98:	4607      	mov	r7, r0
 8000d9a:	e6e7      	b.n	8000b6c <__udivmoddi4+0x60>
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	e6fb      	b.n	8000b98 <__udivmoddi4+0x8c>
 8000da0:	4541      	cmp	r1, r8
 8000da2:	d2ab      	bcs.n	8000cfc <__udivmoddi4+0x1f0>
 8000da4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000da8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dac:	3801      	subs	r0, #1
 8000dae:	4613      	mov	r3, r2
 8000db0:	e7a4      	b.n	8000cfc <__udivmoddi4+0x1f0>
 8000db2:	4660      	mov	r0, ip
 8000db4:	e7e9      	b.n	8000d8a <__udivmoddi4+0x27e>
 8000db6:	4618      	mov	r0, r3
 8000db8:	e795      	b.n	8000ce6 <__udivmoddi4+0x1da>
 8000dba:	4667      	mov	r7, ip
 8000dbc:	e7d1      	b.n	8000d62 <__udivmoddi4+0x256>
 8000dbe:	4681      	mov	r9, r0
 8000dc0:	e77c      	b.n	8000cbc <__udivmoddi4+0x1b0>
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	442c      	add	r4, r5
 8000dc6:	e747      	b.n	8000c58 <__udivmoddi4+0x14c>
 8000dc8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dcc:	442b      	add	r3, r5
 8000dce:	e72f      	b.n	8000c30 <__udivmoddi4+0x124>
 8000dd0:	4638      	mov	r0, r7
 8000dd2:	e708      	b.n	8000be6 <__udivmoddi4+0xda>
 8000dd4:	4637      	mov	r7, r6
 8000dd6:	e6e9      	b.n	8000bac <__udivmoddi4+0xa0>

08000dd8 <__aeabi_idiv0>:
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop

08000ddc <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000de6:	2300      	movs	r3, #0
 8000de8:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000dea:	2110      	movs	r1, #16
 8000dec:	20d4      	movs	r0, #212	; 0xd4
 8000dee:	f000 fd9f 	bl	8001930 <SENSOR_IO_Read>
 8000df2:	4603      	mov	r3, r0
 8000df4:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8000df6:	88fb      	ldrh	r3, [r7, #6]
 8000df8:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8000dfa:	7bbb      	ldrb	r3, [r7, #14]
 8000dfc:	f003 0303 	and.w	r3, r3, #3
 8000e00:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8000e02:	7bba      	ldrb	r2, [r7, #14]
 8000e04:	7bfb      	ldrb	r3, [r7, #15]
 8000e06:	4313      	orrs	r3, r2
 8000e08:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8000e0a:	7bbb      	ldrb	r3, [r7, #14]
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	2110      	movs	r1, #16
 8000e10:	20d4      	movs	r0, #212	; 0xd4
 8000e12:	f000 fd73 	bl	80018fc <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8000e16:	2112      	movs	r1, #18
 8000e18:	20d4      	movs	r0, #212	; 0xd4
 8000e1a:	f000 fd89 	bl	8001930 <SENSOR_IO_Read>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	0a1b      	lsrs	r3, r3, #8
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8000e2a:	7bbb      	ldrb	r3, [r7, #14]
 8000e2c:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8000e30:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8000e32:	7bba      	ldrb	r2, [r7, #14]
 8000e34:	7bfb      	ldrb	r3, [r7, #15]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8000e3a:	7bbb      	ldrb	r3, [r7, #14]
 8000e3c:	461a      	mov	r2, r3
 8000e3e:	2112      	movs	r1, #18
 8000e40:	20d4      	movs	r0, #212	; 0xd4
 8000e42:	f000 fd5b 	bl	80018fc <SENSOR_IO_Write>
}
 8000e46:	bf00      	nop
 8000e48:	3710      	adds	r7, #16
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8000e54:	2300      	movs	r3, #0
 8000e56:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000e58:	2110      	movs	r1, #16
 8000e5a:	20d4      	movs	r0, #212	; 0xd4
 8000e5c:	f000 fd68 	bl	8001930 <SENSOR_IO_Read>
 8000e60:	4603      	mov	r3, r0
 8000e62:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	461a      	mov	r2, r3
 8000e70:	2110      	movs	r1, #16
 8000e72:	20d4      	movs	r0, #212	; 0xd4
 8000e74:	f000 fd42 	bl	80018fc <SENSOR_IO_Write>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}

08000e80 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8000e84:	f000 fd30 	bl	80018e8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8000e88:	210f      	movs	r1, #15
 8000e8a:	20d4      	movs	r0, #212	; 0xd4
 8000e8c:	f000 fd50 	bl	8001930 <SENSOR_IO_Read>
 8000e90:	4603      	mov	r3, r0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b084      	sub	sp, #16
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8000ea4:	2115      	movs	r1, #21
 8000ea6:	20d4      	movs	r0, #212	; 0xd4
 8000ea8:	f000 fd42 	bl	8001930 <SENSOR_IO_Read>
 8000eac:	4603      	mov	r3, r0
 8000eae:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8000eb0:	7bfb      	ldrb	r3, [r7, #15]
 8000eb2:	f023 0310 	bic.w	r3, r3, #16
 8000eb6:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8000eb8:	88fb      	ldrh	r3, [r7, #6]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d003      	beq.n	8000ec6 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8000ebe:	7bfb      	ldrb	r3, [r7, #15]
 8000ec0:	f043 0310 	orr.w	r3, r3, #16
 8000ec4:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	461a      	mov	r2, r3
 8000eca:	2115      	movs	r1, #21
 8000ecc:	20d4      	movs	r0, #212	; 0xd4
 8000ece:	f000 fd15 	bl	80018fc <SENSOR_IO_Write>
}
 8000ed2:	bf00      	nop
 8000ed4:	3710      	adds	r7, #16
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b088      	sub	sp, #32
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8000eec:	f04f 0300 	mov.w	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8000ef2:	2110      	movs	r1, #16
 8000ef4:	20d4      	movs	r0, #212	; 0xd4
 8000ef6:	f000 fd1b 	bl	8001930 <SENSOR_IO_Read>
 8000efa:	4603      	mov	r3, r0
 8000efc:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8000efe:	f107 0208 	add.w	r2, r7, #8
 8000f02:	2306      	movs	r3, #6
 8000f04:	2128      	movs	r1, #40	; 0x28
 8000f06:	20d4      	movs	r0, #212	; 0xd4
 8000f08:	f000 fd30 	bl	800196c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	77fb      	strb	r3, [r7, #31]
 8000f10:	e01f      	b.n	8000f52 <LSM6DSL_AccReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8000f12:	7ffb      	ldrb	r3, [r7, #31]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	3301      	adds	r3, #1
 8000f18:	f107 0220 	add.w	r2, r7, #32
 8000f1c:	4413      	add	r3, r2
 8000f1e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	021b      	lsls	r3, r3, #8
 8000f26:	b29a      	uxth	r2, r3
 8000f28:	7ffb      	ldrb	r3, [r7, #31]
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	f107 0120 	add.w	r1, r7, #32
 8000f30:	440b      	add	r3, r1
 8000f32:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	4413      	add	r3, r2
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	7ffb      	ldrb	r3, [r7, #31]
 8000f3e:	b212      	sxth	r2, r2
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	f107 0120 	add.w	r1, r7, #32
 8000f46:	440b      	add	r3, r1
 8000f48:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8000f4c:	7ffb      	ldrb	r3, [r7, #31]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	77fb      	strb	r3, [r7, #31]
 8000f52:	7ffb      	ldrb	r3, [r7, #31]
 8000f54:	2b02      	cmp	r3, #2
 8000f56:	d9dc      	bls.n	8000f12 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	f003 030c 	and.w	r3, r3, #12
 8000f5e:	2b0c      	cmp	r3, #12
 8000f60:	d828      	bhi.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd8>
 8000f62:	a201      	add	r2, pc, #4	; (adr r2, 8000f68 <LSM6DSL_AccReadXYZ+0x8c>)
 8000f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f68:	08000f9d 	.word	0x08000f9d
 8000f6c:	08000fb5 	.word	0x08000fb5
 8000f70:	08000fb5 	.word	0x08000fb5
 8000f74:	08000fb5 	.word	0x08000fb5
 8000f78:	08000faf 	.word	0x08000faf
 8000f7c:	08000fb5 	.word	0x08000fb5
 8000f80:	08000fb5 	.word	0x08000fb5
 8000f84:	08000fb5 	.word	0x08000fb5
 8000f88:	08000fa3 	.word	0x08000fa3
 8000f8c:	08000fb5 	.word	0x08000fb5
 8000f90:	08000fb5 	.word	0x08000fb5
 8000f94:	08000fb5 	.word	0x08000fb5
 8000f98:	08000fa9 	.word	0x08000fa9
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8000f9c:	4b18      	ldr	r3, [pc, #96]	; (8001000 <LSM6DSL_AccReadXYZ+0x124>)
 8000f9e:	61bb      	str	r3, [r7, #24]
    break;
 8000fa0:	e008      	b.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8000fa2:	4b18      	ldr	r3, [pc, #96]	; (8001004 <LSM6DSL_AccReadXYZ+0x128>)
 8000fa4:	61bb      	str	r3, [r7, #24]
    break;
 8000fa6:	e005      	b.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <LSM6DSL_AccReadXYZ+0x12c>)
 8000faa:	61bb      	str	r3, [r7, #24]
    break;
 8000fac:	e002      	b.n	8000fb4 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8000fae:	4b17      	ldr	r3, [pc, #92]	; (800100c <LSM6DSL_AccReadXYZ+0x130>)
 8000fb0:	61bb      	str	r3, [r7, #24]
    break;    
 8000fb2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	77fb      	strb	r3, [r7, #31]
 8000fb8:	e01b      	b.n	8000ff2 <LSM6DSL_AccReadXYZ+0x116>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8000fba:	7ffb      	ldrb	r3, [r7, #31]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	f107 0220 	add.w	r2, r7, #32
 8000fc2:	4413      	add	r3, r2
 8000fc4:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8000fc8:	ee07 3a90 	vmov	s15, r3
 8000fcc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fd0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000fd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fd8:	7ffb      	ldrb	r3, [r7, #31]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	4413      	add	r3, r2
 8000fe0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fe4:	ee17 2a90 	vmov	r2, s15
 8000fe8:	b212      	sxth	r2, r2
 8000fea:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8000fec:	7ffb      	ldrb	r3, [r7, #31]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	77fb      	strb	r3, [r7, #31]
 8000ff2:	7ffb      	ldrb	r3, [r7, #31]
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d9e0      	bls.n	8000fba <LSM6DSL_AccReadXYZ+0xde>
  }
}
 8000ff8:	bf00      	nop
 8000ffa:	3720      	adds	r7, #32
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	3d79db23 	.word	0x3d79db23
 8001004:	3df9db23 	.word	0x3df9db23
 8001008:	3e79db23 	.word	0x3e79db23
 800100c:	3ef9db23 	.word	0x3ef9db23

08001010 <C6_sample_populator>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// populate the sine wave sampling array for a C6 tone
void C6_sample_populator() {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b087      	sub	sp, #28
 8001014:	af00      	add	r7, sp, #0
	for (int i = 0; i < 43; i++) {
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	e036      	b.n	800108a <C6_sample_populator+0x7a>
		float modulus = (float) i / 43;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	ee07 3a90 	vmov	s15, r3
 8001022:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001026:	eddf 6a1e 	vldr	s13, [pc, #120]	; 80010a0 <C6_sample_populator+0x90>
 800102a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800102e:	edc7 7a04 	vstr	s15, [r7, #16]
		float radians = 6.283185 * modulus;
 8001032:	6938      	ldr	r0, [r7, #16]
 8001034:	f7ff fa98 	bl	8000568 <__aeabi_f2d>
 8001038:	a317      	add	r3, pc, #92	; (adr r3, 8001098 <C6_sample_populator+0x88>)
 800103a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103e:	f7ff faeb 	bl	8000618 <__aeabi_dmul>
 8001042:	4603      	mov	r3, r0
 8001044:	460c      	mov	r4, r1
 8001046:	4618      	mov	r0, r3
 8001048:	4621      	mov	r1, r4
 800104a:	f7ff fcf7 	bl	8000a3c <__aeabi_d2f>
 800104e:	4603      	mov	r3, r0
 8001050:	60fb      	str	r3, [r7, #12]
		radians = (arm_sin_f32(radians) + 1);
 8001052:	ed97 0a03 	vldr	s0, [r7, #12]
 8001056:	f005 fc17 	bl	8006888 <arm_sin_f32>
 800105a:	eeb0 7a40 	vmov.f32	s14, s0
 800105e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001066:	edc7 7a03 	vstr	s15, [r7, #12]
		C6_samples[i] = (uint8_t) radians;
 800106a:	edd7 7a03 	vldr	s15, [r7, #12]
 800106e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001072:	edc7 7a01 	vstr	s15, [r7, #4]
 8001076:	793b      	ldrb	r3, [r7, #4]
 8001078:	b2d9      	uxtb	r1, r3
 800107a:	4a0a      	ldr	r2, [pc, #40]	; (80010a4 <C6_sample_populator+0x94>)
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	4413      	add	r3, r2
 8001080:	460a      	mov	r2, r1
 8001082:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 43; i++) {
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	3301      	adds	r3, #1
 8001088:	617b      	str	r3, [r7, #20]
 800108a:	697b      	ldr	r3, [r7, #20]
 800108c:	2b2a      	cmp	r3, #42	; 0x2a
 800108e:	ddc5      	ble.n	800101c <C6_sample_populator+0xc>
	}
}
 8001090:	bf00      	nop
 8001092:	371c      	adds	r7, #28
 8001094:	46bd      	mov	sp, r7
 8001096:	bd90      	pop	{r4, r7, pc}
 8001098:	3fa6defc 	.word	0x3fa6defc
 800109c:	401921fb 	.word	0x401921fb
 80010a0:	422c0000 	.word	0x422c0000
 80010a4:	20000310 	.word	0x20000310

080010a8 <E6_sample_populator>:

// populate the sine wave sampling array for an E6 tone
void E6_sample_populator() {
 80010a8:	b590      	push	{r4, r7, lr}
 80010aa:	b087      	sub	sp, #28
 80010ac:	af00      	add	r7, sp, #0
	for (int i = 0; i < 33; i++) {
 80010ae:	2300      	movs	r3, #0
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	e03a      	b.n	800112a <E6_sample_populator+0x82>
		float modulus = (float) i / 33;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	ee07 3a90 	vmov	s15, r3
 80010ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010be:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001140 <E6_sample_populator+0x98>
 80010c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c6:	edc7 7a04 	vstr	s15, [r7, #16]
		float radians = 6.283185 * modulus;
 80010ca:	6938      	ldr	r0, [r7, #16]
 80010cc:	f7ff fa4c 	bl	8000568 <__aeabi_f2d>
 80010d0:	a319      	add	r3, pc, #100	; (adr r3, 8001138 <E6_sample_populator+0x90>)
 80010d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d6:	f7ff fa9f 	bl	8000618 <__aeabi_dmul>
 80010da:	4603      	mov	r3, r0
 80010dc:	460c      	mov	r4, r1
 80010de:	4618      	mov	r0, r3
 80010e0:	4621      	mov	r1, r4
 80010e2:	f7ff fcab 	bl	8000a3c <__aeabi_d2f>
 80010e6:	4603      	mov	r3, r0
 80010e8:	60fb      	str	r3, [r7, #12]
		radians = (arm_sin_f32(radians) + 1) * 85;
 80010ea:	ed97 0a03 	vldr	s0, [r7, #12]
 80010ee:	f005 fbcb 	bl	8006888 <arm_sin_f32>
 80010f2:	eeb0 7a40 	vmov.f32	s14, s0
 80010f6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80010fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010fe:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001144 <E6_sample_populator+0x9c>
 8001102:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001106:	edc7 7a03 	vstr	s15, [r7, #12]
		E6_samples[i] = (uint8_t) radians;
 800110a:	edd7 7a03 	vldr	s15, [r7, #12]
 800110e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001112:	edc7 7a01 	vstr	s15, [r7, #4]
 8001116:	793b      	ldrb	r3, [r7, #4]
 8001118:	b2d9      	uxtb	r1, r3
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <E6_sample_populator+0xa0>)
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	4413      	add	r3, r2
 8001120:	460a      	mov	r2, r1
 8001122:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 33; i++) {
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	3301      	adds	r3, #1
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2b20      	cmp	r3, #32
 800112e:	ddc1      	ble.n	80010b4 <E6_sample_populator+0xc>
	}
}
 8001130:	bf00      	nop
 8001132:	371c      	adds	r7, #28
 8001134:	46bd      	mov	sp, r7
 8001136:	bd90      	pop	{r4, r7, pc}
 8001138:	3fa6defc 	.word	0x3fa6defc
 800113c:	401921fb 	.word	0x401921fb
 8001140:	42040000 	.word	0x42040000
 8001144:	42aa0000 	.word	0x42aa0000
 8001148:	200002a0 	.word	0x200002a0
 800114c:	00000000 	.word	0x00000000

08001150 <G6_sample_populator>:

// populate the sine wave sampling array for a G6 tone
void G6_sample_populator() {
 8001150:	b590      	push	{r4, r7, lr}
 8001152:	b087      	sub	sp, #28
 8001154:	af00      	add	r7, sp, #0
	for (int i = 0; i < 27; i++) {
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	e03a      	b.n	80011d2 <G6_sample_populator+0x82>
		float modulus = (float) i / 27;
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	ee07 3a90 	vmov	s15, r3
 8001162:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001166:	eef3 6a0b 	vmov.f32	s13, #59	; 0x41d80000  27.0
 800116a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800116e:	edc7 7a04 	vstr	s15, [r7, #16]
		float radians = 6.283185 * modulus;
 8001172:	6938      	ldr	r0, [r7, #16]
 8001174:	f7ff f9f8 	bl	8000568 <__aeabi_f2d>
 8001178:	a31b      	add	r3, pc, #108	; (adr r3, 80011e8 <G6_sample_populator+0x98>)
 800117a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800117e:	f7ff fa4b 	bl	8000618 <__aeabi_dmul>
 8001182:	4603      	mov	r3, r0
 8001184:	460c      	mov	r4, r1
 8001186:	4618      	mov	r0, r3
 8001188:	4621      	mov	r1, r4
 800118a:	f7ff fc57 	bl	8000a3c <__aeabi_d2f>
 800118e:	4603      	mov	r3, r0
 8001190:	60fb      	str	r3, [r7, #12]
		radians = (arm_sin_f32(radians) + 1) * 85;
 8001192:	ed97 0a03 	vldr	s0, [r7, #12]
 8001196:	f005 fb77 	bl	8006888 <arm_sin_f32>
 800119a:	eeb0 7a40 	vmov.f32	s14, s0
 800119e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80011a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a6:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80011e0 <G6_sample_populator+0x90>
 80011aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011ae:	edc7 7a03 	vstr	s15, [r7, #12]
		G6_samples[i] = (uint8_t) radians;
 80011b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80011b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80011be:	793b      	ldrb	r3, [r7, #4]
 80011c0:	b2d9      	uxtb	r1, r3
 80011c2:	4a08      	ldr	r2, [pc, #32]	; (80011e4 <G6_sample_populator+0x94>)
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	4413      	add	r3, r2
 80011c8:	460a      	mov	r2, r1
 80011ca:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 27; i++) {
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	3301      	adds	r3, #1
 80011d0:	617b      	str	r3, [r7, #20]
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	2b1a      	cmp	r3, #26
 80011d6:	ddc1      	ble.n	800115c <G6_sample_populator+0xc>
	}

}
 80011d8:	bf00      	nop
 80011da:	371c      	adds	r7, #28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd90      	pop	{r4, r7, pc}
 80011e0:	42aa0000 	.word	0x42aa0000
 80011e4:	200001f8 	.word	0x200001f8
 80011e8:	3fa6defc 	.word	0x3fa6defc
 80011ec:	401921fb 	.word	0x401921fb

080011f0 <HAL_TIM_PeriodElapsedCallback>:
		}
	}
}

// basic interrupt for C6 tone with no DMA
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a14      	ldr	r2, [pc, #80]	; (800124c <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d121      	bne.n	8001244 <HAL_TIM_PeriodElapsedCallback+0x54>
		timer_counter = timer_counter % 44;
 8001200:	4b13      	ldr	r3, [pc, #76]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001206:	fb83 1302 	smull	r1, r3, r3, r2
 800120a:	10d9      	asrs	r1, r3, #3
 800120c:	17d3      	asrs	r3, r2, #31
 800120e:	1acb      	subs	r3, r1, r3
 8001210:	212c      	movs	r1, #44	; 0x2c
 8001212:	fb01 f303 	mul.w	r3, r1, r3
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	4a0d      	ldr	r2, [pc, #52]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800121a:	6013      	str	r3, [r2, #0]
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R,
				C6_samples[timer_counter] * 85);
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a0d      	ldr	r2, [pc, #52]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001222:	5cd3      	ldrb	r3, [r2, r3]
 8001224:	461a      	mov	r2, r3
 8001226:	4613      	mov	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	011a      	lsls	r2, r3, #4
 800122e:	4413      	add	r3, r2
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_8B_R,
 8001230:	2208      	movs	r2, #8
 8001232:	2100      	movs	r1, #0
 8001234:	4809      	ldr	r0, [pc, #36]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001236:	f001 f85e 	bl	80022f6 <HAL_DAC_SetValue>
		timer_counter++;
 800123a:	4b05      	ldr	r3, [pc, #20]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	3301      	adds	r3, #1
 8001240:	4a03      	ldr	r2, [pc, #12]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001242:	6013      	str	r3, [r2, #0]

	}
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	200002c4 	.word	0x200002c4
 8001250:	200000c0 	.word	0x200000c0
 8001254:	2e8ba2e9 	.word	0x2e8ba2e9
 8001258:	20000310 	.word	0x20000310
 800125c:	200000d4 	.word	0x200000d4

08001260 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001266:	f000 fe2a 	bl	8001ebe <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800126a:	f000 f84d 	bl	8001308 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800126e:	f000 f9fd 	bl	800166c <MX_GPIO_Init>
	MX_DMA_Init();
 8001272:	f000 f9d1 	bl	8001618 <MX_DMA_Init>
	MX_DAC1_Init();
 8001276:	f000 f8c1 	bl	80013fc <MX_DAC1_Init>
	MX_I2C2_Init();
 800127a:	f000 f8f3 	bl	8001464 <MX_I2C2_Init>
	MX_USART1_UART_Init();
 800127e:	f000 f97f 	bl	8001580 <MX_USART1_UART_Init>
	MX_TIM2_Init();
 8001282:	f000 f92f 	bl	80014e4 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	BSP_ACCELERO_Init();
 8001286:	f000 fb8f 	bl	80019a8 <BSP_ACCELERO_Init>

	HAL_TIM_Base_Start_IT(&htim2);
 800128a:	4819      	ldr	r0, [pc, #100]	; (80012f0 <main+0x90>)
 800128c:	f004 f870 	bl	8005370 <HAL_TIM_Base_Start_IT>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8001290:	2100      	movs	r1, #0
 8001292:	4818      	ldr	r0, [pc, #96]	; (80012f4 <main+0x94>)
 8001294:	f000 ffdd 	bl	8002252 <HAL_DAC_Start>

	C6_sample_populator();
 8001298:	f7ff feba 	bl	8001010 <C6_sample_populator>
	E6_sample_populator();
 800129c:	f7ff ff04 	bl	80010a8 <E6_sample_populator>
	G6_sample_populator();
 80012a0:	f7ff ff56 	bl	8001150 <G6_sample_populator>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		BSP_ACCELERO_AccGetXYZ(accelero_values);
 80012a4:	4814      	ldr	r0, [pc, #80]	; (80012f8 <main+0x98>)
 80012a6:	f000 fbbd 	bl	8001a24 <BSP_ACCELERO_AccGetXYZ>
		memset(global_buffer, 0, sizeof(global_buffer));
 80012aa:	2264      	movs	r2, #100	; 0x64
 80012ac:	2100      	movs	r1, #0
 80012ae:	4813      	ldr	r0, [pc, #76]	; (80012fc <main+0x9c>)
 80012b0:	f005 fb5a 	bl	8006968 <memset>
		// first value is side to side (long side), second value is up-down, third value is front-back (short side)
		sprintf(global_buffer, "Accelerometer values are %d, %d, %d ",
				(int) accelero_values[0], (int) accelero_values[1],
 80012b4:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <main+0x98>)
 80012b6:	f9b3 3000 	ldrsh.w	r3, [r3]
		sprintf(global_buffer, "Accelerometer values are %d, %d, %d ",
 80012ba:	461a      	mov	r2, r3
				(int) accelero_values[0], (int) accelero_values[1],
 80012bc:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <main+0x98>)
 80012be:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
		sprintf(global_buffer, "Accelerometer values are %d, %d, %d ",
 80012c2:	4619      	mov	r1, r3
				(int) accelero_values[2]);
 80012c4:	4b0c      	ldr	r3, [pc, #48]	; (80012f8 <main+0x98>)
 80012c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
		sprintf(global_buffer, "Accelerometer values are %d, %d, %d ",
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	460b      	mov	r3, r1
 80012ce:	490c      	ldr	r1, [pc, #48]	; (8001300 <main+0xa0>)
 80012d0:	480a      	ldr	r0, [pc, #40]	; (80012fc <main+0x9c>)
 80012d2:	f005 fb51 	bl	8006978 <siprintf>

		HAL_UART_Transmit(&huart1, (uint8_t*) global_buffer,
 80012d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012da:	2264      	movs	r2, #100	; 0x64
 80012dc:	4907      	ldr	r1, [pc, #28]	; (80012fc <main+0x9c>)
 80012de:	4809      	ldr	r0, [pc, #36]	; (8001304 <main+0xa4>)
 80012e0:	f004 fce0 	bl	8005ca4 <HAL_UART_Transmit>
				sizeof(global_buffer), 1000);
		HAL_Delay(1000);
 80012e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e8:	f000 fe5e 	bl	8001fa8 <HAL_Delay>
	while (1) {
 80012ec:	e7da      	b.n	80012a4 <main+0x44>
 80012ee:	bf00      	nop
 80012f0:	200002c4 	.word	0x200002c4
 80012f4:	200000d4 	.word	0x200000d4
 80012f8:	2000033c 	.word	0x2000033c
 80012fc:	200000e8 	.word	0x200000e8
 8001300:	0800719c 	.word	0x0800719c
 8001304:	20000214 	.word	0x20000214

08001308 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b0bc      	sub	sp, #240	; 0xf0
 800130c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800130e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001312:	2244      	movs	r2, #68	; 0x44
 8001314:	2100      	movs	r1, #0
 8001316:	4618      	mov	r0, r3
 8001318:	f005 fb26 	bl	8006968 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800131c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	609a      	str	r2, [r3, #8]
 8001328:	60da      	str	r2, [r3, #12]
 800132a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	2294      	movs	r2, #148	; 0x94
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f005 fb18 	bl	8006968 <memset>

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001338:	f44f 7000 	mov.w	r0, #512	; 0x200
 800133c:	f002 fb3e 	bl	80039bc <HAL_PWREx_ControlVoltageScaling>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <SystemClock_Config+0x42>
			!= HAL_OK) {
		Error_Handler();
 8001346:	f000 f9d7 	bl	80016f8 <Error_Handler>
	}
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800134a:	2310      	movs	r3, #16
 800134c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001350:	2301      	movs	r3, #1
 8001352:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800135c:	2360      	movs	r3, #96	; 0x60
 800135e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001362:	2302      	movs	r3, #2
 8001364:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001368:	2301      	movs	r3, #1
 800136a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLM = 1;
 800136e:	2301      	movs	r3, #1
 8001370:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	RCC_OscInitStruct.PLL.PLLN = 40;
 8001374:	2328      	movs	r3, #40	; 0x28
 8001376:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800137a:	2302      	movs	r3, #2
 800137c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001380:	2302      	movs	r3, #2
 8001382:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800138c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001390:	4618      	mov	r0, r3
 8001392:	f002 fbb7 	bl	8003b04 <HAL_RCC_OscConfig>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SystemClock_Config+0x98>
		Error_Handler();
 800139c:	f000 f9ac 	bl	80016f8 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80013a0:	230f      	movs	r3, #15
 80013a2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a6:	2303      	movs	r3, #3
 80013a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ac:	2300      	movs	r3, #0
 80013ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80013be:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80013c2:	2103      	movs	r1, #3
 80013c4:	4618      	mov	r0, r3
 80013c6:	f002 ffc3 	bl	8004350 <HAL_RCC_ClockConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0xcc>
		Error_Handler();
 80013d0:	f000 f992 	bl	80016f8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1
 80013d4:	2381      	movs	r3, #129	; 0x81
 80013d6:	607b      	str	r3, [r7, #4]
			| RCC_PERIPHCLK_I2C2;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013d8:	2300      	movs	r3, #0
 80013da:	643b      	str	r3, [r7, #64]	; 0x40
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80013dc:	2300      	movs	r3, #0
 80013de:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80013e0:	1d3b      	adds	r3, r7, #4
 80013e2:	4618      	mov	r0, r3
 80013e4:	f003 fa64 	bl	80048b0 <HAL_RCCEx_PeriphCLKConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <SystemClock_Config+0xea>
		Error_Handler();
 80013ee:	f000 f983 	bl	80016f8 <Error_Handler>
	}
}
 80013f2:	bf00      	nop
 80013f4:	37f0      	adds	r7, #240	; 0xf0
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <MX_DAC1_Init>:
/**
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b08a      	sub	sp, #40	; 0x28
 8001400:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 8001402:	463b      	mov	r3, r7
 8001404:	2228      	movs	r2, #40	; 0x28
 8001406:	2100      	movs	r1, #0
 8001408:	4618      	mov	r0, r3
 800140a:	f005 faad 	bl	8006968 <memset>
	/* USER CODE BEGIN DAC1_Init 1 */

	/* USER CODE END DAC1_Init 1 */
	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 800140e:	4b13      	ldr	r3, [pc, #76]	; (800145c <MX_DAC1_Init+0x60>)
 8001410:	4a13      	ldr	r2, [pc, #76]	; (8001460 <MX_DAC1_Init+0x64>)
 8001412:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK) {
 8001414:	4811      	ldr	r0, [pc, #68]	; (800145c <MX_DAC1_Init+0x60>)
 8001416:	f000 fefa 	bl	800220e <HAL_DAC_Init>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_DAC1_Init+0x28>
		Error_Handler();
 8001420:	f000 f96a 	bl	80016f8 <Error_Handler>
	}
	/** DAC channel OUT1 config
	 */
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	607b      	str	r3, [r7, #4]
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001428:	230a      	movs	r3, #10
 800142a:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_HighFrequency =
 800142c:	2300      	movs	r3, #0
 800142e:	603b      	str	r3, [r7, #0]
	DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001430:	2300      	movs	r3, #0
 8001432:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	613b      	str	r3, [r7, #16]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 800143c:	463b      	mov	r3, r7
 800143e:	2200      	movs	r2, #0
 8001440:	4619      	mov	r1, r3
 8001442:	4806      	ldr	r0, [pc, #24]	; (800145c <MX_DAC1_Init+0x60>)
 8001444:	f000 ff7c 	bl	8002340 <HAL_DAC_ConfigChannel>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_DAC1_Init+0x56>
		Error_Handler();
 800144e:	f000 f953 	bl	80016f8 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	3728      	adds	r7, #40	; 0x28
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	200000d4 	.word	0x200000d4
 8001460:	40007400 	.word	0x40007400

08001464 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <MX_I2C2_Init+0x74>)
 800146a:	4a1c      	ldr	r2, [pc, #112]	; (80014dc <MX_I2C2_Init+0x78>)
 800146c:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x10909CEC;
 800146e:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <MX_I2C2_Init+0x74>)
 8001470:	4a1b      	ldr	r2, [pc, #108]	; (80014e0 <MX_I2C2_Init+0x7c>)
 8001472:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8001474:	4b18      	ldr	r3, [pc, #96]	; (80014d8 <MX_I2C2_Init+0x74>)
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800147a:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <MX_I2C2_Init+0x74>)
 800147c:	2201      	movs	r2, #1
 800147e:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001480:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <MX_I2C2_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8001486:	4b14      	ldr	r3, [pc, #80]	; (80014d8 <MX_I2C2_Init+0x74>)
 8001488:	2200      	movs	r2, #0
 800148a:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800148c:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <MX_I2C2_Init+0x74>)
 800148e:	2200      	movs	r2, #0
 8001490:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001492:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_I2C2_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <MX_I2C2_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 800149e:	480e      	ldr	r0, [pc, #56]	; (80014d8 <MX_I2C2_Init+0x74>)
 80014a0:	f001 fccc 	bl	8002e3c <HAL_I2C_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_I2C2_Init+0x4a>
		Error_Handler();
 80014aa:	f000 f925 	bl	80016f8 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE)
 80014ae:	2100      	movs	r1, #0
 80014b0:	4809      	ldr	r0, [pc, #36]	; (80014d8 <MX_I2C2_Init+0x74>)
 80014b2:	f002 f9cb 	bl	800384c <HAL_I2CEx_ConfigAnalogFilter>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_I2C2_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 80014bc:	f000 f91c 	bl	80016f8 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 80014c0:	2100      	movs	r1, #0
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_I2C2_Init+0x74>)
 80014c4:	f002 fa0d 	bl	80038e2 <HAL_I2CEx_ConfigDigitalFilter>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_I2C2_Init+0x6e>
		Error_Handler();
 80014ce:	f000 f913 	bl	80016f8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000014c 	.word	0x2000014c
 80014dc:	40005800 	.word	0x40005800
 80014e0:	10909cec 	.word	0x10909cec

080014e4 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b088      	sub	sp, #32
 80014e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001502:	4b1e      	ldr	r3, [pc, #120]	; (800157c <MX_TIM2_Init+0x98>)
 8001504:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001508:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <MX_TIM2_Init+0x98>)
 800150c:	2200      	movs	r2, #0
 800150e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <MX_TIM2_Init+0x98>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1814;
 8001516:	4b19      	ldr	r3, [pc, #100]	; (800157c <MX_TIM2_Init+0x98>)
 8001518:	f240 7216 	movw	r2, #1814	; 0x716
 800151c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <MX_TIM2_Init+0x98>)
 8001520:	2200      	movs	r2, #0
 8001522:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <MX_TIM2_Init+0x98>)
 8001526:	2200      	movs	r2, #0
 8001528:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800152a:	4814      	ldr	r0, [pc, #80]	; (800157c <MX_TIM2_Init+0x98>)
 800152c:	f003 fec8 	bl	80052c0 <HAL_TIM_Base_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM2_Init+0x56>
		Error_Handler();
 8001536:	f000 f8df 	bl	80016f8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800153e:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	4619      	mov	r1, r3
 8001546:	480d      	ldr	r0, [pc, #52]	; (800157c <MX_TIM2_Init+0x98>)
 8001548:	f004 f8a1 	bl	800568e <HAL_TIM_ConfigClockSource>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM2_Init+0x72>
		Error_Handler();
 8001552:	f000 f8d1 	bl	80016f8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001556:	2320      	movs	r3, #32
 8001558:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	4619      	mov	r1, r3
 8001562:	4806      	ldr	r0, [pc, #24]	; (800157c <MX_TIM2_Init+0x98>)
 8001564:	f004 faa8 	bl	8005ab8 <HAL_TIMEx_MasterConfigSynchronization>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 800156e:	f000 f8c3 	bl	80016f8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	3720      	adds	r7, #32
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	200002c4 	.word	0x200002c4

08001580 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001584:	4b22      	ldr	r3, [pc, #136]	; (8001610 <MX_USART1_UART_Init+0x90>)
 8001586:	4a23      	ldr	r2, [pc, #140]	; (8001614 <MX_USART1_UART_Init+0x94>)
 8001588:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800158a:	4b21      	ldr	r3, [pc, #132]	; (8001610 <MX_USART1_UART_Init+0x90>)
 800158c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001590:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001592:	4b1f      	ldr	r3, [pc, #124]	; (8001610 <MX_USART1_UART_Init+0x90>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001598:	4b1d      	ldr	r3, [pc, #116]	; (8001610 <MX_USART1_UART_Init+0x90>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800159e:	4b1c      	ldr	r3, [pc, #112]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80015a4:	4b1a      	ldr	r3, [pc, #104]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015a6:	220c      	movs	r2, #12
 80015a8:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015aa:	4b19      	ldr	r3, [pc, #100]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b0:	4b17      	ldr	r3, [pc, #92]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015b6:	4b16      	ldr	r3, [pc, #88]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015bc:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015be:	2200      	movs	r2, #0
 80015c0:	625a      	str	r2, [r3, #36]	; 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015c2:	4b13      	ldr	r3, [pc, #76]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	629a      	str	r2, [r3, #40]	; 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80015c8:	4811      	ldr	r0, [pc, #68]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015ca:	f004 fb1b 	bl	8005c04 <HAL_UART_Init>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_USART1_UART_Init+0x58>
		Error_Handler();
 80015d4:	f000 f890 	bl	80016f8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1,
 80015d8:	2100      	movs	r1, #0
 80015da:	480d      	ldr	r0, [pc, #52]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015dc:	f005 f86f 	bl	80066be <HAL_UARTEx_SetTxFifoThreshold>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_USART1_UART_Init+0x6a>
	UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) {
		Error_Handler();
 80015e6:	f000 f887 	bl	80016f8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1,
 80015ea:	2100      	movs	r1, #0
 80015ec:	4808      	ldr	r0, [pc, #32]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015ee:	f005 f8a4 	bl	800673a <HAL_UARTEx_SetRxFifoThreshold>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_USART1_UART_Init+0x7c>
	UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) {
		Error_Handler();
 80015f8:	f000 f87e 	bl	80016f8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK) {
 80015fc:	4804      	ldr	r0, [pc, #16]	; (8001610 <MX_USART1_UART_Init+0x90>)
 80015fe:	f005 f825 	bl	800664c <HAL_UARTEx_DisableFifoMode>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_USART1_UART_Init+0x8c>
		Error_Handler();
 8001608:	f000 f876 	bl	80016f8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	bd80      	pop	{r7, pc}
 8001610:	20000214 	.word	0x20000214
 8001614:	40013800 	.word	0x40013800

08001618 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 800161e:	4b12      	ldr	r3, [pc, #72]	; (8001668 <MX_DMA_Init+0x50>)
 8001620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001622:	4a11      	ldr	r2, [pc, #68]	; (8001668 <MX_DMA_Init+0x50>)
 8001624:	f043 0304 	orr.w	r3, r3, #4
 8001628:	6493      	str	r3, [r2, #72]	; 0x48
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <MX_DMA_Init+0x50>)
 800162c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001636:	4b0c      	ldr	r3, [pc, #48]	; (8001668 <MX_DMA_Init+0x50>)
 8001638:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800163a:	4a0b      	ldr	r2, [pc, #44]	; (8001668 <MX_DMA_Init+0x50>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6493      	str	r3, [r2, #72]	; 0x48
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_DMA_Init+0x50>)
 8001644:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	603b      	str	r3, [r7, #0]
 800164c:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2100      	movs	r1, #0
 8001652:	200b      	movs	r0, #11
 8001654:	f000 fda5 	bl	80021a2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001658:	200b      	movs	r0, #11
 800165a:	f000 fdbe 	bl	80021da <HAL_NVIC_EnableIRQ>

}
 800165e:	bf00      	nop
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000

0800166c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001682:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <MX_GPIO_Init+0x80>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001686:	4a19      	ldr	r2, [pc, #100]	; (80016ec <MX_GPIO_Init+0x80>)
 8001688:	f043 0304 	orr.w	r3, r3, #4
 800168c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800168e:	4b17      	ldr	r3, [pc, #92]	; (80016ec <MX_GPIO_Init+0x80>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001692:	f003 0304 	and.w	r3, r3, #4
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	4b14      	ldr	r3, [pc, #80]	; (80016ec <MX_GPIO_Init+0x80>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169e:	4a13      	ldr	r2, [pc, #76]	; (80016ec <MX_GPIO_Init+0x80>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a6:	4b11      	ldr	r3, [pc, #68]	; (80016ec <MX_GPIO_Init+0x80>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_GPIO_Init+0x80>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	4a0d      	ldr	r2, [pc, #52]	; (80016ec <MX_GPIO_Init+0x80>)
 80016b8:	f043 0302 	orr.w	r3, r3, #2
 80016bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016be:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <MX_GPIO_Init+0x80>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016ce:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <MX_GPIO_Init+0x84>)
 80016d2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	4619      	mov	r1, r3
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_GPIO_Init+0x88>)
 80016e0:	f001 f928 	bl	8002934 <HAL_GPIO_Init>

}
 80016e4:	bf00      	nop
 80016e6:	3720      	adds	r7, #32
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	10110000 	.word	0x10110000
 80016f4:	48000800 	.word	0x48000800

080016f8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016fc:	b672      	cpsid	i
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();

	/* USER CODE END Error_Handler_Debug */
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr

08001708 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08a      	sub	sp, #40	; 0x28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001710:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001714:	4a26      	ldr	r2, [pc, #152]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001716:	f043 0302 	orr.w	r3, r3, #2
 800171a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800171c:	4b24      	ldr	r3, [pc, #144]	; (80017b0 <I2Cx_MspInit+0xa8>)
 800171e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001720:	f003 0302 	and.w	r3, r3, #2
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001728:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800172c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800172e:	2312      	movs	r3, #18
 8001730:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001732:	2301      	movs	r3, #1
 8001734:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001736:	2303      	movs	r3, #3
 8001738:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800173a:	2304      	movs	r3, #4
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	481b      	ldr	r0, [pc, #108]	; (80017b4 <I2Cx_MspInit+0xac>)
 8001746:	f001 f8f5 	bl	8002934 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	4619      	mov	r1, r3
 8001750:	4818      	ldr	r0, [pc, #96]	; (80017b4 <I2Cx_MspInit+0xac>)
 8001752:	f001 f8ef 	bl	8002934 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001756:	4b16      	ldr	r3, [pc, #88]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175a:	4a15      	ldr	r2, [pc, #84]	; (80017b0 <I2Cx_MspInit+0xa8>)
 800175c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001760:	6593      	str	r3, [r2, #88]	; 0x58
 8001762:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001766:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800176a:	60fb      	str	r3, [r7, #12]
 800176c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800176e:	4b10      	ldr	r3, [pc, #64]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001772:	4a0f      	ldr	r2, [pc, #60]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001774:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001778:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800177a:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <I2Cx_MspInit+0xa8>)
 800177c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800177e:	4a0c      	ldr	r2, [pc, #48]	; (80017b0 <I2Cx_MspInit+0xa8>)
 8001780:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001784:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	210f      	movs	r1, #15
 800178a:	2021      	movs	r0, #33	; 0x21
 800178c:	f000 fd09 	bl	80021a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001790:	2021      	movs	r0, #33	; 0x21
 8001792:	f000 fd22 	bl	80021da <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	210f      	movs	r1, #15
 800179a:	2022      	movs	r0, #34	; 0x22
 800179c:	f000 fd01 	bl	80021a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80017a0:	2022      	movs	r0, #34	; 0x22
 80017a2:	f000 fd1a 	bl	80021da <HAL_NVIC_EnableIRQ>
}
 80017a6:	bf00      	nop
 80017a8:	3728      	adds	r7, #40	; 0x28
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	40021000 	.word	0x40021000
 80017b4:	48000400 	.word	0x48000400

080017b8 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4a12      	ldr	r2, [pc, #72]	; (800180c <I2Cx_Init+0x54>)
 80017c4:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a11      	ldr	r2, [pc, #68]	; (8001810 <I2Cx_Init+0x58>)
 80017ca:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2201      	movs	r2, #1
 80017d6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff89 	bl	8001708 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f001 fb20 	bl	8002e3c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80017fc:	2100      	movs	r1, #0
 80017fe:	6878      	ldr	r0, [r7, #4]
 8001800:	f002 f824 	bl	800384c <HAL_I2CEx_ConfigAnalogFilter>
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	40005800 	.word	0x40005800
 8001810:	00702681 	.word	0x00702681

08001814 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b08a      	sub	sp, #40	; 0x28
 8001818:	af04      	add	r7, sp, #16
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	4608      	mov	r0, r1
 800181e:	4611      	mov	r1, r2
 8001820:	461a      	mov	r2, r3
 8001822:	4603      	mov	r3, r0
 8001824:	72fb      	strb	r3, [r7, #11]
 8001826:	460b      	mov	r3, r1
 8001828:	813b      	strh	r3, [r7, #8]
 800182a:	4613      	mov	r3, r2
 800182c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800182e:	2300      	movs	r3, #0
 8001830:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001832:	7afb      	ldrb	r3, [r7, #11]
 8001834:	b299      	uxth	r1, r3
 8001836:	88f8      	ldrh	r0, [r7, #6]
 8001838:	893a      	ldrh	r2, [r7, #8]
 800183a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800183e:	9302      	str	r3, [sp, #8]
 8001840:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001842:	9301      	str	r3, [sp, #4]
 8001844:	6a3b      	ldr	r3, [r7, #32]
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	4603      	mov	r3, r0
 800184a:	68f8      	ldr	r0, [r7, #12]
 800184c:	f001 fcc8 	bl	80031e0 <HAL_I2C_Mem_Read>
 8001850:	4603      	mov	r3, r0
 8001852:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001854:	7dfb      	ldrb	r3, [r7, #23]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d004      	beq.n	8001864 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 800185a:	7afb      	ldrb	r3, [r7, #11]
 800185c:	4619      	mov	r1, r3
 800185e:	68f8      	ldr	r0, [r7, #12]
 8001860:	f000 f832 	bl	80018c8 <I2Cx_Error>
  }
  return status;
 8001864:	7dfb      	ldrb	r3, [r7, #23]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b08a      	sub	sp, #40	; 0x28
 8001872:	af04      	add	r7, sp, #16
 8001874:	60f8      	str	r0, [r7, #12]
 8001876:	4608      	mov	r0, r1
 8001878:	4611      	mov	r1, r2
 800187a:	461a      	mov	r2, r3
 800187c:	4603      	mov	r3, r0
 800187e:	72fb      	strb	r3, [r7, #11]
 8001880:	460b      	mov	r3, r1
 8001882:	813b      	strh	r3, [r7, #8]
 8001884:	4613      	mov	r3, r2
 8001886:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001888:	2300      	movs	r3, #0
 800188a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800188c:	7afb      	ldrb	r3, [r7, #11]
 800188e:	b299      	uxth	r1, r3
 8001890:	88f8      	ldrh	r0, [r7, #6]
 8001892:	893a      	ldrh	r2, [r7, #8]
 8001894:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001898:	9302      	str	r3, [sp, #8]
 800189a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	4603      	mov	r3, r0
 80018a4:	68f8      	ldr	r0, [r7, #12]
 80018a6:	f001 fb87 	bl	8002fb8 <HAL_I2C_Mem_Write>
 80018aa:	4603      	mov	r3, r0
 80018ac:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80018ae:	7dfb      	ldrb	r3, [r7, #23]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d004      	beq.n	80018be <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80018b4:	7afb      	ldrb	r3, [r7, #11]
 80018b6:	4619      	mov	r1, r3
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f000 f805 	bl	80018c8 <I2Cx_Error>
  }
  return status;
 80018be:	7dfb      	ldrb	r3, [r7, #23]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	460b      	mov	r3, r1
 80018d2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f001 fb40 	bl	8002f5a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff ff6c 	bl	80017b8 <I2Cx_Init>
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80018ec:	4802      	ldr	r0, [pc, #8]	; (80018f8 <SENSOR_IO_Init+0x10>)
 80018ee:	f7ff ff63 	bl	80017b8 <I2Cx_Init>
}
 80018f2:	bf00      	nop
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	200003d0 	.word	0x200003d0

080018fc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af02      	add	r7, sp, #8
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	460b      	mov	r3, r1
 8001908:	71bb      	strb	r3, [r7, #6]
 800190a:	4613      	mov	r3, r2
 800190c:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800190e:	79bb      	ldrb	r3, [r7, #6]
 8001910:	b29a      	uxth	r2, r3
 8001912:	79f9      	ldrb	r1, [r7, #7]
 8001914:	2301      	movs	r3, #1
 8001916:	9301      	str	r3, [sp, #4]
 8001918:	1d7b      	adds	r3, r7, #5
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	2301      	movs	r3, #1
 800191e:	4803      	ldr	r0, [pc, #12]	; (800192c <SENSOR_IO_Write+0x30>)
 8001920:	f7ff ffa5 	bl	800186e <I2Cx_WriteMultiple>
}
 8001924:	bf00      	nop
 8001926:	3708      	adds	r7, #8
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	200003d0 	.word	0x200003d0

08001930 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af02      	add	r7, sp, #8
 8001936:	4603      	mov	r3, r0
 8001938:	460a      	mov	r2, r1
 800193a:	71fb      	strb	r3, [r7, #7]
 800193c:	4613      	mov	r3, r2
 800193e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001944:	79bb      	ldrb	r3, [r7, #6]
 8001946:	b29a      	uxth	r2, r3
 8001948:	79f9      	ldrb	r1, [r7, #7]
 800194a:	2301      	movs	r3, #1
 800194c:	9301      	str	r3, [sp, #4]
 800194e:	f107 030f 	add.w	r3, r7, #15
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	2301      	movs	r3, #1
 8001956:	4804      	ldr	r0, [pc, #16]	; (8001968 <SENSOR_IO_Read+0x38>)
 8001958:	f7ff ff5c 	bl	8001814 <I2Cx_ReadMultiple>

  return read_value;
 800195c:	7bfb      	ldrb	r3, [r7, #15]
}
 800195e:	4618      	mov	r0, r3
 8001960:	3710      	adds	r7, #16
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	200003d0 	.word	0x200003d0

0800196c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af02      	add	r7, sp, #8
 8001972:	603a      	str	r2, [r7, #0]
 8001974:	461a      	mov	r2, r3
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
 800197a:	460b      	mov	r3, r1
 800197c:	71bb      	strb	r3, [r7, #6]
 800197e:	4613      	mov	r3, r2
 8001980:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001982:	79bb      	ldrb	r3, [r7, #6]
 8001984:	b29a      	uxth	r2, r3
 8001986:	79f9      	ldrb	r1, [r7, #7]
 8001988:	88bb      	ldrh	r3, [r7, #4]
 800198a:	9301      	str	r3, [sp, #4]
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2301      	movs	r3, #1
 8001992:	4804      	ldr	r0, [pc, #16]	; (80019a4 <SENSOR_IO_ReadMultiple+0x38>)
 8001994:	f7ff ff3e 	bl	8001814 <I2Cx_ReadMultiple>
 8001998:	4603      	mov	r3, r0
 800199a:	b29b      	uxth	r3, r3
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200003d0 	.word	0x200003d0

080019a8 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 80019ae:	2300      	movs	r3, #0
 80019b0:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80019b2:	2300      	movs	r3, #0
 80019b4:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80019b6:	4b19      	ldr	r3, [pc, #100]	; (8001a1c <BSP_ACCELERO_Init+0x74>)
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	4798      	blx	r3
 80019bc:	4603      	mov	r3, r0
 80019be:	2b6a      	cmp	r3, #106	; 0x6a
 80019c0:	d002      	beq.n	80019c8 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	73fb      	strb	r3, [r7, #15]
 80019c6:	e024      	b.n	8001a12 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 80019c8:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <BSP_ACCELERO_Init+0x78>)
 80019ca:	4a14      	ldr	r2, [pc, #80]	; (8001a1c <BSP_ACCELERO_Init+0x74>)
 80019cc:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 80019ce:	2330      	movs	r3, #48	; 0x30
 80019d0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80019d2:	2300      	movs	r3, #0
 80019d4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80019d6:	2300      	movs	r3, #0
 80019d8:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80019da:	2340      	movs	r3, #64	; 0x40
 80019dc:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80019e6:	797a      	ldrb	r2, [r7, #5]
 80019e8:	7abb      	ldrb	r3, [r7, #10]
 80019ea:	4313      	orrs	r3, r2
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80019f0:	7a3b      	ldrb	r3, [r7, #8]
 80019f2:	f043 0304 	orr.w	r3, r3, #4
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	021b      	lsls	r3, r3, #8
 80019fa:	b21a      	sxth	r2, r3
 80019fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001a06:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <BSP_ACCELERO_Init+0x78>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	89ba      	ldrh	r2, [r7, #12]
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4798      	blx	r3
  }  

  return ret;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20000000 	.word	0x20000000
 8001a20:	200000c4 	.word	0x200000c4

08001a24 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d009      	beq.n	8001a48 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001a34:	4b06      	ldr	r3, [pc, #24]	; (8001a50 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d004      	beq.n	8001a48 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 8001a3e:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	4798      	blx	r3
    }
  }
}
 8001a48:	bf00      	nop
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	200000c4 	.word	0x200000c4

08001a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a5a:	4b0f      	ldr	r3, [pc, #60]	; (8001a98 <HAL_MspInit+0x44>)
 8001a5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a5e:	4a0e      	ldr	r2, [pc, #56]	; (8001a98 <HAL_MspInit+0x44>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6613      	str	r3, [r2, #96]	; 0x60
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <HAL_MspInit+0x44>)
 8001a68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	607b      	str	r3, [r7, #4]
 8001a70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a72:	4b09      	ldr	r3, [pc, #36]	; (8001a98 <HAL_MspInit+0x44>)
 8001a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a76:	4a08      	ldr	r2, [pc, #32]	; (8001a98 <HAL_MspInit+0x44>)
 8001a78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a7c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a7e:	4b06      	ldr	r3, [pc, #24]	; (8001a98 <HAL_MspInit+0x44>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	603b      	str	r3, [r7, #0]
 8001a88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	40021000 	.word	0x40021000

08001a9c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	605a      	str	r2, [r3, #4]
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	60da      	str	r2, [r3, #12]
 8001ab2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a2b      	ldr	r2, [pc, #172]	; (8001b68 <HAL_DAC_MspInit+0xcc>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d14f      	bne.n	8001b5e <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001abe:	4b2b      	ldr	r3, [pc, #172]	; (8001b6c <HAL_DAC_MspInit+0xd0>)
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ac2:	4a2a      	ldr	r2, [pc, #168]	; (8001b6c <HAL_DAC_MspInit+0xd0>)
 8001ac4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001ac8:	6593      	str	r3, [r2, #88]	; 0x58
 8001aca:	4b28      	ldr	r3, [pc, #160]	; (8001b6c <HAL_DAC_MspInit+0xd0>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ad6:	4b25      	ldr	r3, [pc, #148]	; (8001b6c <HAL_DAC_MspInit+0xd0>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a24      	ldr	r2, [pc, #144]	; (8001b6c <HAL_DAC_MspInit+0xd0>)
 8001adc:	f043 0301 	orr.w	r3, r3, #1
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b22      	ldr	r3, [pc, #136]	; (8001b6c <HAL_DAC_MspInit+0xd0>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	60fb      	str	r3, [r7, #12]
 8001aec:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001aee:	2310      	movs	r3, #16
 8001af0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001af2:	2303      	movs	r3, #3
 8001af4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001afa:	f107 0314 	add.w	r3, r7, #20
 8001afe:	4619      	mov	r1, r3
 8001b00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b04:	f000 ff16 	bl	8002934 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8001b08:	4b19      	ldr	r3, [pc, #100]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b0a:	4a1a      	ldr	r2, [pc, #104]	; (8001b74 <HAL_DAC_MspInit+0xd8>)
 8001b0c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8001b0e:	4b18      	ldr	r3, [pc, #96]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b10:	2206      	movs	r2, #6
 8001b12:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b14:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b16:	2210      	movs	r2, #16
 8001b18:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b1a:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001b20:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b22:	2280      	movs	r2, #128	; 0x80
 8001b24:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b26:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b2c:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b2e:	4b10      	ldr	r3, [pc, #64]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b34:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8001b36:	4b0e      	ldr	r3, [pc, #56]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b38:	2220      	movs	r2, #32
 8001b3a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001b42:	480b      	ldr	r0, [pc, #44]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b44:	f000 fd3c 	bl	80025c0 <HAL_DMA_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001b4e:	f7ff fdd3 	bl	80016f8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a06      	ldr	r2, [pc, #24]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b56:	609a      	str	r2, [r3, #8]
 8001b58:	4a05      	ldr	r2, [pc, #20]	; (8001b70 <HAL_DAC_MspInit+0xd4>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001b5e:	bf00      	nop
 8001b60:	3728      	adds	r7, #40	; 0x28
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40007400 	.word	0x40007400
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	20000198 	.word	0x20000198
 8001b74:	40020008 	.word	0x40020008

08001b78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	; 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a17      	ldr	r2, [pc, #92]	; (8001bf4 <HAL_I2C_MspInit+0x7c>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d128      	bne.n	8001bec <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <HAL_I2C_MspInit+0x80>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	4a16      	ldr	r2, [pc, #88]	; (8001bf8 <HAL_I2C_MspInit+0x80>)
 8001ba0:	f043 0302 	orr.w	r3, r3, #2
 8001ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba6:	4b14      	ldr	r3, [pc, #80]	; (8001bf8 <HAL_I2C_MspInit+0x80>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001bb2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bb8:	2312      	movs	r3, #18
 8001bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bc4:	2304      	movs	r3, #4
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	4619      	mov	r1, r3
 8001bce:	480b      	ldr	r0, [pc, #44]	; (8001bfc <HAL_I2C_MspInit+0x84>)
 8001bd0:	f000 feb0 	bl	8002934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001bd4:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <HAL_I2C_MspInit+0x80>)
 8001bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd8:	4a07      	ldr	r2, [pc, #28]	; (8001bf8 <HAL_I2C_MspInit+0x80>)
 8001bda:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001bde:	6593      	str	r3, [r2, #88]	; 0x58
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_I2C_MspInit+0x80>)
 8001be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bec:	bf00      	nop
 8001bee:	3728      	adds	r7, #40	; 0x28
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	40005800 	.word	0x40005800
 8001bf8:	40021000 	.word	0x40021000
 8001bfc:	48000400 	.word	0x48000400

08001c00 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a0b      	ldr	r2, [pc, #44]	; (8001c3c <HAL_I2C_MspDeInit+0x3c>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d10f      	bne.n	8001c32 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001c12:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <HAL_I2C_MspDeInit+0x40>)
 8001c14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c16:	4a0a      	ldr	r2, [pc, #40]	; (8001c40 <HAL_I2C_MspDeInit+0x40>)
 8001c18:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001c1c:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001c1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c22:	4808      	ldr	r0, [pc, #32]	; (8001c44 <HAL_I2C_MspDeInit+0x44>)
 8001c24:	f001 f818 	bl	8002c58 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001c28:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c2c:	4805      	ldr	r0, [pc, #20]	; (8001c44 <HAL_I2C_MspDeInit+0x44>)
 8001c2e:	f001 f813 	bl	8002c58 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40005800 	.word	0x40005800
 8001c40:	40021000 	.word	0x40021000
 8001c44:	48000400 	.word	0x48000400

08001c48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c58:	d113      	bne.n	8001c82 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <HAL_TIM_Base_MspInit+0x44>)
 8001c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5e:	4a0b      	ldr	r2, [pc, #44]	; (8001c8c <HAL_TIM_Base_MspInit+0x44>)
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6593      	str	r3, [r2, #88]	; 0x58
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <HAL_TIM_Base_MspInit+0x44>)
 8001c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6a:	f003 0301 	and.w	r3, r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001c72:	2200      	movs	r2, #0
 8001c74:	2100      	movs	r1, #0
 8001c76:	201c      	movs	r0, #28
 8001c78:	f000 fa93 	bl	80021a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001c7c:	201c      	movs	r0, #28
 8001c7e:	f000 faac 	bl	80021da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000

08001c90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b08a      	sub	sp, #40	; 0x28
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
 8001ca2:	609a      	str	r2, [r3, #8]
 8001ca4:	60da      	str	r2, [r3, #12]
 8001ca6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a17      	ldr	r2, [pc, #92]	; (8001d0c <HAL_UART_MspInit+0x7c>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d127      	bne.n	8001d02 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cb2:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <HAL_UART_MspInit+0x80>)
 8001cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cb6:	4a16      	ldr	r2, [pc, #88]	; (8001d10 <HAL_UART_MspInit+0x80>)
 8001cb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cbc:	6613      	str	r3, [r2, #96]	; 0x60
 8001cbe:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <HAL_UART_MspInit+0x80>)
 8001cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cc6:	613b      	str	r3, [r7, #16]
 8001cc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <HAL_UART_MspInit+0x80>)
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cce:	4a10      	ldr	r2, [pc, #64]	; (8001d10 <HAL_UART_MspInit+0x80>)
 8001cd0:	f043 0302 	orr.w	r3, r3, #2
 8001cd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cd6:	4b0e      	ldr	r3, [pc, #56]	; (8001d10 <HAL_UART_MspInit+0x80>)
 8001cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ce2:	23c0      	movs	r3, #192	; 0xc0
 8001ce4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001cf2:	2307      	movs	r3, #7
 8001cf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf6:	f107 0314 	add.w	r3, r7, #20
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	4805      	ldr	r0, [pc, #20]	; (8001d14 <HAL_UART_MspInit+0x84>)
 8001cfe:	f000 fe19 	bl	8002934 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d02:	bf00      	nop
 8001d04:	3728      	adds	r7, #40	; 0x28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40013800 	.word	0x40013800
 8001d10:	40021000 	.word	0x40021000
 8001d14:	48000400 	.word	0x48000400

08001d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <NMI_Handler+0x4>

08001d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d22:	e7fe      	b.n	8001d22 <HardFault_Handler+0x4>

08001d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <MemManage_Handler+0x4>

08001d2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2e:	e7fe      	b.n	8001d2e <BusFault_Handler+0x4>

08001d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <UsageFault_Handler+0x4>

08001d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d52:	b480      	push	{r7}
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d64:	f000 f900 	bl	8001f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001d70:	4802      	ldr	r0, [pc, #8]	; (8001d7c <DMA1_Channel1_IRQHandler+0x10>)
 8001d72:	f000 fccd 	bl	8002710 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000198 	.word	0x20000198

08001d80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <TIM2_IRQHandler+0x10>)
 8001d86:	f003 fb63 	bl	8005450 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	200002c4 	.word	0x200002c4

08001d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d9c:	4a14      	ldr	r2, [pc, #80]	; (8001df0 <_sbrk+0x5c>)
 8001d9e:	4b15      	ldr	r3, [pc, #84]	; (8001df4 <_sbrk+0x60>)
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001da8:	4b13      	ldr	r3, [pc, #76]	; (8001df8 <_sbrk+0x64>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d102      	bne.n	8001db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001db0:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <_sbrk+0x64>)
 8001db2:	4a12      	ldr	r2, [pc, #72]	; (8001dfc <_sbrk+0x68>)
 8001db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001db6:	4b10      	ldr	r3, [pc, #64]	; (8001df8 <_sbrk+0x64>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d207      	bcs.n	8001dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dc4:	f004 fda6 	bl	8006914 <__errno>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	230c      	movs	r3, #12
 8001dcc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001dce:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd2:	e009      	b.n	8001de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dd4:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <_sbrk+0x64>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dda:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <_sbrk+0x64>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	4a05      	ldr	r2, [pc, #20]	; (8001df8 <_sbrk+0x64>)
 8001de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001de6:	68fb      	ldr	r3, [r7, #12]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3718      	adds	r7, #24
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	200a0000 	.word	0x200a0000
 8001df4:	00000400 	.word	0x00000400
 8001df8:	200000c8 	.word	0x200000c8
 8001dfc:	20000428 	.word	0x20000428

08001e00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e04:	4b17      	ldr	r3, [pc, #92]	; (8001e64 <SystemInit+0x64>)
 8001e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e0a:	4a16      	ldr	r2, [pc, #88]	; (8001e64 <SystemInit+0x64>)
 8001e0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001e14:	4b14      	ldr	r3, [pc, #80]	; (8001e68 <SystemInit+0x68>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a13      	ldr	r2, [pc, #76]	; (8001e68 <SystemInit+0x68>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <SystemInit+0x68>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <SystemInit+0x68>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a0f      	ldr	r2, [pc, #60]	; (8001e68 <SystemInit+0x68>)
 8001e2c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001e30:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001e34:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001e36:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <SystemInit+0x68>)
 8001e38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e3c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <SystemInit+0x68>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a09      	ldr	r2, [pc, #36]	; (8001e68 <SystemInit+0x68>)
 8001e44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e48:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001e4a:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <SystemInit+0x68>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e50:	4b04      	ldr	r3, [pc, #16]	; (8001e64 <SystemInit+0x64>)
 8001e52:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e56:	609a      	str	r2, [r3, #8]
#endif
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr
 8001e62:	bf00      	nop
 8001e64:	e000ed00 	.word	0xe000ed00
 8001e68:	40021000 	.word	0x40021000

08001e6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ea4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e70:	f7ff ffc6 	bl	8001e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001e74:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001e76:	e003      	b.n	8001e80 <LoopCopyDataInit>

08001e78 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001e78:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001e7a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001e7c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001e7e:	3104      	adds	r1, #4

08001e80 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001e80:	480a      	ldr	r0, [pc, #40]	; (8001eac <LoopForever+0xa>)
	ldr	r3, =_edata
 8001e82:	4b0b      	ldr	r3, [pc, #44]	; (8001eb0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001e84:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001e86:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001e88:	d3f6      	bcc.n	8001e78 <CopyDataInit>
	ldr	r2, =_sbss
 8001e8a:	4a0a      	ldr	r2, [pc, #40]	; (8001eb4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001e8c:	e002      	b.n	8001e94 <LoopFillZerobss>

08001e8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001e8e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001e90:	f842 3b04 	str.w	r3, [r2], #4

08001e94 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001e94:	4b08      	ldr	r3, [pc, #32]	; (8001eb8 <LoopForever+0x16>)
	cmp	r2, r3
 8001e96:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001e98:	d3f9      	bcc.n	8001e8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e9a:	f004 fd41 	bl	8006920 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e9e:	f7ff f9df 	bl	8001260 <main>

08001ea2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ea2:	e7fe      	b.n	8001ea2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ea4:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8001ea8:	08007a7c 	.word	0x08007a7c
	ldr	r0, =_sdata
 8001eac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001eb0:	200000a4 	.word	0x200000a4
	ldr	r2, =_sbss
 8001eb4:	200000a4 	.word	0x200000a4
	ldr	r3, = _ebss
 8001eb8:	20000424 	.word	0x20000424

08001ebc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ebc:	e7fe      	b.n	8001ebc <ADC1_IRQHandler>

08001ebe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec8:	2003      	movs	r0, #3
 8001eca:	f000 f95f 	bl	800218c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f000 f80e 	bl	8001ef0 <HAL_InitTick>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	71fb      	strb	r3, [r7, #7]
 8001ede:	e001      	b.n	8001ee4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ee0:	f7ff fdb8 	bl	8001a54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3708      	adds	r7, #8
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001efc:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <HAL_InitTick+0x6c>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d023      	beq.n	8001f4c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <HAL_InitTick+0x70>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <HAL_InitTick+0x6c>)
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f12:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 f96b 	bl	80021f6 <HAL_SYSTICK_Config>
 8001f20:	4603      	mov	r3, r0
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d10f      	bne.n	8001f46 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b0f      	cmp	r3, #15
 8001f2a:	d809      	bhi.n	8001f40 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	f04f 30ff 	mov.w	r0, #4294967295
 8001f34:	f000 f935 	bl	80021a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f38:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <HAL_InitTick+0x74>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	e007      	b.n	8001f50 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	73fb      	strb	r3, [r7, #15]
 8001f44:	e004      	b.n	8001f50 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	73fb      	strb	r3, [r7, #15]
 8001f4a:	e001      	b.n	8001f50 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000003c 	.word	0x2000003c
 8001f60:	20000034 	.word	0x20000034
 8001f64:	20000038 	.word	0x20000038

08001f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <HAL_IncTick+0x20>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <HAL_IncTick+0x24>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4413      	add	r3, r2
 8001f78:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <HAL_IncTick+0x24>)
 8001f7a:	6013      	str	r3, [r2, #0]
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	2000003c 	.word	0x2000003c
 8001f8c:	2000041c 	.word	0x2000041c

08001f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0
  return uwTick;
 8001f94:	4b03      	ldr	r3, [pc, #12]	; (8001fa4 <HAL_GetTick+0x14>)
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	2000041c 	.word	0x2000041c

08001fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb0:	f7ff ffee 	bl	8001f90 <HAL_GetTick>
 8001fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc0:	d005      	beq.n	8001fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001fc2:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <HAL_Delay+0x40>)
 8001fc4:	781b      	ldrb	r3, [r3, #0]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	4413      	add	r3, r2
 8001fcc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fce:	bf00      	nop
 8001fd0:	f7ff ffde 	bl	8001f90 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d8f7      	bhi.n	8001fd0 <HAL_Delay+0x28>
  {
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	3710      	adds	r7, #16
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	2000003c 	.word	0x2000003c

08001fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002008:	4013      	ands	r3, r2
 800200a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002014:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800201c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800201e:	4a04      	ldr	r2, [pc, #16]	; (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	60d3      	str	r3, [r2, #12]
}
 8002024:	bf00      	nop
 8002026:	3714      	adds	r7, #20
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002038:	4b04      	ldr	r3, [pc, #16]	; (800204c <__NVIC_GetPriorityGrouping+0x18>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0307 	and.w	r3, r3, #7
}
 8002042:	4618      	mov	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	db0b      	blt.n	800207a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	f003 021f 	and.w	r2, r3, #31
 8002068:	4907      	ldr	r1, [pc, #28]	; (8002088 <__NVIC_EnableIRQ+0x38>)
 800206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	2001      	movs	r0, #1
 8002072:	fa00 f202 	lsl.w	r2, r0, r2
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000e100 	.word	0xe000e100

0800208c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	6039      	str	r1, [r7, #0]
 8002096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209c:	2b00      	cmp	r3, #0
 800209e:	db0a      	blt.n	80020b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	b2da      	uxtb	r2, r3
 80020a4:	490c      	ldr	r1, [pc, #48]	; (80020d8 <__NVIC_SetPriority+0x4c>)
 80020a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020aa:	0112      	lsls	r2, r2, #4
 80020ac:	b2d2      	uxtb	r2, r2
 80020ae:	440b      	add	r3, r1
 80020b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b4:	e00a      	b.n	80020cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	b2da      	uxtb	r2, r3
 80020ba:	4908      	ldr	r1, [pc, #32]	; (80020dc <__NVIC_SetPriority+0x50>)
 80020bc:	79fb      	ldrb	r3, [r7, #7]
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	3b04      	subs	r3, #4
 80020c4:	0112      	lsls	r2, r2, #4
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	440b      	add	r3, r1
 80020ca:	761a      	strb	r2, [r3, #24]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr
 80020d8:	e000e100 	.word	0xe000e100
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	; 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f003 0307 	and.w	r3, r3, #7
 80020f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f1c3 0307 	rsb	r3, r3, #7
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	bf28      	it	cs
 80020fe:	2304      	movcs	r3, #4
 8002100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	3304      	adds	r3, #4
 8002106:	2b06      	cmp	r3, #6
 8002108:	d902      	bls.n	8002110 <NVIC_EncodePriority+0x30>
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3b03      	subs	r3, #3
 800210e:	e000      	b.n	8002112 <NVIC_EncodePriority+0x32>
 8002110:	2300      	movs	r3, #0
 8002112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	f04f 32ff 	mov.w	r2, #4294967295
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43da      	mvns	r2, r3
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	401a      	ands	r2, r3
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002128:	f04f 31ff 	mov.w	r1, #4294967295
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	fa01 f303 	lsl.w	r3, r1, r3
 8002132:	43d9      	mvns	r1, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	4313      	orrs	r3, r2
         );
}
 800213a:	4618      	mov	r0, r3
 800213c:	3724      	adds	r7, #36	; 0x24
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
	...

08002148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3b01      	subs	r3, #1
 8002154:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002158:	d301      	bcc.n	800215e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800215a:	2301      	movs	r3, #1
 800215c:	e00f      	b.n	800217e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800215e:	4a0a      	ldr	r2, [pc, #40]	; (8002188 <SysTick_Config+0x40>)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3b01      	subs	r3, #1
 8002164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002166:	210f      	movs	r1, #15
 8002168:	f04f 30ff 	mov.w	r0, #4294967295
 800216c:	f7ff ff8e 	bl	800208c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002170:	4b05      	ldr	r3, [pc, #20]	; (8002188 <SysTick_Config+0x40>)
 8002172:	2200      	movs	r2, #0
 8002174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002176:	4b04      	ldr	r3, [pc, #16]	; (8002188 <SysTick_Config+0x40>)
 8002178:	2207      	movs	r2, #7
 800217a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	e000e010 	.word	0xe000e010

0800218c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f7ff ff29 	bl	8001fec <__NVIC_SetPriorityGrouping>
}
 800219a:	bf00      	nop
 800219c:	3708      	adds	r7, #8
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}

080021a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b086      	sub	sp, #24
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	4603      	mov	r3, r0
 80021aa:	60b9      	str	r1, [r7, #8]
 80021ac:	607a      	str	r2, [r7, #4]
 80021ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021b0:	2300      	movs	r3, #0
 80021b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021b4:	f7ff ff3e 	bl	8002034 <__NVIC_GetPriorityGrouping>
 80021b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	68b9      	ldr	r1, [r7, #8]
 80021be:	6978      	ldr	r0, [r7, #20]
 80021c0:	f7ff ff8e 	bl	80020e0 <NVIC_EncodePriority>
 80021c4:	4602      	mov	r2, r0
 80021c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ca:	4611      	mov	r1, r2
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff ff5d 	bl	800208c <__NVIC_SetPriority>
}
 80021d2:	bf00      	nop
 80021d4:	3718      	adds	r7, #24
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}

080021da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021da:	b580      	push	{r7, lr}
 80021dc:	b082      	sub	sp, #8
 80021de:	af00      	add	r7, sp, #0
 80021e0:	4603      	mov	r3, r0
 80021e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff ff31 	bl	8002050 <__NVIC_EnableIRQ>
}
 80021ee:	bf00      	nop
 80021f0:	3708      	adds	r7, #8
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}

080021f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021f6:	b580      	push	{r7, lr}
 80021f8:	b082      	sub	sp, #8
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff ffa2 	bl	8002148 <SysTick_Config>
 8002204:	4603      	mov	r3, r0
}
 8002206:	4618      	mov	r0, r3
 8002208:	3708      	adds	r7, #8
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}

0800220e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800220e:	b580      	push	{r7, lr}
 8002210:	b082      	sub	sp, #8
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e014      	b.n	800224a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	791b      	ldrb	r3, [r3, #4]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d105      	bne.n	8002236 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff fc33 	bl	8001a9c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2202      	movs	r2, #2
 800223a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2200      	movs	r2, #0
 8002240:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2201      	movs	r2, #1
 8002246:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002252:	b480      	push	{r7}
 8002254:	b083      	sub	sp, #12
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
 800225a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	795b      	ldrb	r3, [r3, #5]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d101      	bne.n	8002268 <HAL_DAC_Start+0x16>
 8002264:	2302      	movs	r3, #2
 8002266:	e040      	b.n	80022ea <HAL_DAC_Start+0x98>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2201      	movs	r2, #1
 800226c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2202      	movs	r2, #2
 8002272:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6819      	ldr	r1, [r3, #0]
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	2201      	movs	r2, #1
 8002282:	409a      	lsls	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	430a      	orrs	r2, r1
 800228a:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d10f      	bne.n	80022b2 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800229c:	2b02      	cmp	r3, #2
 800229e:	d11d      	bne.n	80022dc <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f042 0201 	orr.w	r2, r2, #1
 80022ae:	605a      	str	r2, [r3, #4]
 80022b0:	e014      	b.n	80022dc <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	f003 0310 	and.w	r3, r3, #16
 80022c2:	2102      	movs	r1, #2
 80022c4:	fa01 f303 	lsl.w	r3, r1, r3
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d107      	bne.n	80022dc <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685a      	ldr	r2, [r3, #4]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f042 0202 	orr.w	r2, r2, #2
 80022da:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b087      	sub	sp, #28
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d105      	bne.n	8002320 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002314:	697a      	ldr	r2, [r7, #20]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	3308      	adds	r3, #8
 800231c:	617b      	str	r3, [r7, #20]
 800231e:	e004      	b.n	800232a <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002320:	697a      	ldr	r2, [r7, #20]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4413      	add	r3, r2
 8002326:	3314      	adds	r3, #20
 8002328:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	461a      	mov	r2, r3
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	371c      	adds	r7, #28
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr

08002340 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b088      	sub	sp, #32
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	795b      	ldrb	r3, [r3, #5]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d101      	bne.n	800235c <HAL_DAC_ConfigChannel+0x1c>
 8002358:	2302      	movs	r3, #2
 800235a:	e12a      	b.n	80025b2 <HAL_DAC_ConfigChannel+0x272>
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2201      	movs	r2, #1
 8002360:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2202      	movs	r2, #2
 8002366:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	2b04      	cmp	r3, #4
 800236e:	d174      	bne.n	800245a <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002370:	f7ff fe0e 	bl	8001f90 <HAL_GetTick>
 8002374:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d134      	bne.n	80023e6 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800237c:	e011      	b.n	80023a2 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800237e:	f7ff fe07 	bl	8001f90 <HAL_GetTick>
 8002382:	4602      	mov	r2, r0
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d90a      	bls.n	80023a2 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	691b      	ldr	r3, [r3, #16]
 8002390:	f043 0208 	orr.w	r2, r3, #8
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2203      	movs	r2, #3
 800239c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e107      	b.n	80025b2 <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1e6      	bne.n	800237e <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7ff fdf9 	bl	8001fa8 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	69d2      	ldr	r2, [r2, #28]
 80023be:	641a      	str	r2, [r3, #64]	; 0x40
 80023c0:	e01e      	b.n	8002400 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80023c2:	f7ff fde5 	bl	8001f90 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d90a      	bls.n	80023e6 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	f043 0208 	orr.w	r2, r3, #8
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	2203      	movs	r2, #3
 80023e0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e0e5      	b.n	80025b2 <HAL_DAC_ConfigChannel+0x272>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	dbe8      	blt.n	80023c2 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 80023f0:	2001      	movs	r0, #1
 80023f2:	f7ff fdd9 	bl	8001fa8 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68ba      	ldr	r2, [r7, #8]
 80023fc:	69d2      	ldr	r2, [r2, #28]
 80023fe:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f003 0310 	and.w	r3, r3, #16
 800240c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002410:	fa01 f303 	lsl.w	r3, r1, r3
 8002414:	43db      	mvns	r3, r3
 8002416:	ea02 0103 	and.w	r1, r2, r3
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	6a1a      	ldr	r2, [r3, #32]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f003 0310 	and.w	r3, r3, #16
 8002424:	409a      	lsls	r2, r3
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f003 0310 	and.w	r3, r3, #16
 800243a:	21ff      	movs	r1, #255	; 0xff
 800243c:	fa01 f303 	lsl.w	r3, r1, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	ea02 0103 	and.w	r1, r2, r3
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f003 0310 	and.w	r3, r3, #16
 8002450:	409a      	lsls	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	2b01      	cmp	r3, #1
 8002460:	d11d      	bne.n	800249e <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002468:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f003 0310 	and.w	r3, r3, #16
 8002470:	221f      	movs	r2, #31
 8002472:	fa02 f303 	lsl.w	r3, r2, r3
 8002476:	43db      	mvns	r3, r3
 8002478:	69fa      	ldr	r2, [r7, #28]
 800247a:	4013      	ands	r3, r2
 800247c:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	697a      	ldr	r2, [r7, #20]
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	69fa      	ldr	r2, [r7, #28]
 8002492:	4313      	orrs	r3, r2
 8002494:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	69fa      	ldr	r2, [r7, #28]
 800249c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024a4:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f003 0310 	and.w	r3, r3, #16
 80024ac:	2207      	movs	r2, #7
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	69fa      	ldr	r2, [r7, #28]
 80024b6:	4013      	ands	r3, r2
 80024b8:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	431a      	orrs	r2, r3
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f003 0310 	and.w	r3, r3, #16
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	69fa      	ldr	r2, [r7, #28]
 80024da:	4313      	orrs	r3, r2
 80024dc:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	69fa      	ldr	r2, [r7, #28]
 80024e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6819      	ldr	r1, [r3, #0]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f003 0310 	and.w	r3, r3, #16
 80024f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43da      	mvns	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	400a      	ands	r2, r1
 8002502:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	f003 0310 	and.w	r3, r3, #16
 8002512:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	43db      	mvns	r3, r3
 800251c:	69fa      	ldr	r2, [r7, #28]
 800251e:	4013      	ands	r3, r2
 8002520:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f003 0310 	and.w	r3, r3, #16
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	fa02 f303 	lsl.w	r3, r2, r3
 8002534:	69fa      	ldr	r2, [r7, #28]
 8002536:	4313      	orrs	r3, r2
 8002538:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002542:	d104      	bne.n	800254e <HAL_DAC_ConfigChannel+0x20e>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800254a:	61fb      	str	r3, [r7, #28]
 800254c:	e018      	b.n	8002580 <HAL_DAC_ConfigChannel+0x240>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d104      	bne.n	8002560 <HAL_DAC_ConfigChannel+0x220>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	e00f      	b.n	8002580 <HAL_DAC_ConfigChannel+0x240>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8002560:	f002 f8ac 	bl	80046bc <HAL_RCC_GetHCLKFreq>
 8002564:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	4a14      	ldr	r2, [pc, #80]	; (80025bc <HAL_DAC_ConfigChannel+0x27c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d904      	bls.n	8002578 <HAL_DAC_ConfigChannel+0x238>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002574:	61fb      	str	r3, [r7, #28]
 8002576:	e003      	b.n	8002580 <HAL_DAC_ConfigChannel+0x240>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800257e:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	69fa      	ldr	r2, [r7, #28]
 8002586:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6819      	ldr	r1, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f003 0310 	and.w	r3, r3, #16
 8002594:	22c0      	movs	r2, #192	; 0xc0
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43da      	mvns	r2, r3
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	400a      	ands	r2, r1
 80025a2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2201      	movs	r2, #1
 80025a8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3720      	adds	r7, #32
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	04c4b400 	.word	0x04c4b400

080025c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b084      	sub	sp, #16
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d101      	bne.n	80025d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e08d      	b.n	80026ee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	4b47      	ldr	r3, [pc, #284]	; (80026f8 <HAL_DMA_Init+0x138>)
 80025da:	429a      	cmp	r2, r3
 80025dc:	d80f      	bhi.n	80025fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	4b45      	ldr	r3, [pc, #276]	; (80026fc <HAL_DMA_Init+0x13c>)
 80025e6:	4413      	add	r3, r2
 80025e8:	4a45      	ldr	r2, [pc, #276]	; (8002700 <HAL_DMA_Init+0x140>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	091b      	lsrs	r3, r3, #4
 80025f0:	009a      	lsls	r2, r3, #2
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a42      	ldr	r2, [pc, #264]	; (8002704 <HAL_DMA_Init+0x144>)
 80025fa:	641a      	str	r2, [r3, #64]	; 0x40
 80025fc:	e00e      	b.n	800261c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	4b40      	ldr	r3, [pc, #256]	; (8002708 <HAL_DMA_Init+0x148>)
 8002606:	4413      	add	r3, r2
 8002608:	4a3d      	ldr	r2, [pc, #244]	; (8002700 <HAL_DMA_Init+0x140>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	091b      	lsrs	r3, r3, #4
 8002610:	009a      	lsls	r2, r3, #2
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a3c      	ldr	r2, [pc, #240]	; (800270c <HAL_DMA_Init+0x14c>)
 800261a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002632:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002636:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002640:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800264c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002658:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6a1b      	ldr	r3, [r3, #32]
 800265e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	4313      	orrs	r3, r2
 8002664:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f000 f8fe 	bl	8002870 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800267c:	d102      	bne.n	8002684 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002698:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d010      	beq.n	80026c4 <HAL_DMA_Init+0x104>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	d80c      	bhi.n	80026c4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f91e 	bl	80028ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	e008      	b.n	80026d6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40020407 	.word	0x40020407
 80026fc:	bffdfff8 	.word	0xbffdfff8
 8002700:	cccccccd 	.word	0xcccccccd
 8002704:	40020000 	.word	0x40020000
 8002708:	bffdfbf8 	.word	0xbffdfbf8
 800270c:	40020400 	.word	0x40020400

08002710 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b084      	sub	sp, #16
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272c:	f003 031c 	and.w	r3, r3, #28
 8002730:	2204      	movs	r2, #4
 8002732:	409a      	lsls	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4013      	ands	r3, r2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d026      	beq.n	800278a <HAL_DMA_IRQHandler+0x7a>
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	2b00      	cmp	r3, #0
 8002744:	d021      	beq.n	800278a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0320 	and.w	r3, r3, #32
 8002750:	2b00      	cmp	r3, #0
 8002752:	d107      	bne.n	8002764 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f022 0204 	bic.w	r2, r2, #4
 8002762:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002768:	f003 021c 	and.w	r2, r3, #28
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002770:	2104      	movs	r1, #4
 8002772:	fa01 f202 	lsl.w	r2, r1, r2
 8002776:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277c:	2b00      	cmp	r3, #0
 800277e:	d071      	beq.n	8002864 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002788:	e06c      	b.n	8002864 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278e:	f003 031c 	and.w	r3, r3, #28
 8002792:	2202      	movs	r2, #2
 8002794:	409a      	lsls	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	4013      	ands	r3, r2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d02e      	beq.n	80027fc <HAL_DMA_IRQHandler+0xec>
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	f003 0302 	and.w	r3, r3, #2
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d029      	beq.n	80027fc <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f003 0320 	and.w	r3, r3, #32
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10b      	bne.n	80027ce <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f022 020a 	bic.w	r2, r2, #10
 80027c4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f003 021c 	and.w	r2, r3, #28
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	2102      	movs	r1, #2
 80027dc:	fa01 f202 	lsl.w	r2, r1, r2
 80027e0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d038      	beq.n	8002864 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80027fa:	e033      	b.n	8002864 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002800:	f003 031c 	and.w	r3, r3, #28
 8002804:	2208      	movs	r2, #8
 8002806:	409a      	lsls	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	4013      	ands	r3, r2
 800280c:	2b00      	cmp	r3, #0
 800280e:	d02a      	beq.n	8002866 <HAL_DMA_IRQHandler+0x156>
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f003 0308 	and.w	r3, r3, #8
 8002816:	2b00      	cmp	r3, #0
 8002818:	d025      	beq.n	8002866 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f022 020e 	bic.w	r2, r2, #14
 8002828:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800282e:	f003 021c 	and.w	r2, r3, #28
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	2101      	movs	r1, #1
 8002838:	fa01 f202 	lsl.w	r2, r1, r2
 800283c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002858:	2b00      	cmp	r3, #0
 800285a:	d004      	beq.n	8002866 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002864:	bf00      	nop
 8002866:	bf00      	nop
}
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
	...

08002870 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	4b17      	ldr	r3, [pc, #92]	; (80028dc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002880:	429a      	cmp	r2, r3
 8002882:	d80a      	bhi.n	800289a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002888:	089b      	lsrs	r3, r3, #2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002890:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6493      	str	r3, [r2, #72]	; 0x48
 8002898:	e007      	b.n	80028aa <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800289e:	089b      	lsrs	r3, r3, #2
 80028a0:	009a      	lsls	r2, r3, #2
 80028a2:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80028a4:	4413      	add	r3, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	b2db      	uxtb	r3, r3
 80028b0:	3b08      	subs	r3, #8
 80028b2:	4a0c      	ldr	r2, [pc, #48]	; (80028e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80028b4:	fba2 2303 	umull	r2, r3, r2, r3
 80028b8:	091b      	lsrs	r3, r3, #4
 80028ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a0a      	ldr	r2, [pc, #40]	; (80028e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80028c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	f003 031f 	and.w	r3, r3, #31
 80028c8:	2201      	movs	r2, #1
 80028ca:	409a      	lsls	r2, r3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	651a      	str	r2, [r3, #80]	; 0x50
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	40020407 	.word	0x40020407
 80028e0:	4002081c 	.word	0x4002081c
 80028e4:	cccccccd 	.word	0xcccccccd
 80028e8:	40020880 	.word	0x40020880

080028ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	4b0b      	ldr	r3, [pc, #44]	; (800292c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002900:	4413      	add	r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	461a      	mov	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a08      	ldr	r2, [pc, #32]	; (8002930 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800290e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	3b01      	subs	r3, #1
 8002914:	f003 0303 	and.w	r3, r3, #3
 8002918:	2201      	movs	r2, #1
 800291a:	409a      	lsls	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002920:	bf00      	nop
 8002922:	3714      	adds	r7, #20
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	1000823f 	.word	0x1000823f
 8002930:	40020940 	.word	0x40020940

08002934 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002934:	b480      	push	{r7}
 8002936:	b087      	sub	sp, #28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800293e:	2300      	movs	r3, #0
 8002940:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002942:	e166      	b.n	8002c12 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	2101      	movs	r1, #1
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	fa01 f303 	lsl.w	r3, r1, r3
 8002950:	4013      	ands	r3, r2
 8002952:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	f000 8158 	beq.w	8002c0c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b01      	cmp	r3, #1
 8002962:	d00b      	beq.n	800297c <HAL_GPIO_Init+0x48>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b02      	cmp	r3, #2
 800296a:	d007      	beq.n	800297c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002970:	2b11      	cmp	r3, #17
 8002972:	d003      	beq.n	800297c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	2b12      	cmp	r3, #18
 800297a:	d130      	bne.n	80029de <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4013      	ands	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029b2:	2201      	movs	r2, #1
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43db      	mvns	r3, r3
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	4013      	ands	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	091b      	lsrs	r3, r3, #4
 80029c8:	f003 0201 	and.w	r2, r3, #1
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	fa02 f303 	lsl.w	r3, r2, r3
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	2203      	movs	r2, #3
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	43db      	mvns	r3, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4013      	ands	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	689a      	ldr	r2, [r3, #8]
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d003      	beq.n	8002a1e <HAL_GPIO_Init+0xea>
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	2b12      	cmp	r3, #18
 8002a1c:	d123      	bne.n	8002a66 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	08da      	lsrs	r2, r3, #3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3208      	adds	r2, #8
 8002a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a2a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	220f      	movs	r2, #15
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	691a      	ldr	r2, [r3, #16]
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f003 0307 	and.w	r3, r3, #7
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4313      	orrs	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	08da      	lsrs	r2, r3, #3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3208      	adds	r2, #8
 8002a60:	6939      	ldr	r1, [r7, #16]
 8002a62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	2203      	movs	r2, #3
 8002a72:	fa02 f303 	lsl.w	r3, r2, r3
 8002a76:	43db      	mvns	r3, r3
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4013      	ands	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f003 0203 	and.w	r2, r3, #3
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	f000 80b2 	beq.w	8002c0c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa8:	4b61      	ldr	r3, [pc, #388]	; (8002c30 <HAL_GPIO_Init+0x2fc>)
 8002aaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aac:	4a60      	ldr	r2, [pc, #384]	; (8002c30 <HAL_GPIO_Init+0x2fc>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6613      	str	r3, [r2, #96]	; 0x60
 8002ab4:	4b5e      	ldr	r3, [pc, #376]	; (8002c30 <HAL_GPIO_Init+0x2fc>)
 8002ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ab8:	f003 0301 	and.w	r3, r3, #1
 8002abc:	60bb      	str	r3, [r7, #8]
 8002abe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ac0:	4a5c      	ldr	r2, [pc, #368]	; (8002c34 <HAL_GPIO_Init+0x300>)
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	089b      	lsrs	r3, r3, #2
 8002ac6:	3302      	adds	r3, #2
 8002ac8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002acc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f003 0303 	and.w	r3, r3, #3
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	220f      	movs	r2, #15
 8002ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8002adc:	43db      	mvns	r3, r3
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002aea:	d02b      	beq.n	8002b44 <HAL_GPIO_Init+0x210>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a52      	ldr	r2, [pc, #328]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d025      	beq.n	8002b40 <HAL_GPIO_Init+0x20c>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	4a51      	ldr	r2, [pc, #324]	; (8002c3c <HAL_GPIO_Init+0x308>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d01f      	beq.n	8002b3c <HAL_GPIO_Init+0x208>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	4a50      	ldr	r2, [pc, #320]	; (8002c40 <HAL_GPIO_Init+0x30c>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d019      	beq.n	8002b38 <HAL_GPIO_Init+0x204>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	4a4f      	ldr	r2, [pc, #316]	; (8002c44 <HAL_GPIO_Init+0x310>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d013      	beq.n	8002b34 <HAL_GPIO_Init+0x200>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4a4e      	ldr	r2, [pc, #312]	; (8002c48 <HAL_GPIO_Init+0x314>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d00d      	beq.n	8002b30 <HAL_GPIO_Init+0x1fc>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	4a4d      	ldr	r2, [pc, #308]	; (8002c4c <HAL_GPIO_Init+0x318>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d007      	beq.n	8002b2c <HAL_GPIO_Init+0x1f8>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a4c      	ldr	r2, [pc, #304]	; (8002c50 <HAL_GPIO_Init+0x31c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d101      	bne.n	8002b28 <HAL_GPIO_Init+0x1f4>
 8002b24:	2307      	movs	r3, #7
 8002b26:	e00e      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b28:	2308      	movs	r3, #8
 8002b2a:	e00c      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b2c:	2306      	movs	r3, #6
 8002b2e:	e00a      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b30:	2305      	movs	r3, #5
 8002b32:	e008      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b34:	2304      	movs	r3, #4
 8002b36:	e006      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b38:	2303      	movs	r3, #3
 8002b3a:	e004      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	e002      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b40:	2301      	movs	r3, #1
 8002b42:	e000      	b.n	8002b46 <HAL_GPIO_Init+0x212>
 8002b44:	2300      	movs	r3, #0
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	f002 0203 	and.w	r2, r2, #3
 8002b4c:	0092      	lsls	r2, r2, #2
 8002b4e:	4093      	lsls	r3, r2
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b56:	4937      	ldr	r1, [pc, #220]	; (8002c34 <HAL_GPIO_Init+0x300>)
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	089b      	lsrs	r3, r3, #2
 8002b5c:	3302      	adds	r3, #2
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b64:	4b3b      	ldr	r3, [pc, #236]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	4013      	ands	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002b80:	693a      	ldr	r2, [r7, #16]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b88:	4a32      	ldr	r2, [pc, #200]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002b8e:	4b31      	ldr	r3, [pc, #196]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	43db      	mvns	r3, r3
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002bb2:	4a28      	ldr	r2, [pc, #160]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bb8:	4b26      	ldr	r3, [pc, #152]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d003      	beq.n	8002bdc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002bd4:	693a      	ldr	r2, [r7, #16]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002bdc:	4a1d      	ldr	r2, [pc, #116]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002be2:	4b1c      	ldr	r3, [pc, #112]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002c06:	4a13      	ldr	r2, [pc, #76]	; (8002c54 <HAL_GPIO_Init+0x320>)
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	fa22 f303 	lsr.w	r3, r2, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f47f ae91 	bne.w	8002944 <HAL_GPIO_Init+0x10>
  }
}
 8002c22:	bf00      	nop
 8002c24:	371c      	adds	r7, #28
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	40021000 	.word	0x40021000
 8002c34:	40010000 	.word	0x40010000
 8002c38:	48000400 	.word	0x48000400
 8002c3c:	48000800 	.word	0x48000800
 8002c40:	48000c00 	.word	0x48000c00
 8002c44:	48001000 	.word	0x48001000
 8002c48:	48001400 	.word	0x48001400
 8002c4c:	48001800 	.word	0x48001800
 8002c50:	48001c00 	.word	0x48001c00
 8002c54:	40010400 	.word	0x40010400

08002c58 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b087      	sub	sp, #28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c62:	2300      	movs	r3, #0
 8002c64:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c66:	e0c9      	b.n	8002dfc <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c68:	2201      	movs	r2, #1
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	4013      	ands	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 80bc 	beq.w	8002df6 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002c7e:	4a66      	ldr	r2, [pc, #408]	; (8002e18 <HAL_GPIO_DeInit+0x1c0>)
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	3302      	adds	r3, #2
 8002c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	220f      	movs	r2, #15
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ca6:	d02b      	beq.n	8002d00 <HAL_GPIO_DeInit+0xa8>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a5c      	ldr	r2, [pc, #368]	; (8002e1c <HAL_GPIO_DeInit+0x1c4>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d025      	beq.n	8002cfc <HAL_GPIO_DeInit+0xa4>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a5b      	ldr	r2, [pc, #364]	; (8002e20 <HAL_GPIO_DeInit+0x1c8>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d01f      	beq.n	8002cf8 <HAL_GPIO_DeInit+0xa0>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a5a      	ldr	r2, [pc, #360]	; (8002e24 <HAL_GPIO_DeInit+0x1cc>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d019      	beq.n	8002cf4 <HAL_GPIO_DeInit+0x9c>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a59      	ldr	r2, [pc, #356]	; (8002e28 <HAL_GPIO_DeInit+0x1d0>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d013      	beq.n	8002cf0 <HAL_GPIO_DeInit+0x98>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a58      	ldr	r2, [pc, #352]	; (8002e2c <HAL_GPIO_DeInit+0x1d4>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d00d      	beq.n	8002cec <HAL_GPIO_DeInit+0x94>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a57      	ldr	r2, [pc, #348]	; (8002e30 <HAL_GPIO_DeInit+0x1d8>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d007      	beq.n	8002ce8 <HAL_GPIO_DeInit+0x90>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a56      	ldr	r2, [pc, #344]	; (8002e34 <HAL_GPIO_DeInit+0x1dc>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d101      	bne.n	8002ce4 <HAL_GPIO_DeInit+0x8c>
 8002ce0:	2307      	movs	r3, #7
 8002ce2:	e00e      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002ce4:	2308      	movs	r3, #8
 8002ce6:	e00c      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002ce8:	2306      	movs	r3, #6
 8002cea:	e00a      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002cec:	2305      	movs	r3, #5
 8002cee:	e008      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002cf0:	2304      	movs	r3, #4
 8002cf2:	e006      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002cf4:	2303      	movs	r3, #3
 8002cf6:	e004      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e002      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <HAL_GPIO_DeInit+0xaa>
 8002d00:	2300      	movs	r3, #0
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	f002 0203 	and.w	r2, r2, #3
 8002d08:	0092      	lsls	r2, r2, #2
 8002d0a:	4093      	lsls	r3, r2
 8002d0c:	68fa      	ldr	r2, [r7, #12]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d132      	bne.n	8002d78 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002d12:	4b49      	ldr	r3, [pc, #292]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	4947      	ldr	r1, [pc, #284]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002d20:	4b45      	ldr	r3, [pc, #276]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	43db      	mvns	r3, r3
 8002d28:	4943      	ldr	r1, [pc, #268]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002d2e:	4b42      	ldr	r3, [pc, #264]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	43db      	mvns	r3, r3
 8002d36:	4940      	ldr	r1, [pc, #256]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002d3c:	4b3e      	ldr	r3, [pc, #248]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d3e:	68da      	ldr	r2, [r3, #12]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	43db      	mvns	r3, r3
 8002d44:	493c      	ldr	r1, [pc, #240]	; (8002e38 <HAL_GPIO_DeInit+0x1e0>)
 8002d46:	4013      	ands	r3, r2
 8002d48:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	f003 0303 	and.w	r3, r3, #3
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	220f      	movs	r2, #15
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002d5a:	4a2f      	ldr	r2, [pc, #188]	; (8002e18 <HAL_GPIO_DeInit+0x1c0>)
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	089b      	lsrs	r3, r3, #2
 8002d60:	3302      	adds	r3, #2
 8002d62:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	43da      	mvns	r2, r3
 8002d6a:	482b      	ldr	r0, [pc, #172]	; (8002e18 <HAL_GPIO_DeInit+0x1c0>)
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	089b      	lsrs	r3, r3, #2
 8002d70:	400a      	ands	r2, r1
 8002d72:	3302      	adds	r3, #2
 8002d74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2103      	movs	r1, #3
 8002d82:	fa01 f303 	lsl.w	r3, r1, r3
 8002d86:	431a      	orrs	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	08da      	lsrs	r2, r3, #3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	3208      	adds	r2, #8
 8002d94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	220f      	movs	r2, #15
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	43db      	mvns	r3, r3
 8002da8:	697a      	ldr	r2, [r7, #20]
 8002daa:	08d2      	lsrs	r2, r2, #3
 8002dac:	4019      	ands	r1, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	3208      	adds	r2, #8
 8002db2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	2103      	movs	r1, #3
 8002dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002dd8:	43db      	mvns	r3, r3
 8002dda:	401a      	ands	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	2103      	movs	r1, #3
 8002dea:	fa01 f303 	lsl.w	r3, r1, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	401a      	ands	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	3301      	adds	r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002dfc:	683a      	ldr	r2, [r7, #0]
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	fa22 f303 	lsr.w	r3, r2, r3
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f47f af2f 	bne.w	8002c68 <HAL_GPIO_DeInit+0x10>
  }
}
 8002e0a:	bf00      	nop
 8002e0c:	371c      	adds	r7, #28
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40010000 	.word	0x40010000
 8002e1c:	48000400 	.word	0x48000400
 8002e20:	48000800 	.word	0x48000800
 8002e24:	48000c00 	.word	0x48000c00
 8002e28:	48001000 	.word	0x48001000
 8002e2c:	48001400 	.word	0x48001400
 8002e30:	48001800 	.word	0x48001800
 8002e34:	48001c00 	.word	0x48001c00
 8002e38:	40010400 	.word	0x40010400

08002e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e081      	b.n	8002f52 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d106      	bne.n	8002e68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7fe fe88 	bl	8001b78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2224      	movs	r2, #36	; 0x24
 8002e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 0201 	bic.w	r2, r2, #1
 8002e7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d107      	bne.n	8002eb6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689a      	ldr	r2, [r3, #8]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e006      	b.n	8002ec4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002ec2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	2b02      	cmp	r3, #2
 8002eca:	d104      	bne.n	8002ed6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ed4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	687a      	ldr	r2, [r7, #4]
 8002ede:	6812      	ldr	r2, [r2, #0]
 8002ee0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ee4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002ee8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	68da      	ldr	r2, [r3, #12]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ef8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691a      	ldr	r2, [r3, #16]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	ea42 0103 	orr.w	r1, r2, r3
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699b      	ldr	r3, [r3, #24]
 8002f0a:	021a      	lsls	r2, r3, #8
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	69d9      	ldr	r1, [r3, #28]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a1a      	ldr	r2, [r3, #32]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f042 0201 	orr.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}

08002f5a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b082      	sub	sp, #8
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d101      	bne.n	8002f6c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	e021      	b.n	8002fb0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2224      	movs	r2, #36	; 0x24
 8002f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0201 	bic.w	r2, r2, #1
 8002f82:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002f84:	6878      	ldr	r0, [r7, #4]
 8002f86:	f7fe fe3b 	bl	8001c00 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b088      	sub	sp, #32
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	4608      	mov	r0, r1
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	817b      	strh	r3, [r7, #10]
 8002fca:	460b      	mov	r3, r1
 8002fcc:	813b      	strh	r3, [r7, #8]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002fd8:	b2db      	uxtb	r3, r3
 8002fda:	2b20      	cmp	r3, #32
 8002fdc:	f040 80f9 	bne.w	80031d2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <HAL_I2C_Mem_Write+0x34>
 8002fe6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d105      	bne.n	8002ff8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ff2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0ed      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d101      	bne.n	8003006 <HAL_I2C_Mem_Write+0x4e>
 8003002:	2302      	movs	r3, #2
 8003004:	e0e6      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2201      	movs	r2, #1
 800300a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800300e:	f7fe ffbf 	bl	8001f90 <HAL_GetTick>
 8003012:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	9300      	str	r3, [sp, #0]
 8003018:	2319      	movs	r3, #25
 800301a:	2201      	movs	r2, #1
 800301c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f000 fac3 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0d1      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2221      	movs	r2, #33	; 0x21
 8003034:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2240      	movs	r2, #64	; 0x40
 800303c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a3a      	ldr	r2, [r7, #32]
 800304a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003050:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003058:	88f8      	ldrh	r0, [r7, #6]
 800305a:	893a      	ldrh	r2, [r7, #8]
 800305c:	8979      	ldrh	r1, [r7, #10]
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	9301      	str	r3, [sp, #4]
 8003062:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	4603      	mov	r3, r0
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 f9d3 	bl	8003414 <I2C_RequestMemoryWrite>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d005      	beq.n	8003080 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e0a9      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003084:	b29b      	uxth	r3, r3
 8003086:	2bff      	cmp	r3, #255	; 0xff
 8003088:	d90e      	bls.n	80030a8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	22ff      	movs	r2, #255	; 0xff
 800308e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003094:	b2da      	uxtb	r2, r3
 8003096:	8979      	ldrh	r1, [r7, #10]
 8003098:	2300      	movs	r3, #0
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fba5 	bl	80037f0 <I2C_TransferConfig>
 80030a6:	e00f      	b.n	80030c8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	8979      	ldrh	r1, [r7, #10]
 80030ba:	2300      	movs	r3, #0
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f000 fb94 	bl	80037f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030c8:	697a      	ldr	r2, [r7, #20]
 80030ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 faad 	bl	800362c <I2C_WaitOnTXISFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e07b      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003110:	b29b      	uxth	r3, r3
 8003112:	2b00      	cmp	r3, #0
 8003114:	d034      	beq.n	8003180 <HAL_I2C_Mem_Write+0x1c8>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311a:	2b00      	cmp	r3, #0
 800311c:	d130      	bne.n	8003180 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003124:	2200      	movs	r2, #0
 8003126:	2180      	movs	r1, #128	; 0x80
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 fa3f 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 800312e:	4603      	mov	r3, r0
 8003130:	2b00      	cmp	r3, #0
 8003132:	d001      	beq.n	8003138 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e04d      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800313c:	b29b      	uxth	r3, r3
 800313e:	2bff      	cmp	r3, #255	; 0xff
 8003140:	d90e      	bls.n	8003160 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	22ff      	movs	r2, #255	; 0xff
 8003146:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800314c:	b2da      	uxtb	r2, r3
 800314e:	8979      	ldrh	r1, [r7, #10]
 8003150:	2300      	movs	r3, #0
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 fb49 	bl	80037f0 <I2C_TransferConfig>
 800315e:	e00f      	b.n	8003180 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316e:	b2da      	uxtb	r2, r3
 8003170:	8979      	ldrh	r1, [r7, #10]
 8003172:	2300      	movs	r3, #0
 8003174:	9300      	str	r3, [sp, #0]
 8003176:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 fb38 	bl	80037f0 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d19e      	bne.n	80030c8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800318e:	68f8      	ldr	r0, [r7, #12]
 8003190:	f000 fa8c 	bl	80036ac <I2C_WaitOnSTOPFlagUntilTimeout>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d001      	beq.n	800319e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e01a      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	2220      	movs	r2, #32
 80031a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6859      	ldr	r1, [r3, #4]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	4b0a      	ldr	r3, [pc, #40]	; (80031dc <HAL_I2C_Mem_Write+0x224>)
 80031b2:	400b      	ands	r3, r1
 80031b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031ce:	2300      	movs	r3, #0
 80031d0:	e000      	b.n	80031d4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80031d2:	2302      	movs	r3, #2
  }
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	fe00e800 	.word	0xfe00e800

080031e0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b088      	sub	sp, #32
 80031e4:	af02      	add	r7, sp, #8
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	4608      	mov	r0, r1
 80031ea:	4611      	mov	r1, r2
 80031ec:	461a      	mov	r2, r3
 80031ee:	4603      	mov	r3, r0
 80031f0:	817b      	strh	r3, [r7, #10]
 80031f2:	460b      	mov	r3, r1
 80031f4:	813b      	strh	r3, [r7, #8]
 80031f6:	4613      	mov	r3, r2
 80031f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b20      	cmp	r3, #32
 8003204:	f040 80fd 	bne.w	8003402 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003208:	6a3b      	ldr	r3, [r7, #32]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d002      	beq.n	8003214 <HAL_I2C_Mem_Read+0x34>
 800320e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003210:	2b00      	cmp	r3, #0
 8003212:	d105      	bne.n	8003220 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f44f 7200 	mov.w	r2, #512	; 0x200
 800321a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e0f1      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_I2C_Mem_Read+0x4e>
 800322a:	2302      	movs	r3, #2
 800322c:	e0ea      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003236:	f7fe feab 	bl	8001f90 <HAL_GetTick>
 800323a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	9300      	str	r3, [sp, #0]
 8003240:	2319      	movs	r3, #25
 8003242:	2201      	movs	r2, #1
 8003244:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003248:	68f8      	ldr	r0, [r7, #12]
 800324a:	f000 f9af 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d001      	beq.n	8003258 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e0d5      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2222      	movs	r2, #34	; 0x22
 800325c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2240      	movs	r2, #64	; 0x40
 8003264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2200      	movs	r2, #0
 800326c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a3a      	ldr	r2, [r7, #32]
 8003272:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003278:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003280:	88f8      	ldrh	r0, [r7, #6]
 8003282:	893a      	ldrh	r2, [r7, #8]
 8003284:	8979      	ldrh	r1, [r7, #10]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	9301      	str	r3, [sp, #4]
 800328a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	4603      	mov	r3, r0
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 f913 	bl	80034bc <I2C_RequestMemoryRead>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d005      	beq.n	80032a8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e0ad      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	2bff      	cmp	r3, #255	; 0xff
 80032b0:	d90e      	bls.n	80032d0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	22ff      	movs	r2, #255	; 0xff
 80032b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	8979      	ldrh	r1, [r7, #10]
 80032c0:	4b52      	ldr	r3, [pc, #328]	; (800340c <HAL_I2C_Mem_Read+0x22c>)
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 fa91 	bl	80037f0 <I2C_TransferConfig>
 80032ce:	e00f      	b.n	80032f0 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032de:	b2da      	uxtb	r2, r3
 80032e0:	8979      	ldrh	r1, [r7, #10]
 80032e2:	4b4a      	ldr	r3, [pc, #296]	; (800340c <HAL_I2C_Mem_Read+0x22c>)
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 fa80 	bl	80037f0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f6:	2200      	movs	r2, #0
 80032f8:	2104      	movs	r1, #4
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f000 f956 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e07c      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	b2d2      	uxtb	r2, r2
 8003316:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331c:	1c5a      	adds	r2, r3, #1
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003332:	b29b      	uxth	r3, r3
 8003334:	3b01      	subs	r3, #1
 8003336:	b29a      	uxth	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003340:	b29b      	uxth	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d034      	beq.n	80033b0 <HAL_I2C_Mem_Read+0x1d0>
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800334a:	2b00      	cmp	r3, #0
 800334c:	d130      	bne.n	80033b0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	9300      	str	r3, [sp, #0]
 8003352:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003354:	2200      	movs	r2, #0
 8003356:	2180      	movs	r1, #128	; 0x80
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f000 f927 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e04d      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800336c:	b29b      	uxth	r3, r3
 800336e:	2bff      	cmp	r3, #255	; 0xff
 8003370:	d90e      	bls.n	8003390 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	22ff      	movs	r2, #255	; 0xff
 8003376:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337c:	b2da      	uxtb	r2, r3
 800337e:	8979      	ldrh	r1, [r7, #10]
 8003380:	2300      	movs	r3, #0
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 fa31 	bl	80037f0 <I2C_TransferConfig>
 800338e:	e00f      	b.n	80033b0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003394:	b29a      	uxth	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339e:	b2da      	uxtb	r2, r3
 80033a0:	8979      	ldrh	r1, [r7, #10]
 80033a2:	2300      	movs	r3, #0
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	f000 fa20 	bl	80037f0 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d19a      	bne.n	80032f0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 f974 	bl	80036ac <I2C_WaitOnSTOPFlagUntilTimeout>
 80033c4:	4603      	mov	r3, r0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d001      	beq.n	80033ce <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e01a      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2220      	movs	r2, #32
 80033d4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6859      	ldr	r1, [r3, #4]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	4b0b      	ldr	r3, [pc, #44]	; (8003410 <HAL_I2C_Mem_Read+0x230>)
 80033e2:	400b      	ands	r3, r1
 80033e4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2220      	movs	r2, #32
 80033ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	e000      	b.n	8003404 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003402:	2302      	movs	r3, #2
  }
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}
 800340c:	80002400 	.word	0x80002400
 8003410:	fe00e800 	.word	0xfe00e800

08003414 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b086      	sub	sp, #24
 8003418:	af02      	add	r7, sp, #8
 800341a:	60f8      	str	r0, [r7, #12]
 800341c:	4608      	mov	r0, r1
 800341e:	4611      	mov	r1, r2
 8003420:	461a      	mov	r2, r3
 8003422:	4603      	mov	r3, r0
 8003424:	817b      	strh	r3, [r7, #10]
 8003426:	460b      	mov	r3, r1
 8003428:	813b      	strh	r3, [r7, #8]
 800342a:	4613      	mov	r3, r2
 800342c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800342e:	88fb      	ldrh	r3, [r7, #6]
 8003430:	b2da      	uxtb	r2, r3
 8003432:	8979      	ldrh	r1, [r7, #10]
 8003434:	4b20      	ldr	r3, [pc, #128]	; (80034b8 <I2C_RequestMemoryWrite+0xa4>)
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f9d7 	bl	80037f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003442:	69fa      	ldr	r2, [r7, #28]
 8003444:	69b9      	ldr	r1, [r7, #24]
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 f8f0 	bl	800362c <I2C_WaitOnTXISFlagUntilTimeout>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e02c      	b.n	80034b0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003456:	88fb      	ldrh	r3, [r7, #6]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d105      	bne.n	8003468 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800345c:	893b      	ldrh	r3, [r7, #8]
 800345e:	b2da      	uxtb	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	629a      	str	r2, [r3, #40]	; 0x28
 8003466:	e015      	b.n	8003494 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003468:	893b      	ldrh	r3, [r7, #8]
 800346a:	0a1b      	lsrs	r3, r3, #8
 800346c:	b29b      	uxth	r3, r3
 800346e:	b2da      	uxtb	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003476:	69fa      	ldr	r2, [r7, #28]
 8003478:	69b9      	ldr	r1, [r7, #24]
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f8d6 	bl	800362c <I2C_WaitOnTXISFlagUntilTimeout>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e012      	b.n	80034b0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800348a:	893b      	ldrh	r3, [r7, #8]
 800348c:	b2da      	uxtb	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	2200      	movs	r2, #0
 800349c:	2180      	movs	r1, #128	; 0x80
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 f884 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e000      	b.n	80034b0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3710      	adds	r7, #16
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	80002000 	.word	0x80002000

080034bc <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	4608      	mov	r0, r1
 80034c6:	4611      	mov	r1, r2
 80034c8:	461a      	mov	r2, r3
 80034ca:	4603      	mov	r3, r0
 80034cc:	817b      	strh	r3, [r7, #10]
 80034ce:	460b      	mov	r3, r1
 80034d0:	813b      	strh	r3, [r7, #8]
 80034d2:	4613      	mov	r3, r2
 80034d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80034d6:	88fb      	ldrh	r3, [r7, #6]
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	8979      	ldrh	r1, [r7, #10]
 80034dc:	4b20      	ldr	r3, [pc, #128]	; (8003560 <I2C_RequestMemoryRead+0xa4>)
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	2300      	movs	r3, #0
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 f984 	bl	80037f0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034e8:	69fa      	ldr	r2, [r7, #28]
 80034ea:	69b9      	ldr	r1, [r7, #24]
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f000 f89d 	bl	800362c <I2C_WaitOnTXISFlagUntilTimeout>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e02c      	b.n	8003556 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034fc:	88fb      	ldrh	r3, [r7, #6]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d105      	bne.n	800350e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003502:	893b      	ldrh	r3, [r7, #8]
 8003504:	b2da      	uxtb	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	629a      	str	r2, [r3, #40]	; 0x28
 800350c:	e015      	b.n	800353a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800350e:	893b      	ldrh	r3, [r7, #8]
 8003510:	0a1b      	lsrs	r3, r3, #8
 8003512:	b29b      	uxth	r3, r3
 8003514:	b2da      	uxtb	r2, r3
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800351c:	69fa      	ldr	r2, [r7, #28]
 800351e:	69b9      	ldr	r1, [r7, #24]
 8003520:	68f8      	ldr	r0, [r7, #12]
 8003522:	f000 f883 	bl	800362c <I2C_WaitOnTXISFlagUntilTimeout>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e012      	b.n	8003556 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003530:	893b      	ldrh	r3, [r7, #8]
 8003532:	b2da      	uxtb	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	69bb      	ldr	r3, [r7, #24]
 8003540:	2200      	movs	r2, #0
 8003542:	2140      	movs	r1, #64	; 0x40
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 f831 	bl	80035ac <I2C_WaitOnFlagUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	4618      	mov	r0, r3
 8003558:	3710      	adds	r7, #16
 800355a:	46bd      	mov	sp, r7
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	80002000 	.word	0x80002000

08003564 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b02      	cmp	r3, #2
 8003578:	d103      	bne.n	8003582 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2200      	movs	r2, #0
 8003580:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	699b      	ldr	r3, [r3, #24]
 8003588:	f003 0301 	and.w	r3, r3, #1
 800358c:	2b01      	cmp	r3, #1
 800358e:	d007      	beq.n	80035a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f042 0201 	orr.w	r2, r2, #1
 800359e:	619a      	str	r2, [r3, #24]
  }
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	4613      	mov	r3, r2
 80035ba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035bc:	e022      	b.n	8003604 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d01e      	beq.n	8003604 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c6:	f7fe fce3 	bl	8001f90 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d302      	bcc.n	80035dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d113      	bne.n	8003604 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e0:	f043 0220 	orr.w	r2, r3, #32
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e00f      	b.n	8003624 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	699a      	ldr	r2, [r3, #24]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	4013      	ands	r3, r2
 800360e:	68ba      	ldr	r2, [r7, #8]
 8003610:	429a      	cmp	r2, r3
 8003612:	bf0c      	ite	eq
 8003614:	2301      	moveq	r3, #1
 8003616:	2300      	movne	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	461a      	mov	r2, r3
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	429a      	cmp	r2, r3
 8003620:	d0cd      	beq.n	80035be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003638:	e02c      	b.n	8003694 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 f870 	bl	8003724 <I2C_IsAcknowledgeFailed>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e02a      	b.n	80036a4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003654:	d01e      	beq.n	8003694 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003656:	f7fe fc9b 	bl	8001f90 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	68ba      	ldr	r2, [r7, #8]
 8003662:	429a      	cmp	r2, r3
 8003664:	d302      	bcc.n	800366c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d113      	bne.n	8003694 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003670:	f043 0220 	orr.w	r2, r3, #32
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e007      	b.n	80036a4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699b      	ldr	r3, [r3, #24]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d1cb      	bne.n	800363a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80036a2:	2300      	movs	r3, #0
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3710      	adds	r7, #16
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036b8:	e028      	b.n	800370c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	f000 f830 	bl	8003724 <I2C_IsAcknowledgeFailed>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e026      	b.n	800371c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ce:	f7fe fc5f 	bl	8001f90 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d302      	bcc.n	80036e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d113      	bne.n	800370c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e8:	f043 0220 	orr.w	r2, r3, #32
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2220      	movs	r2, #32
 80036f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e007      	b.n	800371c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	f003 0320 	and.w	r3, r3, #32
 8003716:	2b20      	cmp	r3, #32
 8003718:	d1cf      	bne.n	80036ba <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f003 0310 	and.w	r3, r3, #16
 800373a:	2b10      	cmp	r3, #16
 800373c:	d151      	bne.n	80037e2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800373e:	e022      	b.n	8003786 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003746:	d01e      	beq.n	8003786 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003748:	f7fe fc22 	bl	8001f90 <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	68ba      	ldr	r2, [r7, #8]
 8003754:	429a      	cmp	r2, r3
 8003756:	d302      	bcc.n	800375e <I2C_IsAcknowledgeFailed+0x3a>
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d113      	bne.n	8003786 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003762:	f043 0220 	orr.w	r2, r3, #32
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2220      	movs	r2, #32
 800376e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e02e      	b.n	80037e4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	f003 0320 	and.w	r3, r3, #32
 8003790:	2b20      	cmp	r3, #32
 8003792:	d1d5      	bne.n	8003740 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2210      	movs	r2, #16
 800379a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2220      	movs	r2, #32
 80037a2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80037a4:	68f8      	ldr	r0, [r7, #12]
 80037a6:	f7ff fedd 	bl	8003564 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	6859      	ldr	r1, [r3, #4]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <I2C_IsAcknowledgeFailed+0xc8>)
 80037b6:	400b      	ands	r3, r1
 80037b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037be:	f043 0204 	orr.w	r2, r3, #4
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2220      	movs	r2, #32
 80037ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e000      	b.n	80037e4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3710      	adds	r7, #16
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	fe00e800 	.word	0xfe00e800

080037f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b085      	sub	sp, #20
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	607b      	str	r3, [r7, #4]
 80037fa:	460b      	mov	r3, r1
 80037fc:	817b      	strh	r3, [r7, #10]
 80037fe:	4613      	mov	r3, r2
 8003800:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	0d5b      	lsrs	r3, r3, #21
 800380c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003810:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <I2C_TransferConfig+0x58>)
 8003812:	430b      	orrs	r3, r1
 8003814:	43db      	mvns	r3, r3
 8003816:	ea02 0103 	and.w	r1, r2, r3
 800381a:	897b      	ldrh	r3, [r7, #10]
 800381c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003820:	7a7b      	ldrb	r3, [r7, #9]
 8003822:	041b      	lsls	r3, r3, #16
 8003824:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003828:	431a      	orrs	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	431a      	orrs	r2, r3
 800382e:	69bb      	ldr	r3, [r7, #24]
 8003830:	431a      	orrs	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	430a      	orrs	r2, r1
 8003838:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800383a:	bf00      	nop
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	03ff63ff 	.word	0x03ff63ff

0800384c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b20      	cmp	r3, #32
 8003860:	d138      	bne.n	80038d4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003868:	2b01      	cmp	r3, #1
 800386a:	d101      	bne.n	8003870 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800386c:	2302      	movs	r3, #2
 800386e:	e032      	b.n	80038d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2224      	movs	r2, #36	; 0x24
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0201 	bic.w	r2, r2, #1
 800388e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800389e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6819      	ldr	r1, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	430a      	orrs	r2, r1
 80038ae:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0201 	orr.w	r2, r2, #1
 80038be:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80038d0:	2300      	movs	r3, #0
 80038d2:	e000      	b.n	80038d6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038d4:	2302      	movs	r3, #2
  }
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr

080038e2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b085      	sub	sp, #20
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
 80038ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b20      	cmp	r3, #32
 80038f6:	d139      	bne.n	800396c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d101      	bne.n	8003906 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003902:	2302      	movs	r3, #2
 8003904:	e033      	b.n	800396e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2224      	movs	r2, #36	; 0x24
 8003912:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003934:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	021b      	lsls	r3, r3, #8
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	4313      	orrs	r3, r2
 800393e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0201 	orr.w	r2, r2, #1
 8003956:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003968:	2300      	movs	r3, #0
 800396a:	e000      	b.n	800396e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800396c:	2302      	movs	r3, #2
  }
}
 800396e:	4618      	mov	r0, r3
 8003970:	3714      	adds	r7, #20
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
	...

0800397c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003980:	4b0d      	ldr	r3, [pc, #52]	; (80039b8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003988:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800398c:	d102      	bne.n	8003994 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800398e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003992:	e00b      	b.n	80039ac <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003994:	4b08      	ldr	r3, [pc, #32]	; (80039b8 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003996:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800399a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800399e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039a2:	d102      	bne.n	80039aa <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80039a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039a8:	e000      	b.n	80039ac <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80039aa:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	40007000 	.word	0x40007000

080039bc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80039bc:	b480      	push	{r7}
 80039be:	b085      	sub	sp, #20
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d141      	bne.n	8003a4e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039ca:	4b4b      	ldr	r3, [pc, #300]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80039d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039d6:	d131      	bne.n	8003a3c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039d8:	4b47      	ldr	r3, [pc, #284]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039de:	4a46      	ldr	r2, [pc, #280]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039e8:	4b43      	ldr	r3, [pc, #268]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80039f0:	4a41      	ldr	r2, [pc, #260]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80039f8:	4b40      	ldr	r3, [pc, #256]	; (8003afc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2232      	movs	r2, #50	; 0x32
 80039fe:	fb02 f303 	mul.w	r3, r2, r3
 8003a02:	4a3f      	ldr	r2, [pc, #252]	; (8003b00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a04:	fba2 2303 	umull	r2, r3, r2, r3
 8003a08:	0c9b      	lsrs	r3, r3, #18
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a0e:	e002      	b.n	8003a16 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a16:	4b38      	ldr	r3, [pc, #224]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a22:	d102      	bne.n	8003a2a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f2      	bne.n	8003a10 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a2a:	4b33      	ldr	r3, [pc, #204]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a36:	d158      	bne.n	8003aea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e057      	b.n	8003aec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a3c:	4b2e      	ldr	r3, [pc, #184]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a42:	4a2d      	ldr	r2, [pc, #180]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a4c:	e04d      	b.n	8003aea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a54:	d141      	bne.n	8003ada <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a56:	4b28      	ldr	r3, [pc, #160]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a62:	d131      	bne.n	8003ac8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a64:	4b24      	ldr	r3, [pc, #144]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a6a:	4a23      	ldr	r2, [pc, #140]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a74:	4b20      	ldr	r3, [pc, #128]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a7c:	4a1e      	ldr	r2, [pc, #120]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003a84:	4b1d      	ldr	r3, [pc, #116]	; (8003afc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2232      	movs	r2, #50	; 0x32
 8003a8a:	fb02 f303 	mul.w	r3, r2, r3
 8003a8e:	4a1c      	ldr	r2, [pc, #112]	; (8003b00 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a90:	fba2 2303 	umull	r2, r3, r2, r3
 8003a94:	0c9b      	lsrs	r3, r3, #18
 8003a96:	3301      	adds	r3, #1
 8003a98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a9a:	e002      	b.n	8003aa2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003aa2:	4b15      	ldr	r3, [pc, #84]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aae:	d102      	bne.n	8003ab6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f2      	bne.n	8003a9c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ab6:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ac2:	d112      	bne.n	8003aea <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e011      	b.n	8003aec <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ac8:	4b0b      	ldr	r3, [pc, #44]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ace:	4a0a      	ldr	r2, [pc, #40]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003ad8:	e007      	b.n	8003aea <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ada:	4b07      	ldr	r3, [pc, #28]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ae2:	4a05      	ldr	r2, [pc, #20]	; (8003af8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ae8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	40007000 	.word	0x40007000
 8003afc:	20000034 	.word	0x20000034
 8003b00:	431bde83 	.word	0x431bde83

08003b04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b088      	sub	sp, #32
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d102      	bne.n	8003b18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	f000 bc16 	b.w	8004344 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b18:	4ba0      	ldr	r3, [pc, #640]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	f003 030c 	and.w	r3, r3, #12
 8003b20:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003b22:	4b9e      	ldr	r3, [pc, #632]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f003 0303 	and.w	r3, r3, #3
 8003b2a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0310 	and.w	r3, r3, #16
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 80e4 	beq.w	8003d02 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b3a:	69bb      	ldr	r3, [r7, #24]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d007      	beq.n	8003b50 <HAL_RCC_OscConfig+0x4c>
 8003b40:	69bb      	ldr	r3, [r7, #24]
 8003b42:	2b0c      	cmp	r3, #12
 8003b44:	f040 808b 	bne.w	8003c5e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	f040 8087 	bne.w	8003c5e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b50:	4b92      	ldr	r3, [pc, #584]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d005      	beq.n	8003b68 <HAL_RCC_OscConfig+0x64>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d101      	bne.n	8003b68 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e3ed      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6a1a      	ldr	r2, [r3, #32]
 8003b6c:	4b8b      	ldr	r3, [pc, #556]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0308 	and.w	r3, r3, #8
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d004      	beq.n	8003b82 <HAL_RCC_OscConfig+0x7e>
 8003b78:	4b88      	ldr	r3, [pc, #544]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b80:	e005      	b.n	8003b8e <HAL_RCC_OscConfig+0x8a>
 8003b82:	4b86      	ldr	r3, [pc, #536]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003b84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b88:	091b      	lsrs	r3, r3, #4
 8003b8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d223      	bcs.n	8003bda <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	4618      	mov	r0, r3
 8003b98:	f000 fdc8 	bl	800472c <RCC_SetFlashLatencyFromMSIRange>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e3ce      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ba6:	4b7d      	ldr	r3, [pc, #500]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a7c      	ldr	r2, [pc, #496]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bac:	f043 0308 	orr.w	r3, r3, #8
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	4b7a      	ldr	r3, [pc, #488]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	4977      	ldr	r1, [pc, #476]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bc4:	4b75      	ldr	r3, [pc, #468]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	69db      	ldr	r3, [r3, #28]
 8003bd0:	021b      	lsls	r3, r3, #8
 8003bd2:	4972      	ldr	r1, [pc, #456]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	604b      	str	r3, [r1, #4]
 8003bd8:	e025      	b.n	8003c26 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bda:	4b70      	ldr	r3, [pc, #448]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a6f      	ldr	r2, [pc, #444]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003be0:	f043 0308 	orr.w	r3, r3, #8
 8003be4:	6013      	str	r3, [r2, #0]
 8003be6:	4b6d      	ldr	r3, [pc, #436]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	496a      	ldr	r1, [pc, #424]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bf8:	4b68      	ldr	r3, [pc, #416]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	4965      	ldr	r1, [pc, #404]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d109      	bne.n	8003c26 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fd88 	bl	800472c <RCC_SetFlashLatencyFromMSIRange>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e38e      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c26:	f000 fcbf 	bl	80045a8 <HAL_RCC_GetSysClockFreq>
 8003c2a:	4601      	mov	r1, r0
 8003c2c:	4b5b      	ldr	r3, [pc, #364]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	091b      	lsrs	r3, r3, #4
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	4a5a      	ldr	r2, [pc, #360]	; (8003da0 <HAL_RCC_OscConfig+0x29c>)
 8003c38:	5cd3      	ldrb	r3, [r2, r3]
 8003c3a:	f003 031f 	and.w	r3, r3, #31
 8003c3e:	fa21 f303 	lsr.w	r3, r1, r3
 8003c42:	4a58      	ldr	r2, [pc, #352]	; (8003da4 <HAL_RCC_OscConfig+0x2a0>)
 8003c44:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c46:	4b58      	ldr	r3, [pc, #352]	; (8003da8 <HAL_RCC_OscConfig+0x2a4>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe f950 	bl	8001ef0 <HAL_InitTick>
 8003c50:	4603      	mov	r3, r0
 8003c52:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d052      	beq.n	8003d00 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003c5a:	7bfb      	ldrb	r3, [r7, #15]
 8003c5c:	e372      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d032      	beq.n	8003ccc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c66:	4b4d      	ldr	r3, [pc, #308]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a4c      	ldr	r2, [pc, #304]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c6c:	f043 0301 	orr.w	r3, r3, #1
 8003c70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c72:	f7fe f98d 	bl	8001f90 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c7a:	f7fe f989 	bl	8001f90 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e35b      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c8c:	4b43      	ldr	r3, [pc, #268]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c98:	4b40      	ldr	r3, [pc, #256]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a3f      	ldr	r2, [pc, #252]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003c9e:	f043 0308 	orr.w	r3, r3, #8
 8003ca2:	6013      	str	r3, [r2, #0]
 8003ca4:	4b3d      	ldr	r3, [pc, #244]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6a1b      	ldr	r3, [r3, #32]
 8003cb0:	493a      	ldr	r1, [pc, #232]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cb6:	4b39      	ldr	r3, [pc, #228]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	69db      	ldr	r3, [r3, #28]
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	4935      	ldr	r1, [pc, #212]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	604b      	str	r3, [r1, #4]
 8003cca:	e01a      	b.n	8003d02 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ccc:	4b33      	ldr	r3, [pc, #204]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a32      	ldr	r2, [pc, #200]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003cd2:	f023 0301 	bic.w	r3, r3, #1
 8003cd6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cd8:	f7fe f95a 	bl	8001f90 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ce0:	f7fe f956 	bl	8001f90 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e328      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cf2:	4b2a      	ldr	r3, [pc, #168]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f0      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x1dc>
 8003cfe:	e000      	b.n	8003d02 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d00:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d073      	beq.n	8003df6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	2b08      	cmp	r3, #8
 8003d12:	d005      	beq.n	8003d20 <HAL_RCC_OscConfig+0x21c>
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	2b0c      	cmp	r3, #12
 8003d18:	d10e      	bne.n	8003d38 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	2b03      	cmp	r3, #3
 8003d1e:	d10b      	bne.n	8003d38 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d20:	4b1e      	ldr	r3, [pc, #120]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d063      	beq.n	8003df4 <HAL_RCC_OscConfig+0x2f0>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d15f      	bne.n	8003df4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e305      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d40:	d106      	bne.n	8003d50 <HAL_RCC_OscConfig+0x24c>
 8003d42:	4b16      	ldr	r3, [pc, #88]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a15      	ldr	r2, [pc, #84]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d4c:	6013      	str	r3, [r2, #0]
 8003d4e:	e01d      	b.n	8003d8c <HAL_RCC_OscConfig+0x288>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d58:	d10c      	bne.n	8003d74 <HAL_RCC_OscConfig+0x270>
 8003d5a:	4b10      	ldr	r3, [pc, #64]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a0f      	ldr	r2, [pc, #60]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d64:	6013      	str	r3, [r2, #0]
 8003d66:	4b0d      	ldr	r3, [pc, #52]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a0c      	ldr	r2, [pc, #48]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d70:	6013      	str	r3, [r2, #0]
 8003d72:	e00b      	b.n	8003d8c <HAL_RCC_OscConfig+0x288>
 8003d74:	4b09      	ldr	r3, [pc, #36]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a08      	ldr	r2, [pc, #32]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d7e:	6013      	str	r3, [r2, #0]
 8003d80:	4b06      	ldr	r3, [pc, #24]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a05      	ldr	r2, [pc, #20]	; (8003d9c <HAL_RCC_OscConfig+0x298>)
 8003d86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d01b      	beq.n	8003dcc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d94:	f7fe f8fc 	bl	8001f90 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d9a:	e010      	b.n	8003dbe <HAL_RCC_OscConfig+0x2ba>
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	080071d4 	.word	0x080071d4
 8003da4:	20000034 	.word	0x20000034
 8003da8:	20000038 	.word	0x20000038
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dac:	f7fe f8f0 	bl	8001f90 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b64      	cmp	r3, #100	; 0x64
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e2c2      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dbe:	4baf      	ldr	r3, [pc, #700]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d0f0      	beq.n	8003dac <HAL_RCC_OscConfig+0x2a8>
 8003dca:	e014      	b.n	8003df6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dcc:	f7fe f8e0 	bl	8001f90 <HAL_GetTick>
 8003dd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd4:	f7fe f8dc 	bl	8001f90 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	; 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e2ae      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003de6:	4ba5      	ldr	r3, [pc, #660]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x2d0>
 8003df2:	e000      	b.n	8003df6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d060      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b04      	cmp	r3, #4
 8003e06:	d005      	beq.n	8003e14 <HAL_RCC_OscConfig+0x310>
 8003e08:	69bb      	ldr	r3, [r7, #24]
 8003e0a:	2b0c      	cmp	r3, #12
 8003e0c:	d119      	bne.n	8003e42 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d116      	bne.n	8003e42 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e14:	4b99      	ldr	r3, [pc, #612]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_OscConfig+0x328>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e28b      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2c:	4b93      	ldr	r3, [pc, #588]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	061b      	lsls	r3, r3, #24
 8003e3a:	4990      	ldr	r1, [pc, #576]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e40:	e040      	b.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d023      	beq.n	8003e92 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e4a:	4b8c      	ldr	r3, [pc, #560]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	4a8b      	ldr	r2, [pc, #556]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e56:	f7fe f89b 	bl	8001f90 <HAL_GetTick>
 8003e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e5e:	f7fe f897 	bl	8001f90 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e269      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e70:	4b82      	ldr	r3, [pc, #520]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e7c:	4b7f      	ldr	r3, [pc, #508]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	061b      	lsls	r3, r3, #24
 8003e8a:	497c      	ldr	r1, [pc, #496]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e8c:	4313      	orrs	r3, r2
 8003e8e:	604b      	str	r3, [r1, #4]
 8003e90:	e018      	b.n	8003ec4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e92:	4b7a      	ldr	r3, [pc, #488]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a79      	ldr	r2, [pc, #484]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003e98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e9e:	f7fe f877 	bl	8001f90 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea6:	f7fe f873 	bl	8001f90 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e245      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eb8:	4b70      	ldr	r3, [pc, #448]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0308 	and.w	r3, r3, #8
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d03c      	beq.n	8003f4a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d01c      	beq.n	8003f12 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ed8:	4b68      	ldr	r3, [pc, #416]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ede:	4a67      	ldr	r2, [pc, #412]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee8:	f7fe f852 	bl	8001f90 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ef0:	f7fe f84e 	bl	8001f90 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e220      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f02:	4b5e      	ldr	r3, [pc, #376]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f04:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0ef      	beq.n	8003ef0 <HAL_RCC_OscConfig+0x3ec>
 8003f10:	e01b      	b.n	8003f4a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f12:	4b5a      	ldr	r3, [pc, #360]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f18:	4a58      	ldr	r2, [pc, #352]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f1a:	f023 0301 	bic.w	r3, r3, #1
 8003f1e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f22:	f7fe f835 	bl	8001f90 <HAL_GetTick>
 8003f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f2a:	f7fe f831 	bl	8001f90 <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	693b      	ldr	r3, [r7, #16]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e203      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f3c:	4b4f      	ldr	r3, [pc, #316]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1ef      	bne.n	8003f2a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0304 	and.w	r3, r3, #4
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f000 80a6 	beq.w	80040a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f5c:	4b47      	ldr	r3, [pc, #284]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10d      	bne.n	8003f84 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f68:	4b44      	ldr	r3, [pc, #272]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f6c:	4a43      	ldr	r2, [pc, #268]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f72:	6593      	str	r3, [r2, #88]	; 0x58
 8003f74:	4b41      	ldr	r3, [pc, #260]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7c:	60bb      	str	r3, [r7, #8]
 8003f7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f80:	2301      	movs	r3, #1
 8003f82:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f84:	4b3e      	ldr	r3, [pc, #248]	; (8004080 <HAL_RCC_OscConfig+0x57c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d118      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f90:	4b3b      	ldr	r3, [pc, #236]	; (8004080 <HAL_RCC_OscConfig+0x57c>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a3a      	ldr	r2, [pc, #232]	; (8004080 <HAL_RCC_OscConfig+0x57c>)
 8003f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f9c:	f7fd fff8 	bl	8001f90 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa4:	f7fd fff4 	bl	8001f90 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e1c6      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fb6:	4b32      	ldr	r3, [pc, #200]	; (8004080 <HAL_RCC_OscConfig+0x57c>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0f0      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	2b01      	cmp	r3, #1
 8003fc8:	d108      	bne.n	8003fdc <HAL_RCC_OscConfig+0x4d8>
 8003fca:	4b2c      	ldr	r3, [pc, #176]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fd0:	4a2a      	ldr	r2, [pc, #168]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fda:	e024      	b.n	8004026 <HAL_RCC_OscConfig+0x522>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2b05      	cmp	r3, #5
 8003fe2:	d110      	bne.n	8004006 <HAL_RCC_OscConfig+0x502>
 8003fe4:	4b25      	ldr	r3, [pc, #148]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003fe6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fea:	4a24      	ldr	r2, [pc, #144]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003fec:	f043 0304 	orr.w	r3, r3, #4
 8003ff0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ff4:	4b21      	ldr	r3, [pc, #132]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffa:	4a20      	ldr	r2, [pc, #128]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8003ffc:	f043 0301 	orr.w	r3, r3, #1
 8004000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004004:	e00f      	b.n	8004026 <HAL_RCC_OscConfig+0x522>
 8004006:	4b1d      	ldr	r3, [pc, #116]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8004008:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800400c:	4a1b      	ldr	r2, [pc, #108]	; (800407c <HAL_RCC_OscConfig+0x578>)
 800400e:	f023 0301 	bic.w	r3, r3, #1
 8004012:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004016:	4b19      	ldr	r3, [pc, #100]	; (800407c <HAL_RCC_OscConfig+0x578>)
 8004018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800401c:	4a17      	ldr	r2, [pc, #92]	; (800407c <HAL_RCC_OscConfig+0x578>)
 800401e:	f023 0304 	bic.w	r3, r3, #4
 8004022:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d016      	beq.n	800405c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800402e:	f7fd ffaf 	bl	8001f90 <HAL_GetTick>
 8004032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004034:	e00a      	b.n	800404c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fd ffab 	bl	8001f90 <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	f241 3288 	movw	r2, #5000	; 0x1388
 8004044:	4293      	cmp	r3, r2
 8004046:	d901      	bls.n	800404c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e17b      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800404c:	4b0b      	ldr	r3, [pc, #44]	; (800407c <HAL_RCC_OscConfig+0x578>)
 800404e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0ed      	beq.n	8004036 <HAL_RCC_OscConfig+0x532>
 800405a:	e01a      	b.n	8004092 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800405c:	f7fd ff98 	bl	8001f90 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004062:	e00f      	b.n	8004084 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004064:	f7fd ff94 	bl	8001f90 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004072:	4293      	cmp	r3, r2
 8004074:	d906      	bls.n	8004084 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004076:	2303      	movs	r3, #3
 8004078:	e164      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
 800407a:	bf00      	nop
 800407c:	40021000 	.word	0x40021000
 8004080:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004084:	4ba8      	ldr	r3, [pc, #672]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1e8      	bne.n	8004064 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004092:	7ffb      	ldrb	r3, [r7, #31]
 8004094:	2b01      	cmp	r3, #1
 8004096:	d105      	bne.n	80040a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004098:	4ba3      	ldr	r3, [pc, #652]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 800409a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409c:	4aa2      	ldr	r2, [pc, #648]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 800409e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040a2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d03c      	beq.n	800412a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01c      	beq.n	80040f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80040b8:	4b9b      	ldr	r3, [pc, #620]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80040ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040be:	4a9a      	ldr	r2, [pc, #616]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80040c0:	f043 0301 	orr.w	r3, r3, #1
 80040c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c8:	f7fd ff62 	bl	8001f90 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040d0:	f7fd ff5e 	bl	8001f90 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e130      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040e2:	4b91      	ldr	r3, [pc, #580]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80040e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0ef      	beq.n	80040d0 <HAL_RCC_OscConfig+0x5cc>
 80040f0:	e01b      	b.n	800412a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040f2:	4b8d      	ldr	r3, [pc, #564]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80040f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040f8:	4a8b      	ldr	r2, [pc, #556]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004102:	f7fd ff45 	bl	8001f90 <HAL_GetTick>
 8004106:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004108:	e008      	b.n	800411c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800410a:	f7fd ff41 	bl	8001f90 <HAL_GetTick>
 800410e:	4602      	mov	r2, r0
 8004110:	693b      	ldr	r3, [r7, #16]
 8004112:	1ad3      	subs	r3, r2, r3
 8004114:	2b02      	cmp	r3, #2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e113      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800411c:	4b82      	ldr	r3, [pc, #520]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 800411e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1ef      	bne.n	800410a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 8107 	beq.w	8004342 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004138:	2b02      	cmp	r3, #2
 800413a:	f040 80cb 	bne.w	80042d4 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800413e:	4b7a      	ldr	r3, [pc, #488]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f003 0203 	and.w	r2, r3, #3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800414e:	429a      	cmp	r2, r3
 8004150:	d12c      	bne.n	80041ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415c:	3b01      	subs	r3, #1
 800415e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004160:	429a      	cmp	r2, r3
 8004162:	d123      	bne.n	80041ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800416e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004170:	429a      	cmp	r2, r3
 8004172:	d11b      	bne.n	80041ac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004180:	429a      	cmp	r2, r3
 8004182:	d113      	bne.n	80041ac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418e:	085b      	lsrs	r3, r3, #1
 8004190:	3b01      	subs	r3, #1
 8004192:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004194:	429a      	cmp	r2, r3
 8004196:	d109      	bne.n	80041ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a2:	085b      	lsrs	r3, r3, #1
 80041a4:	3b01      	subs	r3, #1
 80041a6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d06d      	beq.n	8004288 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	2b0c      	cmp	r3, #12
 80041b0:	d068      	beq.n	8004284 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80041b2:	4b5d      	ldr	r3, [pc, #372]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d105      	bne.n	80041ca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80041be:	4b5a      	ldr	r3, [pc, #360]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e0ba      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80041ce:	4b56      	ldr	r3, [pc, #344]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a55      	ldr	r2, [pc, #340]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80041d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041da:	f7fd fed9 	bl	8001f90 <HAL_GetTick>
 80041de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041e2:	f7fd fed5 	bl	8001f90 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e0a7      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041f4:	4b4c      	ldr	r3, [pc, #304]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1f0      	bne.n	80041e2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004200:	4b49      	ldr	r3, [pc, #292]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	4b49      	ldr	r3, [pc, #292]	; (800432c <HAL_RCC_OscConfig+0x828>)
 8004206:	4013      	ands	r3, r2
 8004208:	687a      	ldr	r2, [r7, #4]
 800420a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004210:	3a01      	subs	r2, #1
 8004212:	0112      	lsls	r2, r2, #4
 8004214:	4311      	orrs	r1, r2
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800421a:	0212      	lsls	r2, r2, #8
 800421c:	4311      	orrs	r1, r2
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004222:	0852      	lsrs	r2, r2, #1
 8004224:	3a01      	subs	r2, #1
 8004226:	0552      	lsls	r2, r2, #21
 8004228:	4311      	orrs	r1, r2
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800422e:	0852      	lsrs	r2, r2, #1
 8004230:	3a01      	subs	r2, #1
 8004232:	0652      	lsls	r2, r2, #25
 8004234:	4311      	orrs	r1, r2
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800423a:	06d2      	lsls	r2, r2, #27
 800423c:	430a      	orrs	r2, r1
 800423e:	493a      	ldr	r1, [pc, #232]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004240:	4313      	orrs	r3, r2
 8004242:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004244:	4b38      	ldr	r3, [pc, #224]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a37      	ldr	r2, [pc, #220]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 800424a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800424e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004250:	4b35      	ldr	r3, [pc, #212]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	4a34      	ldr	r2, [pc, #208]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004256:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800425a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800425c:	f7fd fe98 	bl	8001f90 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004264:	f7fd fe94 	bl	8001f90 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e066      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004276:	4b2c      	ldr	r3, [pc, #176]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d0f0      	beq.n	8004264 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004282:	e05e      	b.n	8004342 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e05d      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004288:	4b27      	ldr	r3, [pc, #156]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d156      	bne.n	8004342 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004294:	4b24      	ldr	r3, [pc, #144]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a23      	ldr	r2, [pc, #140]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 800429a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800429e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042a0:	4b21      	ldr	r3, [pc, #132]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	4a20      	ldr	r2, [pc, #128]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042ac:	f7fd fe70 	bl	8001f90 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042b2:	e008      	b.n	80042c6 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b4:	f7fd fe6c 	bl	8001f90 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d901      	bls.n	80042c6 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	e03e      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042c6:	4b18      	ldr	r3, [pc, #96]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0f0      	beq.n	80042b4 <HAL_RCC_OscConfig+0x7b0>
 80042d2:	e036      	b.n	8004342 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	2b0c      	cmp	r3, #12
 80042d8:	d031      	beq.n	800433e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042da:	4b13      	ldr	r3, [pc, #76]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a12      	ldr	r2, [pc, #72]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042e4:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80042e6:	4b10      	ldr	r3, [pc, #64]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d105      	bne.n	80042fe <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80042f2:	4b0d      	ldr	r3, [pc, #52]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	4a0c      	ldr	r2, [pc, #48]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 80042f8:	f023 0303 	bic.w	r3, r3, #3
 80042fc:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80042fe:	4b0a      	ldr	r3, [pc, #40]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	4a09      	ldr	r2, [pc, #36]	; (8004328 <HAL_RCC_OscConfig+0x824>)
 8004304:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004308:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800430c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430e:	f7fd fe3f 	bl	8001f90 <HAL_GetTick>
 8004312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004314:	e00c      	b.n	8004330 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004316:	f7fd fe3b 	bl	8001f90 <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	2b02      	cmp	r3, #2
 8004322:	d905      	bls.n	8004330 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8004324:	2303      	movs	r3, #3
 8004326:	e00d      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
 8004328:	40021000 	.word	0x40021000
 800432c:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004330:	4b06      	ldr	r3, [pc, #24]	; (800434c <HAL_RCC_OscConfig+0x848>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d1ec      	bne.n	8004316 <HAL_RCC_OscConfig+0x812>
 800433c:	e001      	b.n	8004342 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e000      	b.n	8004344 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3720      	adds	r7, #32
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40021000 	.word	0x40021000

08004350 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800435a:	2300      	movs	r3, #0
 800435c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d101      	bne.n	8004368 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e10f      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004368:	4b89      	ldr	r3, [pc, #548]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 030f 	and.w	r3, r3, #15
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d910      	bls.n	8004398 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004376:	4b86      	ldr	r3, [pc, #536]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f023 020f 	bic.w	r2, r3, #15
 800437e:	4984      	ldr	r1, [pc, #528]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	4313      	orrs	r3, r2
 8004384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004386:	4b82      	ldr	r3, [pc, #520]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d001      	beq.n	8004398 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e0f7      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0301 	and.w	r3, r3, #1
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8089 	beq.w	80044b8 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	2b03      	cmp	r3, #3
 80043ac:	d133      	bne.n	8004416 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043ae:	4b79      	ldr	r3, [pc, #484]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e0e4      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80043be:	f000 fa0f 	bl	80047e0 <RCC_GetSysClockFreqFromPLLSource>
 80043c2:	4602      	mov	r2, r0
 80043c4:	4b74      	ldr	r3, [pc, #464]	; (8004598 <HAL_RCC_ClockConfig+0x248>)
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d955      	bls.n	8004476 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80043ca:	4b72      	ldr	r3, [pc, #456]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10a      	bne.n	80043ec <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043d6:	4b6f      	ldr	r3, [pc, #444]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043de:	4a6d      	ldr	r2, [pc, #436]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80043e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043e6:	2380      	movs	r3, #128	; 0x80
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	e044      	b.n	8004476 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d03e      	beq.n	8004476 <HAL_RCC_ClockConfig+0x126>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d13a      	bne.n	8004476 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004400:	4b64      	ldr	r3, [pc, #400]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004408:	4a62      	ldr	r2, [pc, #392]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 800440a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800440e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	617b      	str	r3, [r7, #20]
 8004414:	e02f      	b.n	8004476 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b02      	cmp	r3, #2
 800441c:	d107      	bne.n	800442e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800441e:	4b5d      	ldr	r3, [pc, #372]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004426:	2b00      	cmp	r3, #0
 8004428:	d115      	bne.n	8004456 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e0ac      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d107      	bne.n	8004446 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004436:	4b57      	ldr	r3, [pc, #348]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0302 	and.w	r3, r3, #2
 800443e:	2b00      	cmp	r3, #0
 8004440:	d109      	bne.n	8004456 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e0a0      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004446:	4b53      	ldr	r3, [pc, #332]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e098      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004456:	f000 f8a7 	bl	80045a8 <HAL_RCC_GetSysClockFreq>
 800445a:	4602      	mov	r2, r0
 800445c:	4b4e      	ldr	r3, [pc, #312]	; (8004598 <HAL_RCC_ClockConfig+0x248>)
 800445e:	429a      	cmp	r2, r3
 8004460:	d909      	bls.n	8004476 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004462:	4b4c      	ldr	r3, [pc, #304]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800446a:	4a4a      	ldr	r2, [pc, #296]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 800446c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004470:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004472:	2380      	movs	r3, #128	; 0x80
 8004474:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004476:	4b47      	ldr	r3, [pc, #284]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	f023 0203 	bic.w	r2, r3, #3
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	4944      	ldr	r1, [pc, #272]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004484:	4313      	orrs	r3, r2
 8004486:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004488:	f7fd fd82 	bl	8001f90 <HAL_GetTick>
 800448c:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448e:	e00a      	b.n	80044a6 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004490:	f7fd fd7e 	bl	8001f90 <HAL_GetTick>
 8004494:	4602      	mov	r2, r0
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	f241 3288 	movw	r2, #5000	; 0x1388
 800449e:	4293      	cmp	r3, r2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e070      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a6:	4b3b      	ldr	r3, [pc, #236]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	f003 020c 	and.w	r2, r3, #12
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d1eb      	bne.n	8004490 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d009      	beq.n	80044d8 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044c4:	4b33      	ldr	r3, [pc, #204]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	4930      	ldr	r1, [pc, #192]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	608b      	str	r3, [r1, #8]
 80044d6:	e008      	b.n	80044ea <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	2b80      	cmp	r3, #128	; 0x80
 80044dc:	d105      	bne.n	80044ea <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80044de:	4b2d      	ldr	r3, [pc, #180]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	4a2c      	ldr	r2, [pc, #176]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 80044e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044e8:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044ea:	4b29      	ldr	r3, [pc, #164]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 030f 	and.w	r3, r3, #15
 80044f2:	683a      	ldr	r2, [r7, #0]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d210      	bcs.n	800451a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f8:	4b25      	ldr	r3, [pc, #148]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f023 020f 	bic.w	r2, r3, #15
 8004500:	4923      	ldr	r1, [pc, #140]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	4313      	orrs	r3, r2
 8004506:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004508:	4b21      	ldr	r3, [pc, #132]	; (8004590 <HAL_RCC_ClockConfig+0x240>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 030f 	and.w	r3, r3, #15
 8004510:	683a      	ldr	r2, [r7, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	d001      	beq.n	800451a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e036      	b.n	8004588 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 0304 	and.w	r3, r3, #4
 8004522:	2b00      	cmp	r3, #0
 8004524:	d008      	beq.n	8004538 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004526:	4b1b      	ldr	r3, [pc, #108]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	4918      	ldr	r1, [pc, #96]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004534:	4313      	orrs	r3, r2
 8004536:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0308 	and.w	r3, r3, #8
 8004540:	2b00      	cmp	r3, #0
 8004542:	d009      	beq.n	8004558 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004544:	4b13      	ldr	r3, [pc, #76]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	00db      	lsls	r3, r3, #3
 8004552:	4910      	ldr	r1, [pc, #64]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004554:	4313      	orrs	r3, r2
 8004556:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004558:	f000 f826 	bl	80045a8 <HAL_RCC_GetSysClockFreq>
 800455c:	4601      	mov	r1, r0
 800455e:	4b0d      	ldr	r3, [pc, #52]	; (8004594 <HAL_RCC_ClockConfig+0x244>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	091b      	lsrs	r3, r3, #4
 8004564:	f003 030f 	and.w	r3, r3, #15
 8004568:	4a0c      	ldr	r2, [pc, #48]	; (800459c <HAL_RCC_ClockConfig+0x24c>)
 800456a:	5cd3      	ldrb	r3, [r2, r3]
 800456c:	f003 031f 	and.w	r3, r3, #31
 8004570:	fa21 f303 	lsr.w	r3, r1, r3
 8004574:	4a0a      	ldr	r2, [pc, #40]	; (80045a0 <HAL_RCC_ClockConfig+0x250>)
 8004576:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004578:	4b0a      	ldr	r3, [pc, #40]	; (80045a4 <HAL_RCC_ClockConfig+0x254>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4618      	mov	r0, r3
 800457e:	f7fd fcb7 	bl	8001ef0 <HAL_InitTick>
 8004582:	4603      	mov	r3, r0
 8004584:	73fb      	strb	r3, [r7, #15]

  return status;
 8004586:	7bfb      	ldrb	r3, [r7, #15]
}
 8004588:	4618      	mov	r0, r3
 800458a:	3718      	adds	r7, #24
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40022000 	.word	0x40022000
 8004594:	40021000 	.word	0x40021000
 8004598:	04c4b400 	.word	0x04c4b400
 800459c:	080071d4 	.word	0x080071d4
 80045a0:	20000034 	.word	0x20000034
 80045a4:	20000038 	.word	0x20000038

080045a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b089      	sub	sp, #36	; 0x24
 80045ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80045ae:	2300      	movs	r3, #0
 80045b0:	61fb      	str	r3, [r7, #28]
 80045b2:	2300      	movs	r3, #0
 80045b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045b6:	4b3d      	ldr	r3, [pc, #244]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f003 030c 	and.w	r3, r3, #12
 80045be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045c0:	4b3a      	ldr	r3, [pc, #232]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	f003 0303 	and.w	r3, r3, #3
 80045c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d005      	beq.n	80045dc <HAL_RCC_GetSysClockFreq+0x34>
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	2b0c      	cmp	r3, #12
 80045d4:	d121      	bne.n	800461a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d11e      	bne.n	800461a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045dc:	4b33      	ldr	r3, [pc, #204]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0308 	and.w	r3, r3, #8
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d107      	bne.n	80045f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045e8:	4b30      	ldr	r3, [pc, #192]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 80045ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045ee:	0a1b      	lsrs	r3, r3, #8
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	61fb      	str	r3, [r7, #28]
 80045f6:	e005      	b.n	8004604 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045f8:	4b2c      	ldr	r3, [pc, #176]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	091b      	lsrs	r3, r3, #4
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004604:	4a2a      	ldr	r2, [pc, #168]	; (80046b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800460c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d10d      	bne.n	8004630 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004618:	e00a      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	2b04      	cmp	r3, #4
 800461e:	d102      	bne.n	8004626 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004620:	4b24      	ldr	r3, [pc, #144]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004622:	61bb      	str	r3, [r7, #24]
 8004624:	e004      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	2b08      	cmp	r3, #8
 800462a:	d101      	bne.n	8004630 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800462c:	4b22      	ldr	r3, [pc, #136]	; (80046b8 <HAL_RCC_GetSysClockFreq+0x110>)
 800462e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	2b0c      	cmp	r3, #12
 8004634:	d133      	bne.n	800469e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004636:	4b1d      	ldr	r3, [pc, #116]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	f003 0303 	and.w	r3, r3, #3
 800463e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	2b02      	cmp	r3, #2
 8004644:	d002      	beq.n	800464c <HAL_RCC_GetSysClockFreq+0xa4>
 8004646:	2b03      	cmp	r3, #3
 8004648:	d003      	beq.n	8004652 <HAL_RCC_GetSysClockFreq+0xaa>
 800464a:	e005      	b.n	8004658 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800464c:	4b19      	ldr	r3, [pc, #100]	; (80046b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 800464e:	617b      	str	r3, [r7, #20]
      break;
 8004650:	e005      	b.n	800465e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004652:	4b19      	ldr	r3, [pc, #100]	; (80046b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004654:	617b      	str	r3, [r7, #20]
      break;
 8004656:	e002      	b.n	800465e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	617b      	str	r3, [r7, #20]
      break;
 800465c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800465e:	4b13      	ldr	r3, [pc, #76]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	091b      	lsrs	r3, r3, #4
 8004664:	f003 030f 	and.w	r3, r3, #15
 8004668:	3301      	adds	r3, #1
 800466a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800466c:	4b0f      	ldr	r3, [pc, #60]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	0a1b      	lsrs	r3, r3, #8
 8004672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	fb02 f203 	mul.w	r2, r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004682:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004684:	4b09      	ldr	r3, [pc, #36]	; (80046ac <HAL_RCC_GetSysClockFreq+0x104>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	0e5b      	lsrs	r3, r3, #25
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	3301      	adds	r3, #1
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004694:	697a      	ldr	r2, [r7, #20]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	fbb2 f3f3 	udiv	r3, r2, r3
 800469c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800469e:	69bb      	ldr	r3, [r7, #24]
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3724      	adds	r7, #36	; 0x24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	40021000 	.word	0x40021000
 80046b0:	080071ec 	.word	0x080071ec
 80046b4:	00f42400 	.word	0x00f42400
 80046b8:	007a1200 	.word	0x007a1200

080046bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046c0:	4b03      	ldr	r3, [pc, #12]	; (80046d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046c2:	681b      	ldr	r3, [r3, #0]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	20000034 	.word	0x20000034

080046d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046d8:	f7ff fff0 	bl	80046bc <HAL_RCC_GetHCLKFreq>
 80046dc:	4601      	mov	r1, r0
 80046de:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	0a1b      	lsrs	r3, r3, #8
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	4a04      	ldr	r2, [pc, #16]	; (80046fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80046ea:	5cd3      	ldrb	r3, [r2, r3]
 80046ec:	f003 031f 	and.w	r3, r3, #31
 80046f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40021000 	.word	0x40021000
 80046fc:	080071e4 	.word	0x080071e4

08004700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004704:	f7ff ffda 	bl	80046bc <HAL_RCC_GetHCLKFreq>
 8004708:	4601      	mov	r1, r0
 800470a:	4b06      	ldr	r3, [pc, #24]	; (8004724 <HAL_RCC_GetPCLK2Freq+0x24>)
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	0adb      	lsrs	r3, r3, #11
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	4a04      	ldr	r2, [pc, #16]	; (8004728 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004716:	5cd3      	ldrb	r3, [r2, r3]
 8004718:	f003 031f 	and.w	r3, r3, #31
 800471c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004720:	4618      	mov	r0, r3
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40021000 	.word	0x40021000
 8004728:	080071e4 	.word	0x080071e4

0800472c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b086      	sub	sp, #24
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004734:	2300      	movs	r3, #0
 8004736:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004738:	4b27      	ldr	r3, [pc, #156]	; (80047d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800473a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800473c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004744:	f7ff f91a 	bl	800397c <HAL_PWREx_GetVoltageRange>
 8004748:	6178      	str	r0, [r7, #20]
 800474a:	e014      	b.n	8004776 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800474c:	4b22      	ldr	r3, [pc, #136]	; (80047d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800474e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004750:	4a21      	ldr	r2, [pc, #132]	; (80047d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004756:	6593      	str	r3, [r2, #88]	; 0x58
 8004758:	4b1f      	ldr	r3, [pc, #124]	; (80047d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800475a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004760:	60fb      	str	r3, [r7, #12]
 8004762:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004764:	f7ff f90a 	bl	800397c <HAL_PWREx_GetVoltageRange>
 8004768:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800476a:	4b1b      	ldr	r3, [pc, #108]	; (80047d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800476c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800476e:	4a1a      	ldr	r2, [pc, #104]	; (80047d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004770:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004774:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800477c:	d10b      	bne.n	8004796 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2b80      	cmp	r3, #128	; 0x80
 8004782:	d913      	bls.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2ba0      	cmp	r3, #160	; 0xa0
 8004788:	d902      	bls.n	8004790 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800478a:	2302      	movs	r3, #2
 800478c:	613b      	str	r3, [r7, #16]
 800478e:	e00d      	b.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004790:	2301      	movs	r3, #1
 8004792:	613b      	str	r3, [r7, #16]
 8004794:	e00a      	b.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b7f      	cmp	r3, #127	; 0x7f
 800479a:	d902      	bls.n	80047a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800479c:	2302      	movs	r3, #2
 800479e:	613b      	str	r3, [r7, #16]
 80047a0:	e004      	b.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b70      	cmp	r3, #112	; 0x70
 80047a6:	d101      	bne.n	80047ac <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047a8:	2301      	movs	r3, #1
 80047aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047ac:	4b0b      	ldr	r3, [pc, #44]	; (80047dc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f023 020f 	bic.w	r2, r3, #15
 80047b4:	4909      	ldr	r1, [pc, #36]	; (80047dc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80047bc:	4b07      	ldr	r3, [pc, #28]	; (80047dc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 030f 	and.w	r3, r3, #15
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d001      	beq.n	80047ce <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e000      	b.n	80047d0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3718      	adds	r7, #24
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	40021000 	.word	0x40021000
 80047dc:	40022000 	.word	0x40022000

080047e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b087      	sub	sp, #28
 80047e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80047ea:	4b2d      	ldr	r3, [pc, #180]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d118      	bne.n	8004828 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047f6:	4b2a      	ldr	r3, [pc, #168]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0308 	and.w	r3, r3, #8
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d107      	bne.n	8004812 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004802:	4b27      	ldr	r3, [pc, #156]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004804:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004808:	0a1b      	lsrs	r3, r3, #8
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	e005      	b.n	800481e <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004812:	4b23      	ldr	r3, [pc, #140]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	091b      	lsrs	r3, r3, #4
 8004818:	f003 030f 	and.w	r3, r3, #15
 800481c:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800481e:	4a21      	ldr	r2, [pc, #132]	; (80048a4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004826:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004828:	4b1d      	ldr	r3, [pc, #116]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f003 0303 	and.w	r3, r3, #3
 8004830:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b02      	cmp	r3, #2
 8004836:	d002      	beq.n	800483e <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8004838:	2b03      	cmp	r3, #3
 800483a:	d003      	beq.n	8004844 <RCC_GetSysClockFreqFromPLLSource+0x64>
 800483c:	e005      	b.n	800484a <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800483e:	4b1a      	ldr	r3, [pc, #104]	; (80048a8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004840:	613b      	str	r3, [r7, #16]
    break;
 8004842:	e005      	b.n	8004850 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004844:	4b19      	ldr	r3, [pc, #100]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004846:	613b      	str	r3, [r7, #16]
    break;
 8004848:	e002      	b.n	8004850 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	613b      	str	r3, [r7, #16]
    break;
 800484e:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004850:	4b13      	ldr	r3, [pc, #76]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	091b      	lsrs	r3, r3, #4
 8004856:	f003 030f 	and.w	r3, r3, #15
 800485a:	3301      	adds	r3, #1
 800485c:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800485e:	4b10      	ldr	r3, [pc, #64]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	0a1b      	lsrs	r3, r3, #8
 8004864:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	fb02 f203 	mul.w	r2, r2, r3
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	fbb2 f3f3 	udiv	r3, r2, r3
 8004874:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004876:	4b0a      	ldr	r3, [pc, #40]	; (80048a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	0e5b      	lsrs	r3, r3, #25
 800487c:	f003 0303 	and.w	r3, r3, #3
 8004880:	3301      	adds	r3, #1
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	fbb2 f3f3 	udiv	r3, r2, r3
 800488e:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004890:	683b      	ldr	r3, [r7, #0]
}
 8004892:	4618      	mov	r0, r3
 8004894:	371c      	adds	r7, #28
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	40021000 	.word	0x40021000
 80048a4:	080071ec 	.word	0x080071ec
 80048a8:	00f42400 	.word	0x00f42400
 80048ac:	007a1200 	.word	0x007a1200

080048b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048b8:	2300      	movs	r3, #0
 80048ba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048bc:	2300      	movs	r3, #0
 80048be:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d03d      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048d0:	2b40      	cmp	r3, #64	; 0x40
 80048d2:	d00b      	beq.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80048d4:	2b40      	cmp	r3, #64	; 0x40
 80048d6:	d804      	bhi.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00e      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80048dc:	2b20      	cmp	r3, #32
 80048de:	d015      	beq.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80048e0:	e01d      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80048e2:	2b60      	cmp	r3, #96	; 0x60
 80048e4:	d01e      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048e6:	2b80      	cmp	r3, #128	; 0x80
 80048e8:	d01c      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048ea:	e018      	b.n	800491e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048ec:	4b86      	ldr	r3, [pc, #536]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048ee:	68db      	ldr	r3, [r3, #12]
 80048f0:	4a85      	ldr	r2, [pc, #532]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048f8:	e015      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3304      	adds	r3, #4
 80048fe:	2100      	movs	r1, #0
 8004900:	4618      	mov	r0, r3
 8004902:	f000 fafd 	bl	8004f00 <RCCEx_PLLSAI1_Config>
 8004906:	4603      	mov	r3, r0
 8004908:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800490a:	e00c      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	3320      	adds	r3, #32
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f000 fbe4 	bl	80050e0 <RCCEx_PLLSAI2_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800491c:	e003      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800491e:	2301      	movs	r3, #1
 8004920:	74fb      	strb	r3, [r7, #19]
      break;
 8004922:	e000      	b.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8004924:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004926:	7cfb      	ldrb	r3, [r7, #19]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10b      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800492c:	4b76      	ldr	r3, [pc, #472]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800492e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004932:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800493a:	4973      	ldr	r1, [pc, #460]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800493c:	4313      	orrs	r3, r2
 800493e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004942:	e001      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004944:	7cfb      	ldrb	r3, [r7, #19]
 8004946:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004950:	2b00      	cmp	r3, #0
 8004952:	d042      	beq.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800495c:	d00f      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0xce>
 800495e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004962:	d805      	bhi.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8004964:	2b00      	cmp	r3, #0
 8004966:	d011      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8004968:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800496c:	d017      	beq.n	800499e <HAL_RCCEx_PeriphCLKConfig+0xee>
 800496e:	e01f      	b.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8004970:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004974:	d01f      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800497a:	d01c      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800497c:	e018      	b.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800497e:	4b62      	ldr	r3, [pc, #392]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004980:	68db      	ldr	r3, [r3, #12]
 8004982:	4a61      	ldr	r2, [pc, #388]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004984:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004988:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800498a:	e015      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	3304      	adds	r3, #4
 8004990:	2100      	movs	r1, #0
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fab4 	bl	8004f00 <RCCEx_PLLSAI1_Config>
 8004998:	4603      	mov	r3, r0
 800499a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800499c:	e00c      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	3320      	adds	r3, #32
 80049a2:	2100      	movs	r1, #0
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 fb9b 	bl	80050e0 <RCCEx_PLLSAI2_Config>
 80049aa:	4603      	mov	r3, r0
 80049ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049ae:	e003      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	74fb      	strb	r3, [r7, #19]
      break;
 80049b4:	e000      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 80049b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049b8:	7cfb      	ldrb	r3, [r7, #19]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10b      	bne.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049be:	4b52      	ldr	r3, [pc, #328]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80049c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049cc:	494e      	ldr	r1, [pc, #312]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80049d4:	e001      	b.n	80049da <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d6:	7cfb      	ldrb	r3, [r7, #19]
 80049d8:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	f000 809f 	beq.w	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049e8:	2300      	movs	r3, #0
 80049ea:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049ec:	4b46      	ldr	r3, [pc, #280]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80049f8:	2301      	movs	r3, #1
 80049fa:	e000      	b.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80049fc:	2300      	movs	r3, #0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d00d      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a02:	4b41      	ldr	r3, [pc, #260]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a06:	4a40      	ldr	r2, [pc, #256]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a0c:	6593      	str	r3, [r2, #88]	; 0x58
 8004a0e:	4b3e      	ldr	r3, [pc, #248]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a16:	60bb      	str	r3, [r7, #8]
 8004a18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a1e:	4b3b      	ldr	r3, [pc, #236]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a3a      	ldr	r2, [pc, #232]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a28:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a2a:	f7fd fab1 	bl	8001f90 <HAL_GetTick>
 8004a2e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a30:	e009      	b.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a32:	f7fd faad 	bl	8001f90 <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d902      	bls.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	74fb      	strb	r3, [r7, #19]
        break;
 8004a44:	e005      	b.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a46:	4b31      	ldr	r3, [pc, #196]	; (8004b0c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0ef      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8004a52:	7cfb      	ldrb	r3, [r7, #19]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d15b      	bne.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a58:	4b2b      	ldr	r3, [pc, #172]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a62:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d01f      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d019      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a76:	4b24      	ldr	r3, [pc, #144]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a80:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a82:	4b21      	ldr	r3, [pc, #132]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a88:	4a1f      	ldr	r2, [pc, #124]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a92:	4b1d      	ldr	r3, [pc, #116]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a98:	4a1b      	ldr	r2, [pc, #108]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004aa2:	4a19      	ldr	r2, [pc, #100]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	f003 0301 	and.w	r3, r3, #1
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d016      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab4:	f7fd fa6c 	bl	8001f90 <HAL_GetTick>
 8004ab8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aba:	e00b      	b.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004abc:	f7fd fa68 	bl	8001f90 <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d902      	bls.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	74fb      	strb	r3, [r7, #19]
            break;
 8004ad2:	e006      	b.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ad4:	4b0c      	ldr	r3, [pc, #48]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0ec      	beq.n	8004abc <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8004ae2:	7cfb      	ldrb	r3, [r7, #19]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10c      	bne.n	8004b02 <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ae8:	4b07      	ldr	r3, [pc, #28]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004af8:	4903      	ldr	r1, [pc, #12]	; (8004b08 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004b00:	e008      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b02:	7cfb      	ldrb	r3, [r7, #19]
 8004b04:	74bb      	strb	r3, [r7, #18]
 8004b06:	e005      	b.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004b08:	40021000 	.word	0x40021000
 8004b0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b10:	7cfb      	ldrb	r3, [r7, #19]
 8004b12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b14:	7c7b      	ldrb	r3, [r7, #17]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d105      	bne.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b1a:	4ba0      	ldr	r3, [pc, #640]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1e:	4a9f      	ldr	r2, [pc, #636]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b32:	4b9a      	ldr	r3, [pc, #616]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b38:	f023 0203 	bic.w	r2, r3, #3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b40:	4996      	ldr	r1, [pc, #600]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b42:	4313      	orrs	r3, r2
 8004b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00a      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b54:	4b91      	ldr	r3, [pc, #580]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5a:	f023 020c 	bic.w	r2, r3, #12
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b62:	498e      	ldr	r1, [pc, #568]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00a      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b76:	4b89      	ldr	r3, [pc, #548]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b7c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b84:	4985      	ldr	r1, [pc, #532]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0308 	and.w	r3, r3, #8
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00a      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b98:	4b80      	ldr	r3, [pc, #512]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ba6:	497d      	ldr	r1, [pc, #500]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f003 0310 	and.w	r3, r3, #16
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00a      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004bba:	4b78      	ldr	r3, [pc, #480]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bc8:	4974      	ldr	r1, [pc, #464]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 0320 	and.w	r3, r3, #32
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d00a      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bdc:	4b6f      	ldr	r3, [pc, #444]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004be2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bea:	496c      	ldr	r1, [pc, #432]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bec:	4313      	orrs	r3, r2
 8004bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d00a      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bfe:	4b67      	ldr	r3, [pc, #412]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c0c:	4963      	ldr	r1, [pc, #396]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00a      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c20:	4b5e      	ldr	r3, [pc, #376]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c2e:	495b      	ldr	r1, [pc, #364]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c30:	4313      	orrs	r3, r2
 8004c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00a      	beq.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c42:	4b56      	ldr	r3, [pc, #344]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c50:	4952      	ldr	r1, [pc, #328]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00a      	beq.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c64:	4b4d      	ldr	r3, [pc, #308]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c72:	494a      	ldr	r1, [pc, #296]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c74:	4313      	orrs	r3, r2
 8004c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d00a      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c86:	4b45      	ldr	r3, [pc, #276]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c94:	4941      	ldr	r1, [pc, #260]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d00a      	beq.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ca8:	4b3c      	ldr	r3, [pc, #240]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004caa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004cae:	f023 0203 	bic.w	r2, r3, #3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb6:	4939      	ldr	r1, [pc, #228]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cb8:	4313      	orrs	r3, r2
 8004cba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d028      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cca:	4b34      	ldr	r3, [pc, #208]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cd8:	4930      	ldr	r1, [pc, #192]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ce4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004ce8:	d106      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cea:	4b2c      	ldr	r3, [pc, #176]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	4a2b      	ldr	r2, [pc, #172]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cf4:	60d3      	str	r3, [r2, #12]
 8004cf6:	e011      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cfc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d00:	d10c      	bne.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	3304      	adds	r3, #4
 8004d06:	2101      	movs	r1, #1
 8004d08:	4618      	mov	r0, r3
 8004d0a:	f000 f8f9 	bl	8004f00 <RCCEx_PLLSAI1_Config>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d12:	7cfb      	ldrb	r3, [r7, #19]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8004d18:	7cfb      	ldrb	r3, [r7, #19]
 8004d1a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d04d      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d30:	d108      	bne.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004d32:	4b1a      	ldr	r3, [pc, #104]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d34:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d38:	4a18      	ldr	r2, [pc, #96]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d3e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004d42:	e012      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8004d44:	4b15      	ldr	r3, [pc, #84]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d46:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d4a:	4a14      	ldr	r2, [pc, #80]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d50:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004d54:	4b11      	ldr	r3, [pc, #68]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d5a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d62:	490e      	ldr	r1, [pc, #56]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d6e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d72:	d106      	bne.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d74:	4b09      	ldr	r3, [pc, #36]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	4a08      	ldr	r2, [pc, #32]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d7e:	60d3      	str	r3, [r2, #12]
 8004d80:	e020      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d8a:	d109      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d8c:	4b03      	ldr	r3, [pc, #12]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	4a02      	ldr	r2, [pc, #8]	; (8004d9c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d96:	60d3      	str	r3, [r2, #12]
 8004d98:	e014      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004d9a:	bf00      	nop
 8004d9c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004da4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004da8:	d10c      	bne.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	3304      	adds	r3, #4
 8004dae:	2101      	movs	r1, #1
 8004db0:	4618      	mov	r0, r3
 8004db2:	f000 f8a5 	bl	8004f00 <RCCEx_PLLSAI1_Config>
 8004db6:	4603      	mov	r3, r0
 8004db8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dba:	7cfb      	ldrb	r3, [r7, #19]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004dc0:	7cfb      	ldrb	r3, [r7, #19]
 8004dc2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d028      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dd0:	4b4a      	ldr	r3, [pc, #296]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dde:	4947      	ldr	r1, [pc, #284]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dee:	d106      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004df0:	4b42      	ldr	r3, [pc, #264]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	4a41      	ldr	r2, [pc, #260]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004df6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004dfa:	60d3      	str	r3, [r2, #12]
 8004dfc:	e011      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e02:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e06:	d10c      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 f876 	bl	8004f00 <RCCEx_PLLSAI1_Config>
 8004e14:	4603      	mov	r3, r0
 8004e16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e18:	7cfb      	ldrb	r3, [r7, #19]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d001      	beq.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8004e1e:	7cfb      	ldrb	r3, [r7, #19]
 8004e20:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d01e      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e2e:	4b33      	ldr	r3, [pc, #204]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e34:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e3e:	492f      	ldr	r1, [pc, #188]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e40:	4313      	orrs	r3, r2
 8004e42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e4c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e50:	d10c      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	3304      	adds	r3, #4
 8004e56:	2102      	movs	r1, #2
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 f851 	bl	8004f00 <RCCEx_PLLSAI1_Config>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e62:	7cfb      	ldrb	r3, [r7, #19]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8004e68:	7cfb      	ldrb	r3, [r7, #19]
 8004e6a:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00b      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e78:	4b20      	ldr	r3, [pc, #128]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e7e:	f023 0204 	bic.w	r2, r3, #4
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e88:	491c      	ldr	r1, [pc, #112]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d00b      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e9c:	4b17      	ldr	r3, [pc, #92]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ea2:	f023 0218 	bic.w	r2, r3, #24
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eac:	4913      	ldr	r1, [pc, #76]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d017      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004ec0:	4b0e      	ldr	r3, [pc, #56]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ec2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ec6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ed0:	490a      	ldr	r1, [pc, #40]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ede:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ee2:	d105      	bne.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ee4:	4b05      	ldr	r3, [pc, #20]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	4a04      	ldr	r2, [pc, #16]	; (8004efc <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004eee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004ef0:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3718      	adds	r7, #24
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	40021000 	.word	0x40021000

08004f00 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
 8004f08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f0e:	4b70      	ldr	r3, [pc, #448]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f10:	68db      	ldr	r3, [r3, #12]
 8004f12:	f003 0303 	and.w	r3, r3, #3
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00e      	beq.n	8004f38 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f1a:	4b6d      	ldr	r3, [pc, #436]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f003 0203 	and.w	r2, r3, #3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d103      	bne.n	8004f32 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
       ||
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d13f      	bne.n	8004fb2 <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	73fb      	strb	r3, [r7, #15]
 8004f36:	e03c      	b.n	8004fb2 <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d00c      	beq.n	8004f5a <RCCEx_PLLSAI1_Config+0x5a>
 8004f40:	2b03      	cmp	r3, #3
 8004f42:	d013      	beq.n	8004f6c <RCCEx_PLLSAI1_Config+0x6c>
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d120      	bne.n	8004f8a <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f48:	4b61      	ldr	r3, [pc, #388]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0302 	and.w	r3, r3, #2
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d11d      	bne.n	8004f90 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f58:	e01a      	b.n	8004f90 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f5a:	4b5d      	ldr	r3, [pc, #372]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d116      	bne.n	8004f94 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f6a:	e013      	b.n	8004f94 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f6c:	4b58      	ldr	r3, [pc, #352]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10f      	bne.n	8004f98 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f78:	4b55      	ldr	r3, [pc, #340]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d109      	bne.n	8004f98 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f88:	e006      	b.n	8004f98 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	73fb      	strb	r3, [r7, #15]
      break;
 8004f8e:	e004      	b.n	8004f9a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004f90:	bf00      	nop
 8004f92:	e002      	b.n	8004f9a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004f94:	bf00      	nop
 8004f96:	e000      	b.n	8004f9a <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004f98:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f9a:	7bfb      	ldrb	r3, [r7, #15]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d108      	bne.n	8004fb2 <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004fa0:	4b4b      	ldr	r3, [pc, #300]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	f023 0203 	bic.w	r2, r3, #3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4948      	ldr	r1, [pc, #288]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004fb2:	7bfb      	ldrb	r3, [r7, #15]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	f040 8086 	bne.w	80050c6 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004fba:	4b45      	ldr	r3, [pc, #276]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a44      	ldr	r2, [pc, #272]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fc0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004fc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc6:	f7fc ffe3 	bl	8001f90 <HAL_GetTick>
 8004fca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fcc:	e009      	b.n	8004fe2 <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fce:	f7fc ffdf 	bl	8001f90 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d902      	bls.n	8004fe2 <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	73fb      	strb	r3, [r7, #15]
        break;
 8004fe0:	e005      	b.n	8004fee <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fe2:	4b3b      	ldr	r3, [pc, #236]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1ef      	bne.n	8004fce <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004fee:	7bfb      	ldrb	r3, [r7, #15]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d168      	bne.n	80050c6 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d113      	bne.n	8005022 <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ffa:	4b35      	ldr	r3, [pc, #212]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004ffc:	691a      	ldr	r2, [r3, #16]
 8004ffe:	4b35      	ldr	r3, [pc, #212]	; (80050d4 <RCCEx_PLLSAI1_Config+0x1d4>)
 8005000:	4013      	ands	r3, r2
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6892      	ldr	r2, [r2, #8]
 8005006:	0211      	lsls	r1, r2, #8
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	68d2      	ldr	r2, [r2, #12]
 800500c:	06d2      	lsls	r2, r2, #27
 800500e:	4311      	orrs	r1, r2
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	6852      	ldr	r2, [r2, #4]
 8005014:	3a01      	subs	r2, #1
 8005016:	0112      	lsls	r2, r2, #4
 8005018:	430a      	orrs	r2, r1
 800501a:	492d      	ldr	r1, [pc, #180]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800501c:	4313      	orrs	r3, r2
 800501e:	610b      	str	r3, [r1, #16]
 8005020:	e02d      	b.n	800507e <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d115      	bne.n	8005054 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005028:	4b29      	ldr	r3, [pc, #164]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800502a:	691a      	ldr	r2, [r3, #16]
 800502c:	4b2a      	ldr	r3, [pc, #168]	; (80050d8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800502e:	4013      	ands	r3, r2
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6892      	ldr	r2, [r2, #8]
 8005034:	0211      	lsls	r1, r2, #8
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	6912      	ldr	r2, [r2, #16]
 800503a:	0852      	lsrs	r2, r2, #1
 800503c:	3a01      	subs	r2, #1
 800503e:	0552      	lsls	r2, r2, #21
 8005040:	4311      	orrs	r1, r2
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6852      	ldr	r2, [r2, #4]
 8005046:	3a01      	subs	r2, #1
 8005048:	0112      	lsls	r2, r2, #4
 800504a:	430a      	orrs	r2, r1
 800504c:	4920      	ldr	r1, [pc, #128]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800504e:	4313      	orrs	r3, r2
 8005050:	610b      	str	r3, [r1, #16]
 8005052:	e014      	b.n	800507e <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005054:	4b1e      	ldr	r3, [pc, #120]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8005056:	691a      	ldr	r2, [r3, #16]
 8005058:	4b20      	ldr	r3, [pc, #128]	; (80050dc <RCCEx_PLLSAI1_Config+0x1dc>)
 800505a:	4013      	ands	r3, r2
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	6892      	ldr	r2, [r2, #8]
 8005060:	0211      	lsls	r1, r2, #8
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6952      	ldr	r2, [r2, #20]
 8005066:	0852      	lsrs	r2, r2, #1
 8005068:	3a01      	subs	r2, #1
 800506a:	0652      	lsls	r2, r2, #25
 800506c:	4311      	orrs	r1, r2
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6852      	ldr	r2, [r2, #4]
 8005072:	3a01      	subs	r2, #1
 8005074:	0112      	lsls	r2, r2, #4
 8005076:	430a      	orrs	r2, r1
 8005078:	4915      	ldr	r1, [pc, #84]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 800507a:	4313      	orrs	r3, r2
 800507c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800507e:	4b14      	ldr	r3, [pc, #80]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a13      	ldr	r2, [pc, #76]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 8005084:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005088:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800508a:	f7fc ff81 	bl	8001f90 <HAL_GetTick>
 800508e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005090:	e009      	b.n	80050a6 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005092:	f7fc ff7d 	bl	8001f90 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d902      	bls.n	80050a6 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	73fb      	strb	r3, [r7, #15]
          break;
 80050a4:	e005      	b.n	80050b2 <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050a6:	4b0a      	ldr	r3, [pc, #40]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0ef      	beq.n	8005092 <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80050b2:	7bfb      	ldrb	r3, [r7, #15]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050b8:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80050ba:	691a      	ldr	r2, [r3, #16]
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	699b      	ldr	r3, [r3, #24]
 80050c0:	4903      	ldr	r1, [pc, #12]	; (80050d0 <RCCEx_PLLSAI1_Config+0x1d0>)
 80050c2:	4313      	orrs	r3, r2
 80050c4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3710      	adds	r7, #16
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40021000 	.word	0x40021000
 80050d4:	07ff800f 	.word	0x07ff800f
 80050d8:	ff9f800f 	.word	0xff9f800f
 80050dc:	f9ff800f 	.word	0xf9ff800f

080050e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050ea:	2300      	movs	r3, #0
 80050ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050ee:	4b70      	ldr	r3, [pc, #448]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	f003 0303 	and.w	r3, r3, #3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00e      	beq.n	8005118 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80050fa:	4b6d      	ldr	r3, [pc, #436]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	f003 0203 	and.w	r2, r3, #3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	429a      	cmp	r2, r3
 8005108:	d103      	bne.n	8005112 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
       ||
 800510e:	2b00      	cmp	r3, #0
 8005110:	d13f      	bne.n	8005192 <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	73fb      	strb	r3, [r7, #15]
 8005116:	e03c      	b.n	8005192 <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	2b02      	cmp	r3, #2
 800511e:	d00c      	beq.n	800513a <RCCEx_PLLSAI2_Config+0x5a>
 8005120:	2b03      	cmp	r3, #3
 8005122:	d013      	beq.n	800514c <RCCEx_PLLSAI2_Config+0x6c>
 8005124:	2b01      	cmp	r3, #1
 8005126:	d120      	bne.n	800516a <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005128:	4b61      	ldr	r3, [pc, #388]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f003 0302 	and.w	r3, r3, #2
 8005130:	2b00      	cmp	r3, #0
 8005132:	d11d      	bne.n	8005170 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005138:	e01a      	b.n	8005170 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800513a:	4b5d      	ldr	r3, [pc, #372]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005142:	2b00      	cmp	r3, #0
 8005144:	d116      	bne.n	8005174 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800514a:	e013      	b.n	8005174 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800514c:	4b58      	ldr	r3, [pc, #352]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005154:	2b00      	cmp	r3, #0
 8005156:	d10f      	bne.n	8005178 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005158:	4b55      	ldr	r3, [pc, #340]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d109      	bne.n	8005178 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005168:	e006      	b.n	8005178 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	73fb      	strb	r3, [r7, #15]
      break;
 800516e:	e004      	b.n	800517a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8005170:	bf00      	nop
 8005172:	e002      	b.n	800517a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8005174:	bf00      	nop
 8005176:	e000      	b.n	800517a <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8005178:	bf00      	nop
    }

    if(status == HAL_OK)
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d108      	bne.n	8005192 <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005180:	4b4b      	ldr	r3, [pc, #300]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	f023 0203 	bic.w	r2, r3, #3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4948      	ldr	r1, [pc, #288]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800518e:	4313      	orrs	r3, r2
 8005190:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005192:	7bfb      	ldrb	r3, [r7, #15]
 8005194:	2b00      	cmp	r3, #0
 8005196:	f040 8086 	bne.w	80052a6 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800519a:	4b45      	ldr	r3, [pc, #276]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a44      	ldr	r2, [pc, #272]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80051a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a6:	f7fc fef3 	bl	8001f90 <HAL_GetTick>
 80051aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051ac:	e009      	b.n	80051c2 <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051ae:	f7fc feef 	bl	8001f90 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d902      	bls.n	80051c2 <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	73fb      	strb	r3, [r7, #15]
        break;
 80051c0:	e005      	b.n	80051ce <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051c2:	4b3b      	ldr	r3, [pc, #236]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d1ef      	bne.n	80051ae <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80051ce:	7bfb      	ldrb	r3, [r7, #15]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d168      	bne.n	80052a6 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d113      	bne.n	8005202 <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80051da:	4b35      	ldr	r3, [pc, #212]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80051dc:	695a      	ldr	r2, [r3, #20]
 80051de:	4b35      	ldr	r3, [pc, #212]	; (80052b4 <RCCEx_PLLSAI2_Config+0x1d4>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6892      	ldr	r2, [r2, #8]
 80051e6:	0211      	lsls	r1, r2, #8
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	68d2      	ldr	r2, [r2, #12]
 80051ec:	06d2      	lsls	r2, r2, #27
 80051ee:	4311      	orrs	r1, r2
 80051f0:	687a      	ldr	r2, [r7, #4]
 80051f2:	6852      	ldr	r2, [r2, #4]
 80051f4:	3a01      	subs	r2, #1
 80051f6:	0112      	lsls	r2, r2, #4
 80051f8:	430a      	orrs	r2, r1
 80051fa:	492d      	ldr	r1, [pc, #180]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	614b      	str	r3, [r1, #20]
 8005200:	e02d      	b.n	800525e <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	2b01      	cmp	r3, #1
 8005206:	d115      	bne.n	8005234 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005208:	4b29      	ldr	r3, [pc, #164]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800520a:	695a      	ldr	r2, [r3, #20]
 800520c:	4b2a      	ldr	r3, [pc, #168]	; (80052b8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800520e:	4013      	ands	r3, r2
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	6892      	ldr	r2, [r2, #8]
 8005214:	0211      	lsls	r1, r2, #8
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6912      	ldr	r2, [r2, #16]
 800521a:	0852      	lsrs	r2, r2, #1
 800521c:	3a01      	subs	r2, #1
 800521e:	0552      	lsls	r2, r2, #21
 8005220:	4311      	orrs	r1, r2
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	6852      	ldr	r2, [r2, #4]
 8005226:	3a01      	subs	r2, #1
 8005228:	0112      	lsls	r2, r2, #4
 800522a:	430a      	orrs	r2, r1
 800522c:	4920      	ldr	r1, [pc, #128]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800522e:	4313      	orrs	r3, r2
 8005230:	614b      	str	r3, [r1, #20]
 8005232:	e014      	b.n	800525e <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005234:	4b1e      	ldr	r3, [pc, #120]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8005236:	695a      	ldr	r2, [r3, #20]
 8005238:	4b20      	ldr	r3, [pc, #128]	; (80052bc <RCCEx_PLLSAI2_Config+0x1dc>)
 800523a:	4013      	ands	r3, r2
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6892      	ldr	r2, [r2, #8]
 8005240:	0211      	lsls	r1, r2, #8
 8005242:	687a      	ldr	r2, [r7, #4]
 8005244:	6952      	ldr	r2, [r2, #20]
 8005246:	0852      	lsrs	r2, r2, #1
 8005248:	3a01      	subs	r2, #1
 800524a:	0652      	lsls	r2, r2, #25
 800524c:	4311      	orrs	r1, r2
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	6852      	ldr	r2, [r2, #4]
 8005252:	3a01      	subs	r2, #1
 8005254:	0112      	lsls	r2, r2, #4
 8005256:	430a      	orrs	r2, r1
 8005258:	4915      	ldr	r1, [pc, #84]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800525a:	4313      	orrs	r3, r2
 800525c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800525e:	4b14      	ldr	r3, [pc, #80]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a13      	ldr	r2, [pc, #76]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8005264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005268:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800526a:	f7fc fe91 	bl	8001f90 <HAL_GetTick>
 800526e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005270:	e009      	b.n	8005286 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005272:	f7fc fe8d 	bl	8001f90 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	2b02      	cmp	r3, #2
 800527e:	d902      	bls.n	8005286 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	73fb      	strb	r3, [r7, #15]
          break;
 8005284:	e005      	b.n	8005292 <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005286:	4b0a      	ldr	r3, [pc, #40]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d0ef      	beq.n	8005272 <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8005292:	7bfb      	ldrb	r3, [r7, #15]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d106      	bne.n	80052a6 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005298:	4b05      	ldr	r3, [pc, #20]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 800529a:	695a      	ldr	r2, [r3, #20]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	4903      	ldr	r1, [pc, #12]	; (80052b0 <RCCEx_PLLSAI2_Config+0x1d0>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80052a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3710      	adds	r7, #16
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40021000 	.word	0x40021000
 80052b4:	07ff800f 	.word	0x07ff800f
 80052b8:	ff9f800f 	.word	0xff9f800f
 80052bc:	f9ff800f 	.word	0xf9ff800f

080052c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e049      	b.n	8005366 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d106      	bne.n	80052ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7fc fcae 	bl	8001c48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2202      	movs	r2, #2
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3304      	adds	r3, #4
 80052fc:	4619      	mov	r1, r3
 80052fe:	4610      	mov	r0, r2
 8005300:	f000 faa6 	bl	8005850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	3708      	adds	r7, #8
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
	...

08005370 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b01      	cmp	r3, #1
 8005382:	d001      	beq.n	8005388 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e04f      	b.n	8005428 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0201 	orr.w	r2, r2, #1
 800539e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a23      	ldr	r2, [pc, #140]	; (8005434 <HAL_TIM_Base_Start_IT+0xc4>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d01d      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053b2:	d018      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	4a1f      	ldr	r2, [pc, #124]	; (8005438 <HAL_TIM_Base_Start_IT+0xc8>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d013      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4a1e      	ldr	r2, [pc, #120]	; (800543c <HAL_TIM_Base_Start_IT+0xcc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00e      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a1c      	ldr	r2, [pc, #112]	; (8005440 <HAL_TIM_Base_Start_IT+0xd0>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d009      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a1b      	ldr	r2, [pc, #108]	; (8005444 <HAL_TIM_Base_Start_IT+0xd4>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d004      	beq.n	80053e6 <HAL_TIM_Base_Start_IT+0x76>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a19      	ldr	r2, [pc, #100]	; (8005448 <HAL_TIM_Base_Start_IT+0xd8>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d115      	bne.n	8005412 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689a      	ldr	r2, [r3, #8]
 80053ec:	4b17      	ldr	r3, [pc, #92]	; (800544c <HAL_TIM_Base_Start_IT+0xdc>)
 80053ee:	4013      	ands	r3, r2
 80053f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2b06      	cmp	r3, #6
 80053f6:	d015      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0xb4>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053fe:	d011      	beq.n	8005424 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f042 0201 	orr.w	r2, r2, #1
 800540e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005410:	e008      	b.n	8005424 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f042 0201 	orr.w	r2, r2, #1
 8005420:	601a      	str	r2, [r3, #0]
 8005422:	e000      	b.n	8005426 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005424:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005426:	2300      	movs	r3, #0
}
 8005428:	4618      	mov	r0, r3
 800542a:	3714      	adds	r7, #20
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr
 8005434:	40012c00 	.word	0x40012c00
 8005438:	40000400 	.word	0x40000400
 800543c:	40000800 	.word	0x40000800
 8005440:	40000c00 	.word	0x40000c00
 8005444:	40013400 	.word	0x40013400
 8005448:	40014000 	.word	0x40014000
 800544c:	00010007 	.word	0x00010007

08005450 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	691b      	ldr	r3, [r3, #16]
 800545e:	f003 0302 	and.w	r3, r3, #2
 8005462:	2b02      	cmp	r3, #2
 8005464:	d122      	bne.n	80054ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d11b      	bne.n	80054ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f06f 0202 	mvn.w	r2, #2
 800547c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2201      	movs	r2, #1
 8005482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d003      	beq.n	800549a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f9be 	bl	8005814 <HAL_TIM_IC_CaptureCallback>
 8005498:	e005      	b.n	80054a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f000 f9b0 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 f9c1 	bl	8005828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0304 	and.w	r3, r3, #4
 80054b6:	2b04      	cmp	r3, #4
 80054b8:	d122      	bne.n	8005500 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0304 	and.w	r3, r3, #4
 80054c4:	2b04      	cmp	r3, #4
 80054c6:	d11b      	bne.n	8005500 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0204 	mvn.w	r2, #4
 80054d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2202      	movs	r2, #2
 80054d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f994 	bl	8005814 <HAL_TIM_IC_CaptureCallback>
 80054ec:	e005      	b.n	80054fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f986 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f4:	6878      	ldr	r0, [r7, #4]
 80054f6:	f000 f997 	bl	8005828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	691b      	ldr	r3, [r3, #16]
 8005506:	f003 0308 	and.w	r3, r3, #8
 800550a:	2b08      	cmp	r3, #8
 800550c:	d122      	bne.n	8005554 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68db      	ldr	r3, [r3, #12]
 8005514:	f003 0308 	and.w	r3, r3, #8
 8005518:	2b08      	cmp	r3, #8
 800551a:	d11b      	bne.n	8005554 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f06f 0208 	mvn.w	r2, #8
 8005524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2204      	movs	r2, #4
 800552a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	69db      	ldr	r3, [r3, #28]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f96a 	bl	8005814 <HAL_TIM_IC_CaptureCallback>
 8005540:	e005      	b.n	800554e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 f95c 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f96d 	bl	8005828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	f003 0310 	and.w	r3, r3, #16
 800555e:	2b10      	cmp	r3, #16
 8005560:	d122      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f003 0310 	and.w	r3, r3, #16
 800556c:	2b10      	cmp	r3, #16
 800556e:	d11b      	bne.n	80055a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f06f 0210 	mvn.w	r2, #16
 8005578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2208      	movs	r2, #8
 800557e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	69db      	ldr	r3, [r3, #28]
 8005586:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 f940 	bl	8005814 <HAL_TIM_IC_CaptureCallback>
 8005594:	e005      	b.n	80055a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f000 f932 	bl	8005800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 f943 	bl	8005828 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d10e      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f003 0301 	and.w	r3, r3, #1
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d107      	bne.n	80055d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f06f 0201 	mvn.w	r2, #1
 80055cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fb fe0e 	bl	80011f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	691b      	ldr	r3, [r3, #16]
 80055da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055de:	2b80      	cmp	r3, #128	; 0x80
 80055e0:	d10e      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ec:	2b80      	cmp	r3, #128	; 0x80
 80055ee:	d107      	bne.n	8005600 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 faee 	bl	8005bdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800560a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800560e:	d10e      	bne.n	800562e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800561a:	2b80      	cmp	r3, #128	; 0x80
 800561c:	d107      	bne.n	800562e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 fae1 	bl	8005bf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005638:	2b40      	cmp	r3, #64	; 0x40
 800563a:	d10e      	bne.n	800565a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005646:	2b40      	cmp	r3, #64	; 0x40
 8005648:	d107      	bne.n	800565a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 f8f1 	bl	800583c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	f003 0320 	and.w	r3, r3, #32
 8005664:	2b20      	cmp	r3, #32
 8005666:	d10e      	bne.n	8005686 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	f003 0320 	and.w	r3, r3, #32
 8005672:	2b20      	cmp	r3, #32
 8005674:	d107      	bne.n	8005686 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f06f 0220 	mvn.w	r2, #32
 800567e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 faa1 	bl	8005bc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005686:	bf00      	nop
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800568e:	b580      	push	{r7, lr}
 8005690:	b084      	sub	sp, #16
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
 8005696:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d101      	bne.n	80056a6 <HAL_TIM_ConfigClockSource+0x18>
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0a8      	b.n	80057f8 <HAL_TIM_ConfigClockSource+0x16a>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2201      	movs	r2, #1
 80056aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056c4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80056c8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80056d0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68fa      	ldr	r2, [r7, #12]
 80056d8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b40      	cmp	r3, #64	; 0x40
 80056e0:	d067      	beq.n	80057b2 <HAL_TIM_ConfigClockSource+0x124>
 80056e2:	2b40      	cmp	r3, #64	; 0x40
 80056e4:	d80b      	bhi.n	80056fe <HAL_TIM_ConfigClockSource+0x70>
 80056e6:	2b10      	cmp	r3, #16
 80056e8:	d073      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0x144>
 80056ea:	2b10      	cmp	r3, #16
 80056ec:	d802      	bhi.n	80056f4 <HAL_TIM_ConfigClockSource+0x66>
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d06f      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80056f2:	e078      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80056f4:	2b20      	cmp	r3, #32
 80056f6:	d06c      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0x144>
 80056f8:	2b30      	cmp	r3, #48	; 0x30
 80056fa:	d06a      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80056fc:	e073      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80056fe:	2b70      	cmp	r3, #112	; 0x70
 8005700:	d00d      	beq.n	800571e <HAL_TIM_ConfigClockSource+0x90>
 8005702:	2b70      	cmp	r3, #112	; 0x70
 8005704:	d804      	bhi.n	8005710 <HAL_TIM_ConfigClockSource+0x82>
 8005706:	2b50      	cmp	r3, #80	; 0x50
 8005708:	d033      	beq.n	8005772 <HAL_TIM_ConfigClockSource+0xe4>
 800570a:	2b60      	cmp	r3, #96	; 0x60
 800570c:	d041      	beq.n	8005792 <HAL_TIM_ConfigClockSource+0x104>
      break;
 800570e:	e06a      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8005710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005714:	d066      	beq.n	80057e4 <HAL_TIM_ConfigClockSource+0x156>
 8005716:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800571a:	d017      	beq.n	800574c <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800571c:	e063      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6818      	ldr	r0, [r3, #0]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	6899      	ldr	r1, [r3, #8]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	68db      	ldr	r3, [r3, #12]
 800572e:	f000 f9a3 	bl	8005a78 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005740:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	609a      	str	r2, [r3, #8]
      break;
 800574a:	e04c      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6818      	ldr	r0, [r3, #0]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	6899      	ldr	r1, [r3, #8]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f000 f98c 	bl	8005a78 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689a      	ldr	r2, [r3, #8]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800576e:	609a      	str	r2, [r3, #8]
      break;
 8005770:	e039      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6818      	ldr	r0, [r3, #0]
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	6859      	ldr	r1, [r3, #4]
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	461a      	mov	r2, r3
 8005780:	f000 f900 	bl	8005984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2150      	movs	r1, #80	; 0x50
 800578a:	4618      	mov	r0, r3
 800578c:	f000 f959 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 8005790:	e029      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6818      	ldr	r0, [r3, #0]
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	6859      	ldr	r1, [r3, #4]
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	461a      	mov	r2, r3
 80057a0:	f000 f91f 	bl	80059e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2160      	movs	r1, #96	; 0x60
 80057aa:	4618      	mov	r0, r3
 80057ac:	f000 f949 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 80057b0:	e019      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	6859      	ldr	r1, [r3, #4]
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	461a      	mov	r2, r3
 80057c0:	f000 f8e0 	bl	8005984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2140      	movs	r1, #64	; 0x40
 80057ca:	4618      	mov	r0, r3
 80057cc:	f000 f939 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 80057d0:	e009      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4619      	mov	r1, r3
 80057dc:	4610      	mov	r0, r2
 80057de:	f000 f930 	bl	8005a42 <TIM_ITRx_SetConfig>
        break;
 80057e2:	e000      	b.n	80057e6 <HAL_TIM_ConfigClockSource+0x158>
      break;
 80057e4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80057f6:	2300      	movs	r3, #0
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}

08005800 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a40      	ldr	r2, [pc, #256]	; (8005964 <TIM_Base_SetConfig+0x114>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d013      	beq.n	8005890 <TIM_Base_SetConfig+0x40>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800586e:	d00f      	beq.n	8005890 <TIM_Base_SetConfig+0x40>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a3d      	ldr	r2, [pc, #244]	; (8005968 <TIM_Base_SetConfig+0x118>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d00b      	beq.n	8005890 <TIM_Base_SetConfig+0x40>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a3c      	ldr	r2, [pc, #240]	; (800596c <TIM_Base_SetConfig+0x11c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d007      	beq.n	8005890 <TIM_Base_SetConfig+0x40>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	4a3b      	ldr	r2, [pc, #236]	; (8005970 <TIM_Base_SetConfig+0x120>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d003      	beq.n	8005890 <TIM_Base_SetConfig+0x40>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a3a      	ldr	r2, [pc, #232]	; (8005974 <TIM_Base_SetConfig+0x124>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d108      	bne.n	80058a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005896:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	68fa      	ldr	r2, [r7, #12]
 800589e:	4313      	orrs	r3, r2
 80058a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a2f      	ldr	r2, [pc, #188]	; (8005964 <TIM_Base_SetConfig+0x114>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d01f      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058b0:	d01b      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a2c      	ldr	r2, [pc, #176]	; (8005968 <TIM_Base_SetConfig+0x118>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d017      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2b      	ldr	r2, [pc, #172]	; (800596c <TIM_Base_SetConfig+0x11c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d013      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a2a      	ldr	r2, [pc, #168]	; (8005970 <TIM_Base_SetConfig+0x120>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d00f      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a29      	ldr	r2, [pc, #164]	; (8005974 <TIM_Base_SetConfig+0x124>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d00b      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a28      	ldr	r2, [pc, #160]	; (8005978 <TIM_Base_SetConfig+0x128>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d007      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a27      	ldr	r2, [pc, #156]	; (800597c <TIM_Base_SetConfig+0x12c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d003      	beq.n	80058ea <TIM_Base_SetConfig+0x9a>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a26      	ldr	r2, [pc, #152]	; (8005980 <TIM_Base_SetConfig+0x130>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d108      	bne.n	80058fc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	695b      	ldr	r3, [r3, #20]
 8005906:	4313      	orrs	r3, r2
 8005908:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	689a      	ldr	r2, [r3, #8]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	4a10      	ldr	r2, [pc, #64]	; (8005964 <TIM_Base_SetConfig+0x114>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d00f      	beq.n	8005948 <TIM_Base_SetConfig+0xf8>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a12      	ldr	r2, [pc, #72]	; (8005974 <TIM_Base_SetConfig+0x124>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d00b      	beq.n	8005948 <TIM_Base_SetConfig+0xf8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a11      	ldr	r2, [pc, #68]	; (8005978 <TIM_Base_SetConfig+0x128>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d007      	beq.n	8005948 <TIM_Base_SetConfig+0xf8>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	4a10      	ldr	r2, [pc, #64]	; (800597c <TIM_Base_SetConfig+0x12c>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d003      	beq.n	8005948 <TIM_Base_SetConfig+0xf8>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	4a0f      	ldr	r2, [pc, #60]	; (8005980 <TIM_Base_SetConfig+0x130>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d103      	bne.n	8005950 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	691a      	ldr	r2, [r3, #16]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	615a      	str	r2, [r3, #20]
}
 8005956:	bf00      	nop
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	40012c00 	.word	0x40012c00
 8005968:	40000400 	.word	0x40000400
 800596c:	40000800 	.word	0x40000800
 8005970:	40000c00 	.word	0x40000c00
 8005974:	40013400 	.word	0x40013400
 8005978:	40014000 	.word	0x40014000
 800597c:	40014400 	.word	0x40014400
 8005980:	40014800 	.word	0x40014800

08005984 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005984:	b480      	push	{r7}
 8005986:	b087      	sub	sp, #28
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f023 0201 	bic.w	r2, r3, #1
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80059ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f023 030a 	bic.w	r3, r3, #10
 80059c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	621a      	str	r2, [r3, #32]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b087      	sub	sp, #28
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	f023 0210 	bic.w	r2, r3, #16
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005a0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	031b      	lsls	r3, r3, #12
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005a1e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	011b      	lsls	r3, r3, #4
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	693a      	ldr	r2, [r7, #16]
 8005a34:	621a      	str	r2, [r3, #32]
}
 8005a36:	bf00      	nop
 8005a38:	371c      	adds	r7, #28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b085      	sub	sp, #20
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a5a:	683a      	ldr	r2, [r7, #0]
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	f043 0307 	orr.w	r3, r3, #7
 8005a64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	68fa      	ldr	r2, [r7, #12]
 8005a6a:	609a      	str	r2, [r3, #8]
}
 8005a6c:	bf00      	nop
 8005a6e:	3714      	adds	r7, #20
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b087      	sub	sp, #28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	607a      	str	r2, [r7, #4]
 8005a84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a8c:	697b      	ldr	r3, [r7, #20]
 8005a8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	021a      	lsls	r2, r3, #8
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	697a      	ldr	r2, [r7, #20]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	697a      	ldr	r2, [r7, #20]
 8005aaa:	609a      	str	r2, [r3, #8]
}
 8005aac:	bf00      	nop
 8005aae:	371c      	adds	r7, #28
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab6:	4770      	bx	lr

08005ab8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d101      	bne.n	8005ad0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005acc:	2302      	movs	r3, #2
 8005ace:	e068      	b.n	8005ba2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a2e      	ldr	r2, [pc, #184]	; (8005bb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d004      	beq.n	8005b04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a2d      	ldr	r2, [pc, #180]	; (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d108      	bne.n	8005b16 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005b0a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b1c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	4313      	orrs	r3, r2
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68fa      	ldr	r2, [r7, #12]
 8005b2e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a1e      	ldr	r2, [pc, #120]	; (8005bb0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d01d      	beq.n	8005b76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b42:	d018      	beq.n	8005b76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a1b      	ldr	r2, [pc, #108]	; (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d013      	beq.n	8005b76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a1a      	ldr	r2, [pc, #104]	; (8005bbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d00e      	beq.n	8005b76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a18      	ldr	r2, [pc, #96]	; (8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d009      	beq.n	8005b76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a13      	ldr	r2, [pc, #76]	; (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d004      	beq.n	8005b76 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a14      	ldr	r2, [pc, #80]	; (8005bc4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d10c      	bne.n	8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	68ba      	ldr	r2, [r7, #8]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ba0:	2300      	movs	r3, #0
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	3714      	adds	r7, #20
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	40012c00 	.word	0x40012c00
 8005bb4:	40013400 	.word	0x40013400
 8005bb8:	40000400 	.word	0x40000400
 8005bbc:	40000800 	.word	0x40000800
 8005bc0:	40000c00 	.word	0x40000c00
 8005bc4:	40014000 	.word	0x40014000

08005bc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bd0:	bf00      	nop
 8005bd2:	370c      	adds	r7, #12
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005be4:	bf00      	nop
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr

08005bf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b083      	sub	sp, #12
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005bf8:	bf00      	nop
 8005bfa:	370c      	adds	r7, #12
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c02:	4770      	bx	lr

08005c04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b082      	sub	sp, #8
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d101      	bne.n	8005c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	e042      	b.n	8005c9c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d106      	bne.n	8005c2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2200      	movs	r2, #0
 8005c24:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7fc f831 	bl	8001c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2224      	movs	r2, #36	; 0x24
 8005c32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f022 0201 	bic.w	r2, r2, #1
 8005c44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f8c4 	bl	8005dd4 <UART_SetConfig>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d101      	bne.n	8005c56 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e022      	b.n	8005c9c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d002      	beq.n	8005c64 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f000 fb8a 	bl	8006378 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685a      	ldr	r2, [r3, #4]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689a      	ldr	r2, [r3, #8]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0201 	orr.w	r2, r2, #1
 8005c92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 fc11 	bl	80064bc <UART_CheckIdleState>
 8005c9a:	4603      	mov	r3, r0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3708      	adds	r7, #8
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b08a      	sub	sp, #40	; 0x28
 8005ca8:	af02      	add	r7, sp, #8
 8005caa:	60f8      	str	r0, [r7, #12]
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	603b      	str	r3, [r7, #0]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cba:	2b20      	cmp	r3, #32
 8005cbc:	f040 8084 	bne.w	8005dc8 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d002      	beq.n	8005ccc <HAL_UART_Transmit+0x28>
 8005cc6:	88fb      	ldrh	r3, [r7, #6]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e07c      	b.n	8005dca <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d101      	bne.n	8005cde <HAL_UART_Transmit+0x3a>
 8005cda:	2302      	movs	r3, #2
 8005cdc:	e075      	b.n	8005dca <HAL_UART_Transmit+0x126>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2221      	movs	r2, #33	; 0x21
 8005cf2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005cf6:	f7fc f94b 	bl	8001f90 <HAL_GetTick>
 8005cfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	88fa      	ldrh	r2, [r7, #6]
 8005d00:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	88fa      	ldrh	r2, [r7, #6]
 8005d08:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d14:	d108      	bne.n	8005d28 <HAL_UART_Transmit+0x84>
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d104      	bne.n	8005d28 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	61bb      	str	r3, [r7, #24]
 8005d26:	e003      	b.n	8005d30 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8005d38:	e02d      	b.n	8005d96 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2200      	movs	r2, #0
 8005d42:	2180      	movs	r1, #128	; 0x80
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f000 fc01 	bl	800654c <UART_WaitOnFlagUntilTimeout>
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d001      	beq.n	8005d54 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	e03a      	b.n	8005dca <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10b      	bne.n	8005d72 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d5a:	69bb      	ldr	r3, [r7, #24]
 8005d5c:	881a      	ldrh	r2, [r3, #0]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d66:	b292      	uxth	r2, r2
 8005d68:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005d6a:	69bb      	ldr	r3, [r7, #24]
 8005d6c:	3302      	adds	r3, #2
 8005d6e:	61bb      	str	r3, [r7, #24]
 8005d70:	e008      	b.n	8005d84 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	781a      	ldrb	r2, [r3, #0]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	b292      	uxth	r2, r2
 8005d7c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005d7e:	69fb      	ldr	r3, [r7, #28]
 8005d80:	3301      	adds	r3, #1
 8005d82:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	3b01      	subs	r3, #1
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1cb      	bne.n	8005d3a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	9300      	str	r3, [sp, #0]
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	2200      	movs	r2, #0
 8005daa:	2140      	movs	r1, #64	; 0x40
 8005dac:	68f8      	ldr	r0, [r7, #12]
 8005dae:	f000 fbcd 	bl	800654c <UART_WaitOnFlagUntilTimeout>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d001      	beq.n	8005dbc <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e006      	b.n	8005dca <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e000      	b.n	8005dca <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005dc8:	2302      	movs	r3, #2
  }
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3720      	adds	r7, #32
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bd80      	pop	{r7, pc}
	...

08005dd4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dd4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8005dd8:	b088      	sub	sp, #32
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	689a      	ldr	r2, [r3, #8]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	691b      	ldr	r3, [r3, #16]
 8005dea:	431a      	orrs	r2, r3
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	695b      	ldr	r3, [r3, #20]
 8005df0:	431a      	orrs	r2, r3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	69db      	ldr	r3, [r3, #28]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dfe:	69fa      	ldr	r2, [r7, #28]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	4bb1      	ldr	r3, [pc, #708]	; (80060d0 <UART_SetConfig+0x2fc>)
 8005e0c:	4013      	ands	r3, r2
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	6812      	ldr	r2, [r2, #0]
 8005e12:	69f9      	ldr	r1, [r7, #28]
 8005e14:	430b      	orrs	r3, r1
 8005e16:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	68da      	ldr	r2, [r3, #12]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4aa6      	ldr	r2, [pc, #664]	; (80060d4 <UART_SetConfig+0x300>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d004      	beq.n	8005e48 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6a1b      	ldr	r3, [r3, #32]
 8005e42:	69fa      	ldr	r2, [r7, #28]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005e52:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6812      	ldr	r2, [r2, #0]
 8005e5a:	69f9      	ldr	r1, [r7, #28]
 8005e5c:	430b      	orrs	r3, r1
 8005e5e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e66:	f023 010f 	bic.w	r1, r3, #15
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a97      	ldr	r2, [pc, #604]	; (80060d8 <UART_SetConfig+0x304>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d121      	bne.n	8005ec4 <UART_SetConfig+0xf0>
 8005e80:	4b96      	ldr	r3, [pc, #600]	; (80060dc <UART_SetConfig+0x308>)
 8005e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e86:	f003 0303 	and.w	r3, r3, #3
 8005e8a:	2b03      	cmp	r3, #3
 8005e8c:	d816      	bhi.n	8005ebc <UART_SetConfig+0xe8>
 8005e8e:	a201      	add	r2, pc, #4	; (adr r2, 8005e94 <UART_SetConfig+0xc0>)
 8005e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e94:	08005ea5 	.word	0x08005ea5
 8005e98:	08005eb1 	.word	0x08005eb1
 8005e9c:	08005eab 	.word	0x08005eab
 8005ea0:	08005eb7 	.word	0x08005eb7
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	76fb      	strb	r3, [r7, #27]
 8005ea8:	e0e8      	b.n	800607c <UART_SetConfig+0x2a8>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	76fb      	strb	r3, [r7, #27]
 8005eae:	e0e5      	b.n	800607c <UART_SetConfig+0x2a8>
 8005eb0:	2304      	movs	r3, #4
 8005eb2:	76fb      	strb	r3, [r7, #27]
 8005eb4:	e0e2      	b.n	800607c <UART_SetConfig+0x2a8>
 8005eb6:	2308      	movs	r3, #8
 8005eb8:	76fb      	strb	r3, [r7, #27]
 8005eba:	e0df      	b.n	800607c <UART_SetConfig+0x2a8>
 8005ebc:	2310      	movs	r3, #16
 8005ebe:	76fb      	strb	r3, [r7, #27]
 8005ec0:	bf00      	nop
 8005ec2:	e0db      	b.n	800607c <UART_SetConfig+0x2a8>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a85      	ldr	r2, [pc, #532]	; (80060e0 <UART_SetConfig+0x30c>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d134      	bne.n	8005f38 <UART_SetConfig+0x164>
 8005ece:	4b83      	ldr	r3, [pc, #524]	; (80060dc <UART_SetConfig+0x308>)
 8005ed0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ed4:	f003 030c 	and.w	r3, r3, #12
 8005ed8:	2b0c      	cmp	r3, #12
 8005eda:	d829      	bhi.n	8005f30 <UART_SetConfig+0x15c>
 8005edc:	a201      	add	r2, pc, #4	; (adr r2, 8005ee4 <UART_SetConfig+0x110>)
 8005ede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ee2:	bf00      	nop
 8005ee4:	08005f19 	.word	0x08005f19
 8005ee8:	08005f31 	.word	0x08005f31
 8005eec:	08005f31 	.word	0x08005f31
 8005ef0:	08005f31 	.word	0x08005f31
 8005ef4:	08005f25 	.word	0x08005f25
 8005ef8:	08005f31 	.word	0x08005f31
 8005efc:	08005f31 	.word	0x08005f31
 8005f00:	08005f31 	.word	0x08005f31
 8005f04:	08005f1f 	.word	0x08005f1f
 8005f08:	08005f31 	.word	0x08005f31
 8005f0c:	08005f31 	.word	0x08005f31
 8005f10:	08005f31 	.word	0x08005f31
 8005f14:	08005f2b 	.word	0x08005f2b
 8005f18:	2300      	movs	r3, #0
 8005f1a:	76fb      	strb	r3, [r7, #27]
 8005f1c:	e0ae      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f1e:	2302      	movs	r3, #2
 8005f20:	76fb      	strb	r3, [r7, #27]
 8005f22:	e0ab      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f24:	2304      	movs	r3, #4
 8005f26:	76fb      	strb	r3, [r7, #27]
 8005f28:	e0a8      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f2a:	2308      	movs	r3, #8
 8005f2c:	76fb      	strb	r3, [r7, #27]
 8005f2e:	e0a5      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f30:	2310      	movs	r3, #16
 8005f32:	76fb      	strb	r3, [r7, #27]
 8005f34:	bf00      	nop
 8005f36:	e0a1      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a69      	ldr	r2, [pc, #420]	; (80060e4 <UART_SetConfig+0x310>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d120      	bne.n	8005f84 <UART_SetConfig+0x1b0>
 8005f42:	4b66      	ldr	r3, [pc, #408]	; (80060dc <UART_SetConfig+0x308>)
 8005f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f48:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005f4c:	2b10      	cmp	r3, #16
 8005f4e:	d00f      	beq.n	8005f70 <UART_SetConfig+0x19c>
 8005f50:	2b10      	cmp	r3, #16
 8005f52:	d802      	bhi.n	8005f5a <UART_SetConfig+0x186>
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d005      	beq.n	8005f64 <UART_SetConfig+0x190>
 8005f58:	e010      	b.n	8005f7c <UART_SetConfig+0x1a8>
 8005f5a:	2b20      	cmp	r3, #32
 8005f5c:	d005      	beq.n	8005f6a <UART_SetConfig+0x196>
 8005f5e:	2b30      	cmp	r3, #48	; 0x30
 8005f60:	d009      	beq.n	8005f76 <UART_SetConfig+0x1a2>
 8005f62:	e00b      	b.n	8005f7c <UART_SetConfig+0x1a8>
 8005f64:	2300      	movs	r3, #0
 8005f66:	76fb      	strb	r3, [r7, #27]
 8005f68:	e088      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f6a:	2302      	movs	r3, #2
 8005f6c:	76fb      	strb	r3, [r7, #27]
 8005f6e:	e085      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f70:	2304      	movs	r3, #4
 8005f72:	76fb      	strb	r3, [r7, #27]
 8005f74:	e082      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f76:	2308      	movs	r3, #8
 8005f78:	76fb      	strb	r3, [r7, #27]
 8005f7a:	e07f      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f7c:	2310      	movs	r3, #16
 8005f7e:	76fb      	strb	r3, [r7, #27]
 8005f80:	bf00      	nop
 8005f82:	e07b      	b.n	800607c <UART_SetConfig+0x2a8>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a57      	ldr	r2, [pc, #348]	; (80060e8 <UART_SetConfig+0x314>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d120      	bne.n	8005fd0 <UART_SetConfig+0x1fc>
 8005f8e:	4b53      	ldr	r3, [pc, #332]	; (80060dc <UART_SetConfig+0x308>)
 8005f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f94:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005f98:	2b40      	cmp	r3, #64	; 0x40
 8005f9a:	d00f      	beq.n	8005fbc <UART_SetConfig+0x1e8>
 8005f9c:	2b40      	cmp	r3, #64	; 0x40
 8005f9e:	d802      	bhi.n	8005fa6 <UART_SetConfig+0x1d2>
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d005      	beq.n	8005fb0 <UART_SetConfig+0x1dc>
 8005fa4:	e010      	b.n	8005fc8 <UART_SetConfig+0x1f4>
 8005fa6:	2b80      	cmp	r3, #128	; 0x80
 8005fa8:	d005      	beq.n	8005fb6 <UART_SetConfig+0x1e2>
 8005faa:	2bc0      	cmp	r3, #192	; 0xc0
 8005fac:	d009      	beq.n	8005fc2 <UART_SetConfig+0x1ee>
 8005fae:	e00b      	b.n	8005fc8 <UART_SetConfig+0x1f4>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	76fb      	strb	r3, [r7, #27]
 8005fb4:	e062      	b.n	800607c <UART_SetConfig+0x2a8>
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	76fb      	strb	r3, [r7, #27]
 8005fba:	e05f      	b.n	800607c <UART_SetConfig+0x2a8>
 8005fbc:	2304      	movs	r3, #4
 8005fbe:	76fb      	strb	r3, [r7, #27]
 8005fc0:	e05c      	b.n	800607c <UART_SetConfig+0x2a8>
 8005fc2:	2308      	movs	r3, #8
 8005fc4:	76fb      	strb	r3, [r7, #27]
 8005fc6:	e059      	b.n	800607c <UART_SetConfig+0x2a8>
 8005fc8:	2310      	movs	r3, #16
 8005fca:	76fb      	strb	r3, [r7, #27]
 8005fcc:	bf00      	nop
 8005fce:	e055      	b.n	800607c <UART_SetConfig+0x2a8>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a45      	ldr	r2, [pc, #276]	; (80060ec <UART_SetConfig+0x318>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d124      	bne.n	8006024 <UART_SetConfig+0x250>
 8005fda:	4b40      	ldr	r3, [pc, #256]	; (80060dc <UART_SetConfig+0x308>)
 8005fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fe4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fe8:	d012      	beq.n	8006010 <UART_SetConfig+0x23c>
 8005fea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fee:	d802      	bhi.n	8005ff6 <UART_SetConfig+0x222>
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d007      	beq.n	8006004 <UART_SetConfig+0x230>
 8005ff4:	e012      	b.n	800601c <UART_SetConfig+0x248>
 8005ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ffa:	d006      	beq.n	800600a <UART_SetConfig+0x236>
 8005ffc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006000:	d009      	beq.n	8006016 <UART_SetConfig+0x242>
 8006002:	e00b      	b.n	800601c <UART_SetConfig+0x248>
 8006004:	2300      	movs	r3, #0
 8006006:	76fb      	strb	r3, [r7, #27]
 8006008:	e038      	b.n	800607c <UART_SetConfig+0x2a8>
 800600a:	2302      	movs	r3, #2
 800600c:	76fb      	strb	r3, [r7, #27]
 800600e:	e035      	b.n	800607c <UART_SetConfig+0x2a8>
 8006010:	2304      	movs	r3, #4
 8006012:	76fb      	strb	r3, [r7, #27]
 8006014:	e032      	b.n	800607c <UART_SetConfig+0x2a8>
 8006016:	2308      	movs	r3, #8
 8006018:	76fb      	strb	r3, [r7, #27]
 800601a:	e02f      	b.n	800607c <UART_SetConfig+0x2a8>
 800601c:	2310      	movs	r3, #16
 800601e:	76fb      	strb	r3, [r7, #27]
 8006020:	bf00      	nop
 8006022:	e02b      	b.n	800607c <UART_SetConfig+0x2a8>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a2a      	ldr	r2, [pc, #168]	; (80060d4 <UART_SetConfig+0x300>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d124      	bne.n	8006078 <UART_SetConfig+0x2a4>
 800602e:	4b2b      	ldr	r3, [pc, #172]	; (80060dc <UART_SetConfig+0x308>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006034:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006038:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800603c:	d012      	beq.n	8006064 <UART_SetConfig+0x290>
 800603e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006042:	d802      	bhi.n	800604a <UART_SetConfig+0x276>
 8006044:	2b00      	cmp	r3, #0
 8006046:	d007      	beq.n	8006058 <UART_SetConfig+0x284>
 8006048:	e012      	b.n	8006070 <UART_SetConfig+0x29c>
 800604a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800604e:	d006      	beq.n	800605e <UART_SetConfig+0x28a>
 8006050:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006054:	d009      	beq.n	800606a <UART_SetConfig+0x296>
 8006056:	e00b      	b.n	8006070 <UART_SetConfig+0x29c>
 8006058:	2300      	movs	r3, #0
 800605a:	76fb      	strb	r3, [r7, #27]
 800605c:	e00e      	b.n	800607c <UART_SetConfig+0x2a8>
 800605e:	2302      	movs	r3, #2
 8006060:	76fb      	strb	r3, [r7, #27]
 8006062:	e00b      	b.n	800607c <UART_SetConfig+0x2a8>
 8006064:	2304      	movs	r3, #4
 8006066:	76fb      	strb	r3, [r7, #27]
 8006068:	e008      	b.n	800607c <UART_SetConfig+0x2a8>
 800606a:	2308      	movs	r3, #8
 800606c:	76fb      	strb	r3, [r7, #27]
 800606e:	e005      	b.n	800607c <UART_SetConfig+0x2a8>
 8006070:	2310      	movs	r3, #16
 8006072:	76fb      	strb	r3, [r7, #27]
 8006074:	bf00      	nop
 8006076:	e001      	b.n	800607c <UART_SetConfig+0x2a8>
 8006078:	2310      	movs	r3, #16
 800607a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a14      	ldr	r2, [pc, #80]	; (80060d4 <UART_SetConfig+0x300>)
 8006082:	4293      	cmp	r3, r2
 8006084:	f040 80a1 	bne.w	80061ca <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006088:	7efb      	ldrb	r3, [r7, #27]
 800608a:	2b08      	cmp	r3, #8
 800608c:	d836      	bhi.n	80060fc <UART_SetConfig+0x328>
 800608e:	a201      	add	r2, pc, #4	; (adr r2, 8006094 <UART_SetConfig+0x2c0>)
 8006090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006094:	080060b9 	.word	0x080060b9
 8006098:	080060fd 	.word	0x080060fd
 800609c:	080060c1 	.word	0x080060c1
 80060a0:	080060fd 	.word	0x080060fd
 80060a4:	080060c7 	.word	0x080060c7
 80060a8:	080060fd 	.word	0x080060fd
 80060ac:	080060fd 	.word	0x080060fd
 80060b0:	080060fd 	.word	0x080060fd
 80060b4:	080060f5 	.word	0x080060f5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060b8:	f7fe fb0c 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 80060bc:	6178      	str	r0, [r7, #20]
        break;
 80060be:	e022      	b.n	8006106 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060c0:	4b0b      	ldr	r3, [pc, #44]	; (80060f0 <UART_SetConfig+0x31c>)
 80060c2:	617b      	str	r3, [r7, #20]
        break;
 80060c4:	e01f      	b.n	8006106 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060c6:	f7fe fa6f 	bl	80045a8 <HAL_RCC_GetSysClockFreq>
 80060ca:	6178      	str	r0, [r7, #20]
        break;
 80060cc:	e01b      	b.n	8006106 <UART_SetConfig+0x332>
 80060ce:	bf00      	nop
 80060d0:	cfff69f3 	.word	0xcfff69f3
 80060d4:	40008000 	.word	0x40008000
 80060d8:	40013800 	.word	0x40013800
 80060dc:	40021000 	.word	0x40021000
 80060e0:	40004400 	.word	0x40004400
 80060e4:	40004800 	.word	0x40004800
 80060e8:	40004c00 	.word	0x40004c00
 80060ec:	40005000 	.word	0x40005000
 80060f0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060f8:	617b      	str	r3, [r7, #20]
        break;
 80060fa:	e004      	b.n	8006106 <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 80060fc:	2300      	movs	r3, #0
 80060fe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	76bb      	strb	r3, [r7, #26]
        break;
 8006104:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 811d 	beq.w	8006348 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006112:	4a97      	ldr	r2, [pc, #604]	; (8006370 <UART_SetConfig+0x59c>)
 8006114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006118:	461a      	mov	r2, r3
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006120:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685a      	ldr	r2, [r3, #4]
 8006126:	4613      	mov	r3, r2
 8006128:	005b      	lsls	r3, r3, #1
 800612a:	4413      	add	r3, r2
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	429a      	cmp	r2, r3
 8006130:	d305      	bcc.n	800613e <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006138:	68ba      	ldr	r2, [r7, #8]
 800613a:	429a      	cmp	r2, r3
 800613c:	d902      	bls.n	8006144 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	76bb      	strb	r3, [r7, #26]
 8006142:	e101      	b.n	8006348 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	4618      	mov	r0, r3
 8006148:	f04f 0100 	mov.w	r1, #0
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006150:	4a87      	ldr	r2, [pc, #540]	; (8006370 <UART_SetConfig+0x59c>)
 8006152:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006156:	b29b      	uxth	r3, r3
 8006158:	f04f 0400 	mov.w	r4, #0
 800615c:	461a      	mov	r2, r3
 800615e:	4623      	mov	r3, r4
 8006160:	f7fa fcbc 	bl	8000adc <__aeabi_uldivmod>
 8006164:	4603      	mov	r3, r0
 8006166:	460c      	mov	r4, r1
 8006168:	4619      	mov	r1, r3
 800616a:	4622      	mov	r2, r4
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	f04f 0400 	mov.w	r4, #0
 8006174:	0214      	lsls	r4, r2, #8
 8006176:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800617a:	020b      	lsls	r3, r1, #8
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	6852      	ldr	r2, [r2, #4]
 8006180:	0852      	lsrs	r2, r2, #1
 8006182:	4611      	mov	r1, r2
 8006184:	f04f 0200 	mov.w	r2, #0
 8006188:	eb13 0b01 	adds.w	fp, r3, r1
 800618c:	eb44 0c02 	adc.w	ip, r4, r2
 8006190:	4658      	mov	r0, fp
 8006192:	4661      	mov	r1, ip
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	f04f 0400 	mov.w	r4, #0
 800619c:	461a      	mov	r2, r3
 800619e:	4623      	mov	r3, r4
 80061a0:	f7fa fc9c 	bl	8000adc <__aeabi_uldivmod>
 80061a4:	4603      	mov	r3, r0
 80061a6:	460c      	mov	r4, r1
 80061a8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061b0:	d308      	bcc.n	80061c4 <UART_SetConfig+0x3f0>
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80061b8:	d204      	bcs.n	80061c4 <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	60da      	str	r2, [r3, #12]
 80061c2:	e0c1      	b.n	8006348 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	76bb      	strb	r3, [r7, #26]
 80061c8:	e0be      	b.n	8006348 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	69db      	ldr	r3, [r3, #28]
 80061ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061d2:	d164      	bne.n	800629e <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80061d4:	7efb      	ldrb	r3, [r7, #27]
 80061d6:	2b08      	cmp	r3, #8
 80061d8:	d827      	bhi.n	800622a <UART_SetConfig+0x456>
 80061da:	a201      	add	r2, pc, #4	; (adr r2, 80061e0 <UART_SetConfig+0x40c>)
 80061dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e0:	08006205 	.word	0x08006205
 80061e4:	0800620d 	.word	0x0800620d
 80061e8:	08006215 	.word	0x08006215
 80061ec:	0800622b 	.word	0x0800622b
 80061f0:	0800621b 	.word	0x0800621b
 80061f4:	0800622b 	.word	0x0800622b
 80061f8:	0800622b 	.word	0x0800622b
 80061fc:	0800622b 	.word	0x0800622b
 8006200:	08006223 	.word	0x08006223
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006204:	f7fe fa66 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 8006208:	6178      	str	r0, [r7, #20]
        break;
 800620a:	e013      	b.n	8006234 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800620c:	f7fe fa78 	bl	8004700 <HAL_RCC_GetPCLK2Freq>
 8006210:	6178      	str	r0, [r7, #20]
        break;
 8006212:	e00f      	b.n	8006234 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006214:	4b57      	ldr	r3, [pc, #348]	; (8006374 <UART_SetConfig+0x5a0>)
 8006216:	617b      	str	r3, [r7, #20]
        break;
 8006218:	e00c      	b.n	8006234 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800621a:	f7fe f9c5 	bl	80045a8 <HAL_RCC_GetSysClockFreq>
 800621e:	6178      	str	r0, [r7, #20]
        break;
 8006220:	e008      	b.n	8006234 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006226:	617b      	str	r3, [r7, #20]
        break;
 8006228:	e004      	b.n	8006234 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 800622a:	2300      	movs	r3, #0
 800622c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	76bb      	strb	r3, [r7, #26]
        break;
 8006232:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	2b00      	cmp	r3, #0
 8006238:	f000 8086 	beq.w	8006348 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006240:	4a4b      	ldr	r2, [pc, #300]	; (8006370 <UART_SetConfig+0x59c>)
 8006242:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006246:	461a      	mov	r2, r3
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	fbb3 f3f2 	udiv	r3, r3, r2
 800624e:	005a      	lsls	r2, r3, #1
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	085b      	lsrs	r3, r3, #1
 8006256:	441a      	add	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006260:	b29b      	uxth	r3, r3
 8006262:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	2b0f      	cmp	r3, #15
 8006268:	d916      	bls.n	8006298 <UART_SetConfig+0x4c4>
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006270:	d212      	bcs.n	8006298 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	b29b      	uxth	r3, r3
 8006276:	f023 030f 	bic.w	r3, r3, #15
 800627a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	085b      	lsrs	r3, r3, #1
 8006280:	b29b      	uxth	r3, r3
 8006282:	f003 0307 	and.w	r3, r3, #7
 8006286:	b29a      	uxth	r2, r3
 8006288:	89fb      	ldrh	r3, [r7, #14]
 800628a:	4313      	orrs	r3, r2
 800628c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	89fa      	ldrh	r2, [r7, #14]
 8006294:	60da      	str	r2, [r3, #12]
 8006296:	e057      	b.n	8006348 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	76bb      	strb	r3, [r7, #26]
 800629c:	e054      	b.n	8006348 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 800629e:	7efb      	ldrb	r3, [r7, #27]
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d828      	bhi.n	80062f6 <UART_SetConfig+0x522>
 80062a4:	a201      	add	r2, pc, #4	; (adr r2, 80062ac <UART_SetConfig+0x4d8>)
 80062a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062aa:	bf00      	nop
 80062ac:	080062d1 	.word	0x080062d1
 80062b0:	080062d9 	.word	0x080062d9
 80062b4:	080062e1 	.word	0x080062e1
 80062b8:	080062f7 	.word	0x080062f7
 80062bc:	080062e7 	.word	0x080062e7
 80062c0:	080062f7 	.word	0x080062f7
 80062c4:	080062f7 	.word	0x080062f7
 80062c8:	080062f7 	.word	0x080062f7
 80062cc:	080062ef 	.word	0x080062ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062d0:	f7fe fa00 	bl	80046d4 <HAL_RCC_GetPCLK1Freq>
 80062d4:	6178      	str	r0, [r7, #20]
        break;
 80062d6:	e013      	b.n	8006300 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062d8:	f7fe fa12 	bl	8004700 <HAL_RCC_GetPCLK2Freq>
 80062dc:	6178      	str	r0, [r7, #20]
        break;
 80062de:	e00f      	b.n	8006300 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062e0:	4b24      	ldr	r3, [pc, #144]	; (8006374 <UART_SetConfig+0x5a0>)
 80062e2:	617b      	str	r3, [r7, #20]
        break;
 80062e4:	e00c      	b.n	8006300 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062e6:	f7fe f95f 	bl	80045a8 <HAL_RCC_GetSysClockFreq>
 80062ea:	6178      	str	r0, [r7, #20]
        break;
 80062ec:	e008      	b.n	8006300 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062f2:	617b      	str	r3, [r7, #20]
        break;
 80062f4:	e004      	b.n	8006300 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 80062f6:	2300      	movs	r3, #0
 80062f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	76bb      	strb	r3, [r7, #26]
        break;
 80062fe:	bf00      	nop
    }

    if (pclk != 0U)
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d020      	beq.n	8006348 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630a:	4a19      	ldr	r2, [pc, #100]	; (8006370 <UART_SetConfig+0x59c>)
 800630c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006310:	461a      	mov	r2, r3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	fbb3 f2f2 	udiv	r2, r3, r2
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	085b      	lsrs	r3, r3, #1
 800631e:	441a      	add	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	fbb2 f3f3 	udiv	r3, r2, r3
 8006328:	b29b      	uxth	r3, r3
 800632a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	2b0f      	cmp	r3, #15
 8006330:	d908      	bls.n	8006344 <UART_SetConfig+0x570>
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006338:	d204      	bcs.n	8006344 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	693a      	ldr	r2, [r7, #16]
 8006340:	60da      	str	r2, [r3, #12]
 8006342:	e001      	b.n	8006348 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8006364:	7ebb      	ldrb	r3, [r7, #26]
}
 8006366:	4618      	mov	r0, r3
 8006368:	3720      	adds	r7, #32
 800636a:	46bd      	mov	sp, r7
 800636c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006370:	0800721c 	.word	0x0800721c
 8006374:	00f42400 	.word	0x00f42400

08006378 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006384:	f003 0301 	and.w	r3, r3, #1
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00a      	beq.n	80063a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a6:	f003 0302 	and.w	r3, r3, #2
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00a      	beq.n	80063c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063ea:	f003 0308 	and.w	r3, r3, #8
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	430a      	orrs	r2, r1
 8006406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800640c:	f003 0310 	and.w	r3, r3, #16
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00a      	beq.n	800642a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	430a      	orrs	r2, r1
 8006428:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800642e:	f003 0320 	and.w	r3, r3, #32
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00a      	beq.n	800644c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006454:	2b00      	cmp	r3, #0
 8006456:	d01a      	beq.n	800648e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006472:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006476:	d10a      	bne.n	800648e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	430a      	orrs	r2, r1
 800648c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006492:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00a      	beq.n	80064b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	430a      	orrs	r2, r1
 80064ae:	605a      	str	r2, [r3, #4]
  }
}
 80064b0:	bf00      	nop
 80064b2:	370c      	adds	r7, #12
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af02      	add	r7, sp, #8
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80064cc:	f7fb fd60 	bl	8001f90 <HAL_GetTick>
 80064d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0308 	and.w	r3, r3, #8
 80064dc:	2b08      	cmp	r3, #8
 80064de:	d10e      	bne.n	80064fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f000 f82c 	bl	800654c <UART_WaitOnFlagUntilTimeout>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d001      	beq.n	80064fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e022      	b.n	8006544 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f003 0304 	and.w	r3, r3, #4
 8006508:	2b04      	cmp	r3, #4
 800650a:	d10e      	bne.n	800652a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800650c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006510:	9300      	str	r3, [sp, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800651a:	6878      	ldr	r0, [r7, #4]
 800651c:	f000 f816 	bl	800654c <UART_WaitOnFlagUntilTimeout>
 8006520:	4603      	mov	r3, r0
 8006522:	2b00      	cmp	r3, #0
 8006524:	d001      	beq.n	800652a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e00c      	b.n	8006544 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2220      	movs	r2, #32
 800652e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2220      	movs	r2, #32
 8006536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	3710      	adds	r7, #16
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}

0800654c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	60f8      	str	r0, [r7, #12]
 8006554:	60b9      	str	r1, [r7, #8]
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	4613      	mov	r3, r2
 800655a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800655c:	e062      	b.n	8006624 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006564:	d05e      	beq.n	8006624 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006566:	f7fb fd13 	bl	8001f90 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	69ba      	ldr	r2, [r7, #24]
 8006572:	429a      	cmp	r2, r3
 8006574:	d302      	bcc.n	800657c <UART_WaitOnFlagUntilTimeout+0x30>
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d11d      	bne.n	80065b8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800658a:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f022 0201 	bic.w	r2, r2, #1
 800659a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2220      	movs	r2, #32
 80065a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2220      	movs	r2, #32
 80065a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2200      	movs	r2, #0
 80065b0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80065b4:	2303      	movs	r3, #3
 80065b6:	e045      	b.n	8006644 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0304 	and.w	r3, r3, #4
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d02e      	beq.n	8006624 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69db      	ldr	r3, [r3, #28]
 80065cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065d4:	d126      	bne.n	8006624 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065de:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80065ee:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689a      	ldr	r2, [r3, #8]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f022 0201 	bic.w	r2, r2, #1
 80065fe:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2220      	movs	r2, #32
 8006604:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2220      	movs	r2, #32
 800660c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2220      	movs	r2, #32
 8006614:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e00f      	b.n	8006644 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	69da      	ldr	r2, [r3, #28]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	4013      	ands	r3, r2
 800662e:	68ba      	ldr	r2, [r7, #8]
 8006630:	429a      	cmp	r2, r3
 8006632:	bf0c      	ite	eq
 8006634:	2301      	moveq	r3, #1
 8006636:	2300      	movne	r3, #0
 8006638:	b2db      	uxtb	r3, r3
 800663a:	461a      	mov	r2, r3
 800663c:	79fb      	ldrb	r3, [r7, #7]
 800663e:	429a      	cmp	r2, r3
 8006640:	d08d      	beq.n	800655e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800664c:	b480      	push	{r7}
 800664e:	b085      	sub	sp, #20
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800665a:	2b01      	cmp	r3, #1
 800665c:	d101      	bne.n	8006662 <HAL_UARTEx_DisableFifoMode+0x16>
 800665e:	2302      	movs	r3, #2
 8006660:	e027      	b.n	80066b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2201      	movs	r2, #1
 8006666:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2224      	movs	r2, #36	; 0x24
 800666e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681a      	ldr	r2, [r3, #0]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f022 0201 	bic.w	r2, r2, #1
 8006688:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006690:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2200      	movs	r2, #0
 8006696:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68fa      	ldr	r2, [r7, #12]
 800669e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2220      	movs	r2, #32
 80066a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr

080066be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b084      	sub	sp, #16
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
 80066c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d101      	bne.n	80066d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80066d2:	2302      	movs	r3, #2
 80066d4:	e02d      	b.n	8006732 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2224      	movs	r2, #36	; 0x24
 80066e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f022 0201 	bic.w	r2, r2, #1
 80066fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	683a      	ldr	r2, [r7, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f850 	bl	80067b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2220      	movs	r2, #32
 8006724:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006730:	2300      	movs	r3, #0
}
 8006732:	4618      	mov	r0, r3
 8006734:	3710      	adds	r7, #16
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}

0800673a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800673a:	b580      	push	{r7, lr}
 800673c:	b084      	sub	sp, #16
 800673e:	af00      	add	r7, sp, #0
 8006740:	6078      	str	r0, [r7, #4]
 8006742:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800674a:	2b01      	cmp	r3, #1
 800674c:	d101      	bne.n	8006752 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800674e:	2302      	movs	r3, #2
 8006750:	e02d      	b.n	80067ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2224      	movs	r2, #36	; 0x24
 800675e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681a      	ldr	r2, [r3, #0]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f022 0201 	bic.w	r2, r2, #1
 8006778:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	689b      	ldr	r3, [r3, #8]
 8006780:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	683a      	ldr	r2, [r7, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 f812 	bl	80067b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2220      	movs	r2, #32
 80067a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80067ac:	2300      	movs	r3, #0
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
	...

080067b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b089      	sub	sp, #36	; 0x24
 80067bc:	af00      	add	r7, sp, #0
 80067be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80067c0:	4a2f      	ldr	r2, [pc, #188]	; (8006880 <UARTEx_SetNbDataToProcess+0xc8>)
 80067c2:	f107 0314 	add.w	r3, r7, #20
 80067c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80067ca:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80067ce:	4a2d      	ldr	r2, [pc, #180]	; (8006884 <UARTEx_SetNbDataToProcess+0xcc>)
 80067d0:	f107 030c 	add.w	r3, r7, #12
 80067d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80067d8:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d108      	bne.n	80067f6 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80067f4:	e03d      	b.n	8006872 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80067f6:	2308      	movs	r3, #8
 80067f8:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80067fa:	2308      	movs	r3, #8
 80067fc:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	689b      	ldr	r3, [r3, #8]
 8006804:	0e5b      	lsrs	r3, r3, #25
 8006806:	b2db      	uxtb	r3, r3
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	689b      	ldr	r3, [r3, #8]
 8006814:	0f5b      	lsrs	r3, r3, #29
 8006816:	b2db      	uxtb	r3, r3
 8006818:	f003 0307 	and.w	r3, r3, #7
 800681c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800681e:	7fbb      	ldrb	r3, [r7, #30]
 8006820:	7f3a      	ldrb	r2, [r7, #28]
 8006822:	f107 0120 	add.w	r1, r7, #32
 8006826:	440a      	add	r2, r1
 8006828:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800682c:	fb02 f303 	mul.w	r3, r2, r3
 8006830:	7f3a      	ldrb	r2, [r7, #28]
 8006832:	f107 0120 	add.w	r1, r7, #32
 8006836:	440a      	add	r2, r1
 8006838:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800683c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006840:	b29a      	uxth	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006848:	7ffb      	ldrb	r3, [r7, #31]
 800684a:	7f7a      	ldrb	r2, [r7, #29]
 800684c:	f107 0120 	add.w	r1, r7, #32
 8006850:	440a      	add	r2, r1
 8006852:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006856:	fb02 f303 	mul.w	r3, r2, r3
 800685a:	7f7a      	ldrb	r2, [r7, #29]
 800685c:	f107 0120 	add.w	r1, r7, #32
 8006860:	440a      	add	r2, r1
 8006862:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006866:	fb93 f3f2 	sdiv	r3, r3, r2
 800686a:	b29a      	uxth	r2, r3
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006872:	bf00      	nop
 8006874:	3724      	adds	r7, #36	; 0x24
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	080071c4 	.word	0x080071c4
 8006884:	080071cc 	.word	0x080071cc

08006888 <arm_sin_f32>:
 8006888:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8006908 <arm_sin_f32+0x80>
 800688c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006890:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006898:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800689c:	d504      	bpl.n	80068a8 <arm_sin_f32+0x20>
 800689e:	ee17 3a90 	vmov	r3, s15
 80068a2:	3b01      	subs	r3, #1
 80068a4:	ee07 3a90 	vmov	s15, r3
 80068a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068ac:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800690c <arm_sin_f32+0x84>
 80068b0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80068b4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80068b8:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80068bc:	ee17 3a90 	vmov	r3, s15
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068c6:	d21a      	bcs.n	80068fe <arm_sin_f32+0x76>
 80068c8:	ee07 3a90 	vmov	s15, r3
 80068cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068d0:	1c59      	adds	r1, r3, #1
 80068d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80068d6:	4a0e      	ldr	r2, [pc, #56]	; (8006910 <arm_sin_f32+0x88>)
 80068d8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80068dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80068e0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80068e4:	ed93 7a00 	vldr	s14, [r3]
 80068e8:	edd2 6a00 	vldr	s13, [r2]
 80068ec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80068f0:	ee20 0a26 	vmul.f32	s0, s0, s13
 80068f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068f8:	ee37 0a80 	vadd.f32	s0, s15, s0
 80068fc:	4770      	bx	lr
 80068fe:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006902:	2101      	movs	r1, #1
 8006904:	2300      	movs	r3, #0
 8006906:	e7e6      	b.n	80068d6 <arm_sin_f32+0x4e>
 8006908:	3e22f983 	.word	0x3e22f983
 800690c:	44000000 	.word	0x44000000
 8006910:	08007234 	.word	0x08007234

08006914 <__errno>:
 8006914:	4b01      	ldr	r3, [pc, #4]	; (800691c <__errno+0x8>)
 8006916:	6818      	ldr	r0, [r3, #0]
 8006918:	4770      	bx	lr
 800691a:	bf00      	nop
 800691c:	20000040 	.word	0x20000040

08006920 <__libc_init_array>:
 8006920:	b570      	push	{r4, r5, r6, lr}
 8006922:	4e0d      	ldr	r6, [pc, #52]	; (8006958 <__libc_init_array+0x38>)
 8006924:	4c0d      	ldr	r4, [pc, #52]	; (800695c <__libc_init_array+0x3c>)
 8006926:	1ba4      	subs	r4, r4, r6
 8006928:	10a4      	asrs	r4, r4, #2
 800692a:	2500      	movs	r5, #0
 800692c:	42a5      	cmp	r5, r4
 800692e:	d109      	bne.n	8006944 <__libc_init_array+0x24>
 8006930:	4e0b      	ldr	r6, [pc, #44]	; (8006960 <__libc_init_array+0x40>)
 8006932:	4c0c      	ldr	r4, [pc, #48]	; (8006964 <__libc_init_array+0x44>)
 8006934:	f000 fc26 	bl	8007184 <_init>
 8006938:	1ba4      	subs	r4, r4, r6
 800693a:	10a4      	asrs	r4, r4, #2
 800693c:	2500      	movs	r5, #0
 800693e:	42a5      	cmp	r5, r4
 8006940:	d105      	bne.n	800694e <__libc_init_array+0x2e>
 8006942:	bd70      	pop	{r4, r5, r6, pc}
 8006944:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006948:	4798      	blx	r3
 800694a:	3501      	adds	r5, #1
 800694c:	e7ee      	b.n	800692c <__libc_init_array+0xc>
 800694e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006952:	4798      	blx	r3
 8006954:	3501      	adds	r5, #1
 8006956:	e7f2      	b.n	800693e <__libc_init_array+0x1e>
 8006958:	08007a74 	.word	0x08007a74
 800695c:	08007a74 	.word	0x08007a74
 8006960:	08007a74 	.word	0x08007a74
 8006964:	08007a78 	.word	0x08007a78

08006968 <memset>:
 8006968:	4402      	add	r2, r0
 800696a:	4603      	mov	r3, r0
 800696c:	4293      	cmp	r3, r2
 800696e:	d100      	bne.n	8006972 <memset+0xa>
 8006970:	4770      	bx	lr
 8006972:	f803 1b01 	strb.w	r1, [r3], #1
 8006976:	e7f9      	b.n	800696c <memset+0x4>

08006978 <siprintf>:
 8006978:	b40e      	push	{r1, r2, r3}
 800697a:	b500      	push	{lr}
 800697c:	b09c      	sub	sp, #112	; 0x70
 800697e:	ab1d      	add	r3, sp, #116	; 0x74
 8006980:	9002      	str	r0, [sp, #8]
 8006982:	9006      	str	r0, [sp, #24]
 8006984:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006988:	4809      	ldr	r0, [pc, #36]	; (80069b0 <siprintf+0x38>)
 800698a:	9107      	str	r1, [sp, #28]
 800698c:	9104      	str	r1, [sp, #16]
 800698e:	4909      	ldr	r1, [pc, #36]	; (80069b4 <siprintf+0x3c>)
 8006990:	f853 2b04 	ldr.w	r2, [r3], #4
 8006994:	9105      	str	r1, [sp, #20]
 8006996:	6800      	ldr	r0, [r0, #0]
 8006998:	9301      	str	r3, [sp, #4]
 800699a:	a902      	add	r1, sp, #8
 800699c:	f000 f866 	bl	8006a6c <_svfiprintf_r>
 80069a0:	9b02      	ldr	r3, [sp, #8]
 80069a2:	2200      	movs	r2, #0
 80069a4:	701a      	strb	r2, [r3, #0]
 80069a6:	b01c      	add	sp, #112	; 0x70
 80069a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80069ac:	b003      	add	sp, #12
 80069ae:	4770      	bx	lr
 80069b0:	20000040 	.word	0x20000040
 80069b4:	ffff0208 	.word	0xffff0208

080069b8 <__ssputs_r>:
 80069b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069bc:	688e      	ldr	r6, [r1, #8]
 80069be:	429e      	cmp	r6, r3
 80069c0:	4682      	mov	sl, r0
 80069c2:	460c      	mov	r4, r1
 80069c4:	4690      	mov	r8, r2
 80069c6:	4699      	mov	r9, r3
 80069c8:	d837      	bhi.n	8006a3a <__ssputs_r+0x82>
 80069ca:	898a      	ldrh	r2, [r1, #12]
 80069cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80069d0:	d031      	beq.n	8006a36 <__ssputs_r+0x7e>
 80069d2:	6825      	ldr	r5, [r4, #0]
 80069d4:	6909      	ldr	r1, [r1, #16]
 80069d6:	1a6f      	subs	r7, r5, r1
 80069d8:	6965      	ldr	r5, [r4, #20]
 80069da:	2302      	movs	r3, #2
 80069dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80069e0:	fb95 f5f3 	sdiv	r5, r5, r3
 80069e4:	f109 0301 	add.w	r3, r9, #1
 80069e8:	443b      	add	r3, r7
 80069ea:	429d      	cmp	r5, r3
 80069ec:	bf38      	it	cc
 80069ee:	461d      	movcc	r5, r3
 80069f0:	0553      	lsls	r3, r2, #21
 80069f2:	d530      	bpl.n	8006a56 <__ssputs_r+0x9e>
 80069f4:	4629      	mov	r1, r5
 80069f6:	f000 fb2b 	bl	8007050 <_malloc_r>
 80069fa:	4606      	mov	r6, r0
 80069fc:	b950      	cbnz	r0, 8006a14 <__ssputs_r+0x5c>
 80069fe:	230c      	movs	r3, #12
 8006a00:	f8ca 3000 	str.w	r3, [sl]
 8006a04:	89a3      	ldrh	r3, [r4, #12]
 8006a06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a0a:	81a3      	strh	r3, [r4, #12]
 8006a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a14:	463a      	mov	r2, r7
 8006a16:	6921      	ldr	r1, [r4, #16]
 8006a18:	f000 faa8 	bl	8006f6c <memcpy>
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a26:	81a3      	strh	r3, [r4, #12]
 8006a28:	6126      	str	r6, [r4, #16]
 8006a2a:	6165      	str	r5, [r4, #20]
 8006a2c:	443e      	add	r6, r7
 8006a2e:	1bed      	subs	r5, r5, r7
 8006a30:	6026      	str	r6, [r4, #0]
 8006a32:	60a5      	str	r5, [r4, #8]
 8006a34:	464e      	mov	r6, r9
 8006a36:	454e      	cmp	r6, r9
 8006a38:	d900      	bls.n	8006a3c <__ssputs_r+0x84>
 8006a3a:	464e      	mov	r6, r9
 8006a3c:	4632      	mov	r2, r6
 8006a3e:	4641      	mov	r1, r8
 8006a40:	6820      	ldr	r0, [r4, #0]
 8006a42:	f000 fa9e 	bl	8006f82 <memmove>
 8006a46:	68a3      	ldr	r3, [r4, #8]
 8006a48:	1b9b      	subs	r3, r3, r6
 8006a4a:	60a3      	str	r3, [r4, #8]
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	441e      	add	r6, r3
 8006a50:	6026      	str	r6, [r4, #0]
 8006a52:	2000      	movs	r0, #0
 8006a54:	e7dc      	b.n	8006a10 <__ssputs_r+0x58>
 8006a56:	462a      	mov	r2, r5
 8006a58:	f000 fb54 	bl	8007104 <_realloc_r>
 8006a5c:	4606      	mov	r6, r0
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	d1e2      	bne.n	8006a28 <__ssputs_r+0x70>
 8006a62:	6921      	ldr	r1, [r4, #16]
 8006a64:	4650      	mov	r0, sl
 8006a66:	f000 faa5 	bl	8006fb4 <_free_r>
 8006a6a:	e7c8      	b.n	80069fe <__ssputs_r+0x46>

08006a6c <_svfiprintf_r>:
 8006a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a70:	461d      	mov	r5, r3
 8006a72:	898b      	ldrh	r3, [r1, #12]
 8006a74:	061f      	lsls	r7, r3, #24
 8006a76:	b09d      	sub	sp, #116	; 0x74
 8006a78:	4680      	mov	r8, r0
 8006a7a:	460c      	mov	r4, r1
 8006a7c:	4616      	mov	r6, r2
 8006a7e:	d50f      	bpl.n	8006aa0 <_svfiprintf_r+0x34>
 8006a80:	690b      	ldr	r3, [r1, #16]
 8006a82:	b96b      	cbnz	r3, 8006aa0 <_svfiprintf_r+0x34>
 8006a84:	2140      	movs	r1, #64	; 0x40
 8006a86:	f000 fae3 	bl	8007050 <_malloc_r>
 8006a8a:	6020      	str	r0, [r4, #0]
 8006a8c:	6120      	str	r0, [r4, #16]
 8006a8e:	b928      	cbnz	r0, 8006a9c <_svfiprintf_r+0x30>
 8006a90:	230c      	movs	r3, #12
 8006a92:	f8c8 3000 	str.w	r3, [r8]
 8006a96:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9a:	e0c8      	b.n	8006c2e <_svfiprintf_r+0x1c2>
 8006a9c:	2340      	movs	r3, #64	; 0x40
 8006a9e:	6163      	str	r3, [r4, #20]
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8006aa4:	2320      	movs	r3, #32
 8006aa6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aaa:	2330      	movs	r3, #48	; 0x30
 8006aac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ab0:	9503      	str	r5, [sp, #12]
 8006ab2:	f04f 0b01 	mov.w	fp, #1
 8006ab6:	4637      	mov	r7, r6
 8006ab8:	463d      	mov	r5, r7
 8006aba:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006abe:	b10b      	cbz	r3, 8006ac4 <_svfiprintf_r+0x58>
 8006ac0:	2b25      	cmp	r3, #37	; 0x25
 8006ac2:	d13e      	bne.n	8006b42 <_svfiprintf_r+0xd6>
 8006ac4:	ebb7 0a06 	subs.w	sl, r7, r6
 8006ac8:	d00b      	beq.n	8006ae2 <_svfiprintf_r+0x76>
 8006aca:	4653      	mov	r3, sl
 8006acc:	4632      	mov	r2, r6
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4640      	mov	r0, r8
 8006ad2:	f7ff ff71 	bl	80069b8 <__ssputs_r>
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	f000 80a4 	beq.w	8006c24 <_svfiprintf_r+0x1b8>
 8006adc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ade:	4453      	add	r3, sl
 8006ae0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ae2:	783b      	ldrb	r3, [r7, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 809d 	beq.w	8006c24 <_svfiprintf_r+0x1b8>
 8006aea:	2300      	movs	r3, #0
 8006aec:	f04f 32ff 	mov.w	r2, #4294967295
 8006af0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006af4:	9304      	str	r3, [sp, #16]
 8006af6:	9307      	str	r3, [sp, #28]
 8006af8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006afc:	931a      	str	r3, [sp, #104]	; 0x68
 8006afe:	462f      	mov	r7, r5
 8006b00:	2205      	movs	r2, #5
 8006b02:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006b06:	4850      	ldr	r0, [pc, #320]	; (8006c48 <_svfiprintf_r+0x1dc>)
 8006b08:	f7f9 fb7a 	bl	8000200 <memchr>
 8006b0c:	9b04      	ldr	r3, [sp, #16]
 8006b0e:	b9d0      	cbnz	r0, 8006b46 <_svfiprintf_r+0xda>
 8006b10:	06d9      	lsls	r1, r3, #27
 8006b12:	bf44      	itt	mi
 8006b14:	2220      	movmi	r2, #32
 8006b16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b1a:	071a      	lsls	r2, r3, #28
 8006b1c:	bf44      	itt	mi
 8006b1e:	222b      	movmi	r2, #43	; 0x2b
 8006b20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006b24:	782a      	ldrb	r2, [r5, #0]
 8006b26:	2a2a      	cmp	r2, #42	; 0x2a
 8006b28:	d015      	beq.n	8006b56 <_svfiprintf_r+0xea>
 8006b2a:	9a07      	ldr	r2, [sp, #28]
 8006b2c:	462f      	mov	r7, r5
 8006b2e:	2000      	movs	r0, #0
 8006b30:	250a      	movs	r5, #10
 8006b32:	4639      	mov	r1, r7
 8006b34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b38:	3b30      	subs	r3, #48	; 0x30
 8006b3a:	2b09      	cmp	r3, #9
 8006b3c:	d94d      	bls.n	8006bda <_svfiprintf_r+0x16e>
 8006b3e:	b1b8      	cbz	r0, 8006b70 <_svfiprintf_r+0x104>
 8006b40:	e00f      	b.n	8006b62 <_svfiprintf_r+0xf6>
 8006b42:	462f      	mov	r7, r5
 8006b44:	e7b8      	b.n	8006ab8 <_svfiprintf_r+0x4c>
 8006b46:	4a40      	ldr	r2, [pc, #256]	; (8006c48 <_svfiprintf_r+0x1dc>)
 8006b48:	1a80      	subs	r0, r0, r2
 8006b4a:	fa0b f000 	lsl.w	r0, fp, r0
 8006b4e:	4318      	orrs	r0, r3
 8006b50:	9004      	str	r0, [sp, #16]
 8006b52:	463d      	mov	r5, r7
 8006b54:	e7d3      	b.n	8006afe <_svfiprintf_r+0x92>
 8006b56:	9a03      	ldr	r2, [sp, #12]
 8006b58:	1d11      	adds	r1, r2, #4
 8006b5a:	6812      	ldr	r2, [r2, #0]
 8006b5c:	9103      	str	r1, [sp, #12]
 8006b5e:	2a00      	cmp	r2, #0
 8006b60:	db01      	blt.n	8006b66 <_svfiprintf_r+0xfa>
 8006b62:	9207      	str	r2, [sp, #28]
 8006b64:	e004      	b.n	8006b70 <_svfiprintf_r+0x104>
 8006b66:	4252      	negs	r2, r2
 8006b68:	f043 0302 	orr.w	r3, r3, #2
 8006b6c:	9207      	str	r2, [sp, #28]
 8006b6e:	9304      	str	r3, [sp, #16]
 8006b70:	783b      	ldrb	r3, [r7, #0]
 8006b72:	2b2e      	cmp	r3, #46	; 0x2e
 8006b74:	d10c      	bne.n	8006b90 <_svfiprintf_r+0x124>
 8006b76:	787b      	ldrb	r3, [r7, #1]
 8006b78:	2b2a      	cmp	r3, #42	; 0x2a
 8006b7a:	d133      	bne.n	8006be4 <_svfiprintf_r+0x178>
 8006b7c:	9b03      	ldr	r3, [sp, #12]
 8006b7e:	1d1a      	adds	r2, r3, #4
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	9203      	str	r2, [sp, #12]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	bfb8      	it	lt
 8006b88:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b8c:	3702      	adds	r7, #2
 8006b8e:	9305      	str	r3, [sp, #20]
 8006b90:	4d2e      	ldr	r5, [pc, #184]	; (8006c4c <_svfiprintf_r+0x1e0>)
 8006b92:	7839      	ldrb	r1, [r7, #0]
 8006b94:	2203      	movs	r2, #3
 8006b96:	4628      	mov	r0, r5
 8006b98:	f7f9 fb32 	bl	8000200 <memchr>
 8006b9c:	b138      	cbz	r0, 8006bae <_svfiprintf_r+0x142>
 8006b9e:	2340      	movs	r3, #64	; 0x40
 8006ba0:	1b40      	subs	r0, r0, r5
 8006ba2:	fa03 f000 	lsl.w	r0, r3, r0
 8006ba6:	9b04      	ldr	r3, [sp, #16]
 8006ba8:	4303      	orrs	r3, r0
 8006baa:	3701      	adds	r7, #1
 8006bac:	9304      	str	r3, [sp, #16]
 8006bae:	7839      	ldrb	r1, [r7, #0]
 8006bb0:	4827      	ldr	r0, [pc, #156]	; (8006c50 <_svfiprintf_r+0x1e4>)
 8006bb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bb6:	2206      	movs	r2, #6
 8006bb8:	1c7e      	adds	r6, r7, #1
 8006bba:	f7f9 fb21 	bl	8000200 <memchr>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	d038      	beq.n	8006c34 <_svfiprintf_r+0x1c8>
 8006bc2:	4b24      	ldr	r3, [pc, #144]	; (8006c54 <_svfiprintf_r+0x1e8>)
 8006bc4:	bb13      	cbnz	r3, 8006c0c <_svfiprintf_r+0x1a0>
 8006bc6:	9b03      	ldr	r3, [sp, #12]
 8006bc8:	3307      	adds	r3, #7
 8006bca:	f023 0307 	bic.w	r3, r3, #7
 8006bce:	3308      	adds	r3, #8
 8006bd0:	9303      	str	r3, [sp, #12]
 8006bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bd4:	444b      	add	r3, r9
 8006bd6:	9309      	str	r3, [sp, #36]	; 0x24
 8006bd8:	e76d      	b.n	8006ab6 <_svfiprintf_r+0x4a>
 8006bda:	fb05 3202 	mla	r2, r5, r2, r3
 8006bde:	2001      	movs	r0, #1
 8006be0:	460f      	mov	r7, r1
 8006be2:	e7a6      	b.n	8006b32 <_svfiprintf_r+0xc6>
 8006be4:	2300      	movs	r3, #0
 8006be6:	3701      	adds	r7, #1
 8006be8:	9305      	str	r3, [sp, #20]
 8006bea:	4619      	mov	r1, r3
 8006bec:	250a      	movs	r5, #10
 8006bee:	4638      	mov	r0, r7
 8006bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bf4:	3a30      	subs	r2, #48	; 0x30
 8006bf6:	2a09      	cmp	r2, #9
 8006bf8:	d903      	bls.n	8006c02 <_svfiprintf_r+0x196>
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d0c8      	beq.n	8006b90 <_svfiprintf_r+0x124>
 8006bfe:	9105      	str	r1, [sp, #20]
 8006c00:	e7c6      	b.n	8006b90 <_svfiprintf_r+0x124>
 8006c02:	fb05 2101 	mla	r1, r5, r1, r2
 8006c06:	2301      	movs	r3, #1
 8006c08:	4607      	mov	r7, r0
 8006c0a:	e7f0      	b.n	8006bee <_svfiprintf_r+0x182>
 8006c0c:	ab03      	add	r3, sp, #12
 8006c0e:	9300      	str	r3, [sp, #0]
 8006c10:	4622      	mov	r2, r4
 8006c12:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <_svfiprintf_r+0x1ec>)
 8006c14:	a904      	add	r1, sp, #16
 8006c16:	4640      	mov	r0, r8
 8006c18:	f3af 8000 	nop.w
 8006c1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006c20:	4681      	mov	r9, r0
 8006c22:	d1d6      	bne.n	8006bd2 <_svfiprintf_r+0x166>
 8006c24:	89a3      	ldrh	r3, [r4, #12]
 8006c26:	065b      	lsls	r3, r3, #25
 8006c28:	f53f af35 	bmi.w	8006a96 <_svfiprintf_r+0x2a>
 8006c2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c2e:	b01d      	add	sp, #116	; 0x74
 8006c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c34:	ab03      	add	r3, sp, #12
 8006c36:	9300      	str	r3, [sp, #0]
 8006c38:	4622      	mov	r2, r4
 8006c3a:	4b07      	ldr	r3, [pc, #28]	; (8006c58 <_svfiprintf_r+0x1ec>)
 8006c3c:	a904      	add	r1, sp, #16
 8006c3e:	4640      	mov	r0, r8
 8006c40:	f000 f882 	bl	8006d48 <_printf_i>
 8006c44:	e7ea      	b.n	8006c1c <_svfiprintf_r+0x1b0>
 8006c46:	bf00      	nop
 8006c48:	08007a38 	.word	0x08007a38
 8006c4c:	08007a3e 	.word	0x08007a3e
 8006c50:	08007a42 	.word	0x08007a42
 8006c54:	00000000 	.word	0x00000000
 8006c58:	080069b9 	.word	0x080069b9

08006c5c <_printf_common>:
 8006c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c60:	4691      	mov	r9, r2
 8006c62:	461f      	mov	r7, r3
 8006c64:	688a      	ldr	r2, [r1, #8]
 8006c66:	690b      	ldr	r3, [r1, #16]
 8006c68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	bfb8      	it	lt
 8006c70:	4613      	movlt	r3, r2
 8006c72:	f8c9 3000 	str.w	r3, [r9]
 8006c76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c7a:	4606      	mov	r6, r0
 8006c7c:	460c      	mov	r4, r1
 8006c7e:	b112      	cbz	r2, 8006c86 <_printf_common+0x2a>
 8006c80:	3301      	adds	r3, #1
 8006c82:	f8c9 3000 	str.w	r3, [r9]
 8006c86:	6823      	ldr	r3, [r4, #0]
 8006c88:	0699      	lsls	r1, r3, #26
 8006c8a:	bf42      	ittt	mi
 8006c8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006c90:	3302      	addmi	r3, #2
 8006c92:	f8c9 3000 	strmi.w	r3, [r9]
 8006c96:	6825      	ldr	r5, [r4, #0]
 8006c98:	f015 0506 	ands.w	r5, r5, #6
 8006c9c:	d107      	bne.n	8006cae <_printf_common+0x52>
 8006c9e:	f104 0a19 	add.w	sl, r4, #25
 8006ca2:	68e3      	ldr	r3, [r4, #12]
 8006ca4:	f8d9 2000 	ldr.w	r2, [r9]
 8006ca8:	1a9b      	subs	r3, r3, r2
 8006caa:	42ab      	cmp	r3, r5
 8006cac:	dc28      	bgt.n	8006d00 <_printf_common+0xa4>
 8006cae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006cb2:	6822      	ldr	r2, [r4, #0]
 8006cb4:	3300      	adds	r3, #0
 8006cb6:	bf18      	it	ne
 8006cb8:	2301      	movne	r3, #1
 8006cba:	0692      	lsls	r2, r2, #26
 8006cbc:	d42d      	bmi.n	8006d1a <_printf_common+0xbe>
 8006cbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cc2:	4639      	mov	r1, r7
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	47c0      	blx	r8
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d020      	beq.n	8006d0e <_printf_common+0xb2>
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	68e5      	ldr	r5, [r4, #12]
 8006cd0:	f8d9 2000 	ldr.w	r2, [r9]
 8006cd4:	f003 0306 	and.w	r3, r3, #6
 8006cd8:	2b04      	cmp	r3, #4
 8006cda:	bf08      	it	eq
 8006cdc:	1aad      	subeq	r5, r5, r2
 8006cde:	68a3      	ldr	r3, [r4, #8]
 8006ce0:	6922      	ldr	r2, [r4, #16]
 8006ce2:	bf0c      	ite	eq
 8006ce4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ce8:	2500      	movne	r5, #0
 8006cea:	4293      	cmp	r3, r2
 8006cec:	bfc4      	itt	gt
 8006cee:	1a9b      	subgt	r3, r3, r2
 8006cf0:	18ed      	addgt	r5, r5, r3
 8006cf2:	f04f 0900 	mov.w	r9, #0
 8006cf6:	341a      	adds	r4, #26
 8006cf8:	454d      	cmp	r5, r9
 8006cfa:	d11a      	bne.n	8006d32 <_printf_common+0xd6>
 8006cfc:	2000      	movs	r0, #0
 8006cfe:	e008      	b.n	8006d12 <_printf_common+0xb6>
 8006d00:	2301      	movs	r3, #1
 8006d02:	4652      	mov	r2, sl
 8006d04:	4639      	mov	r1, r7
 8006d06:	4630      	mov	r0, r6
 8006d08:	47c0      	blx	r8
 8006d0a:	3001      	adds	r0, #1
 8006d0c:	d103      	bne.n	8006d16 <_printf_common+0xba>
 8006d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d16:	3501      	adds	r5, #1
 8006d18:	e7c3      	b.n	8006ca2 <_printf_common+0x46>
 8006d1a:	18e1      	adds	r1, r4, r3
 8006d1c:	1c5a      	adds	r2, r3, #1
 8006d1e:	2030      	movs	r0, #48	; 0x30
 8006d20:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d24:	4422      	add	r2, r4
 8006d26:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d2a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d2e:	3302      	adds	r3, #2
 8006d30:	e7c5      	b.n	8006cbe <_printf_common+0x62>
 8006d32:	2301      	movs	r3, #1
 8006d34:	4622      	mov	r2, r4
 8006d36:	4639      	mov	r1, r7
 8006d38:	4630      	mov	r0, r6
 8006d3a:	47c0      	blx	r8
 8006d3c:	3001      	adds	r0, #1
 8006d3e:	d0e6      	beq.n	8006d0e <_printf_common+0xb2>
 8006d40:	f109 0901 	add.w	r9, r9, #1
 8006d44:	e7d8      	b.n	8006cf8 <_printf_common+0x9c>
	...

08006d48 <_printf_i>:
 8006d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d4c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006d50:	460c      	mov	r4, r1
 8006d52:	7e09      	ldrb	r1, [r1, #24]
 8006d54:	b085      	sub	sp, #20
 8006d56:	296e      	cmp	r1, #110	; 0x6e
 8006d58:	4617      	mov	r7, r2
 8006d5a:	4606      	mov	r6, r0
 8006d5c:	4698      	mov	r8, r3
 8006d5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d60:	f000 80b3 	beq.w	8006eca <_printf_i+0x182>
 8006d64:	d822      	bhi.n	8006dac <_printf_i+0x64>
 8006d66:	2963      	cmp	r1, #99	; 0x63
 8006d68:	d036      	beq.n	8006dd8 <_printf_i+0x90>
 8006d6a:	d80a      	bhi.n	8006d82 <_printf_i+0x3a>
 8006d6c:	2900      	cmp	r1, #0
 8006d6e:	f000 80b9 	beq.w	8006ee4 <_printf_i+0x19c>
 8006d72:	2958      	cmp	r1, #88	; 0x58
 8006d74:	f000 8083 	beq.w	8006e7e <_printf_i+0x136>
 8006d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d7c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006d80:	e032      	b.n	8006de8 <_printf_i+0xa0>
 8006d82:	2964      	cmp	r1, #100	; 0x64
 8006d84:	d001      	beq.n	8006d8a <_printf_i+0x42>
 8006d86:	2969      	cmp	r1, #105	; 0x69
 8006d88:	d1f6      	bne.n	8006d78 <_printf_i+0x30>
 8006d8a:	6820      	ldr	r0, [r4, #0]
 8006d8c:	6813      	ldr	r3, [r2, #0]
 8006d8e:	0605      	lsls	r5, r0, #24
 8006d90:	f103 0104 	add.w	r1, r3, #4
 8006d94:	d52a      	bpl.n	8006dec <_printf_i+0xa4>
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6011      	str	r1, [r2, #0]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	da03      	bge.n	8006da6 <_printf_i+0x5e>
 8006d9e:	222d      	movs	r2, #45	; 0x2d
 8006da0:	425b      	negs	r3, r3
 8006da2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006da6:	486f      	ldr	r0, [pc, #444]	; (8006f64 <_printf_i+0x21c>)
 8006da8:	220a      	movs	r2, #10
 8006daa:	e039      	b.n	8006e20 <_printf_i+0xd8>
 8006dac:	2973      	cmp	r1, #115	; 0x73
 8006dae:	f000 809d 	beq.w	8006eec <_printf_i+0x1a4>
 8006db2:	d808      	bhi.n	8006dc6 <_printf_i+0x7e>
 8006db4:	296f      	cmp	r1, #111	; 0x6f
 8006db6:	d020      	beq.n	8006dfa <_printf_i+0xb2>
 8006db8:	2970      	cmp	r1, #112	; 0x70
 8006dba:	d1dd      	bne.n	8006d78 <_printf_i+0x30>
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	f043 0320 	orr.w	r3, r3, #32
 8006dc2:	6023      	str	r3, [r4, #0]
 8006dc4:	e003      	b.n	8006dce <_printf_i+0x86>
 8006dc6:	2975      	cmp	r1, #117	; 0x75
 8006dc8:	d017      	beq.n	8006dfa <_printf_i+0xb2>
 8006dca:	2978      	cmp	r1, #120	; 0x78
 8006dcc:	d1d4      	bne.n	8006d78 <_printf_i+0x30>
 8006dce:	2378      	movs	r3, #120	; 0x78
 8006dd0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006dd4:	4864      	ldr	r0, [pc, #400]	; (8006f68 <_printf_i+0x220>)
 8006dd6:	e055      	b.n	8006e84 <_printf_i+0x13c>
 8006dd8:	6813      	ldr	r3, [r2, #0]
 8006dda:	1d19      	adds	r1, r3, #4
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	6011      	str	r1, [r2, #0]
 8006de0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006de4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006de8:	2301      	movs	r3, #1
 8006dea:	e08c      	b.n	8006f06 <_printf_i+0x1be>
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	6011      	str	r1, [r2, #0]
 8006df0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006df4:	bf18      	it	ne
 8006df6:	b21b      	sxthne	r3, r3
 8006df8:	e7cf      	b.n	8006d9a <_printf_i+0x52>
 8006dfa:	6813      	ldr	r3, [r2, #0]
 8006dfc:	6825      	ldr	r5, [r4, #0]
 8006dfe:	1d18      	adds	r0, r3, #4
 8006e00:	6010      	str	r0, [r2, #0]
 8006e02:	0628      	lsls	r0, r5, #24
 8006e04:	d501      	bpl.n	8006e0a <_printf_i+0xc2>
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	e002      	b.n	8006e10 <_printf_i+0xc8>
 8006e0a:	0668      	lsls	r0, r5, #25
 8006e0c:	d5fb      	bpl.n	8006e06 <_printf_i+0xbe>
 8006e0e:	881b      	ldrh	r3, [r3, #0]
 8006e10:	4854      	ldr	r0, [pc, #336]	; (8006f64 <_printf_i+0x21c>)
 8006e12:	296f      	cmp	r1, #111	; 0x6f
 8006e14:	bf14      	ite	ne
 8006e16:	220a      	movne	r2, #10
 8006e18:	2208      	moveq	r2, #8
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e20:	6865      	ldr	r5, [r4, #4]
 8006e22:	60a5      	str	r5, [r4, #8]
 8006e24:	2d00      	cmp	r5, #0
 8006e26:	f2c0 8095 	blt.w	8006f54 <_printf_i+0x20c>
 8006e2a:	6821      	ldr	r1, [r4, #0]
 8006e2c:	f021 0104 	bic.w	r1, r1, #4
 8006e30:	6021      	str	r1, [r4, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d13d      	bne.n	8006eb2 <_printf_i+0x16a>
 8006e36:	2d00      	cmp	r5, #0
 8006e38:	f040 808e 	bne.w	8006f58 <_printf_i+0x210>
 8006e3c:	4665      	mov	r5, ip
 8006e3e:	2a08      	cmp	r2, #8
 8006e40:	d10b      	bne.n	8006e5a <_printf_i+0x112>
 8006e42:	6823      	ldr	r3, [r4, #0]
 8006e44:	07db      	lsls	r3, r3, #31
 8006e46:	d508      	bpl.n	8006e5a <_printf_i+0x112>
 8006e48:	6923      	ldr	r3, [r4, #16]
 8006e4a:	6862      	ldr	r2, [r4, #4]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	bfde      	ittt	le
 8006e50:	2330      	movle	r3, #48	; 0x30
 8006e52:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e56:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e5a:	ebac 0305 	sub.w	r3, ip, r5
 8006e5e:	6123      	str	r3, [r4, #16]
 8006e60:	f8cd 8000 	str.w	r8, [sp]
 8006e64:	463b      	mov	r3, r7
 8006e66:	aa03      	add	r2, sp, #12
 8006e68:	4621      	mov	r1, r4
 8006e6a:	4630      	mov	r0, r6
 8006e6c:	f7ff fef6 	bl	8006c5c <_printf_common>
 8006e70:	3001      	adds	r0, #1
 8006e72:	d14d      	bne.n	8006f10 <_printf_i+0x1c8>
 8006e74:	f04f 30ff 	mov.w	r0, #4294967295
 8006e78:	b005      	add	sp, #20
 8006e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e7e:	4839      	ldr	r0, [pc, #228]	; (8006f64 <_printf_i+0x21c>)
 8006e80:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006e84:	6813      	ldr	r3, [r2, #0]
 8006e86:	6821      	ldr	r1, [r4, #0]
 8006e88:	1d1d      	adds	r5, r3, #4
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	6015      	str	r5, [r2, #0]
 8006e8e:	060a      	lsls	r2, r1, #24
 8006e90:	d50b      	bpl.n	8006eaa <_printf_i+0x162>
 8006e92:	07ca      	lsls	r2, r1, #31
 8006e94:	bf44      	itt	mi
 8006e96:	f041 0120 	orrmi.w	r1, r1, #32
 8006e9a:	6021      	strmi	r1, [r4, #0]
 8006e9c:	b91b      	cbnz	r3, 8006ea6 <_printf_i+0x15e>
 8006e9e:	6822      	ldr	r2, [r4, #0]
 8006ea0:	f022 0220 	bic.w	r2, r2, #32
 8006ea4:	6022      	str	r2, [r4, #0]
 8006ea6:	2210      	movs	r2, #16
 8006ea8:	e7b7      	b.n	8006e1a <_printf_i+0xd2>
 8006eaa:	064d      	lsls	r5, r1, #25
 8006eac:	bf48      	it	mi
 8006eae:	b29b      	uxthmi	r3, r3
 8006eb0:	e7ef      	b.n	8006e92 <_printf_i+0x14a>
 8006eb2:	4665      	mov	r5, ip
 8006eb4:	fbb3 f1f2 	udiv	r1, r3, r2
 8006eb8:	fb02 3311 	mls	r3, r2, r1, r3
 8006ebc:	5cc3      	ldrb	r3, [r0, r3]
 8006ebe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ec2:	460b      	mov	r3, r1
 8006ec4:	2900      	cmp	r1, #0
 8006ec6:	d1f5      	bne.n	8006eb4 <_printf_i+0x16c>
 8006ec8:	e7b9      	b.n	8006e3e <_printf_i+0xf6>
 8006eca:	6813      	ldr	r3, [r2, #0]
 8006ecc:	6825      	ldr	r5, [r4, #0]
 8006ece:	6961      	ldr	r1, [r4, #20]
 8006ed0:	1d18      	adds	r0, r3, #4
 8006ed2:	6010      	str	r0, [r2, #0]
 8006ed4:	0628      	lsls	r0, r5, #24
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	d501      	bpl.n	8006ede <_printf_i+0x196>
 8006eda:	6019      	str	r1, [r3, #0]
 8006edc:	e002      	b.n	8006ee4 <_printf_i+0x19c>
 8006ede:	066a      	lsls	r2, r5, #25
 8006ee0:	d5fb      	bpl.n	8006eda <_printf_i+0x192>
 8006ee2:	8019      	strh	r1, [r3, #0]
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	6123      	str	r3, [r4, #16]
 8006ee8:	4665      	mov	r5, ip
 8006eea:	e7b9      	b.n	8006e60 <_printf_i+0x118>
 8006eec:	6813      	ldr	r3, [r2, #0]
 8006eee:	1d19      	adds	r1, r3, #4
 8006ef0:	6011      	str	r1, [r2, #0]
 8006ef2:	681d      	ldr	r5, [r3, #0]
 8006ef4:	6862      	ldr	r2, [r4, #4]
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	4628      	mov	r0, r5
 8006efa:	f7f9 f981 	bl	8000200 <memchr>
 8006efe:	b108      	cbz	r0, 8006f04 <_printf_i+0x1bc>
 8006f00:	1b40      	subs	r0, r0, r5
 8006f02:	6060      	str	r0, [r4, #4]
 8006f04:	6863      	ldr	r3, [r4, #4]
 8006f06:	6123      	str	r3, [r4, #16]
 8006f08:	2300      	movs	r3, #0
 8006f0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f0e:	e7a7      	b.n	8006e60 <_printf_i+0x118>
 8006f10:	6923      	ldr	r3, [r4, #16]
 8006f12:	462a      	mov	r2, r5
 8006f14:	4639      	mov	r1, r7
 8006f16:	4630      	mov	r0, r6
 8006f18:	47c0      	blx	r8
 8006f1a:	3001      	adds	r0, #1
 8006f1c:	d0aa      	beq.n	8006e74 <_printf_i+0x12c>
 8006f1e:	6823      	ldr	r3, [r4, #0]
 8006f20:	079b      	lsls	r3, r3, #30
 8006f22:	d413      	bmi.n	8006f4c <_printf_i+0x204>
 8006f24:	68e0      	ldr	r0, [r4, #12]
 8006f26:	9b03      	ldr	r3, [sp, #12]
 8006f28:	4298      	cmp	r0, r3
 8006f2a:	bfb8      	it	lt
 8006f2c:	4618      	movlt	r0, r3
 8006f2e:	e7a3      	b.n	8006e78 <_printf_i+0x130>
 8006f30:	2301      	movs	r3, #1
 8006f32:	464a      	mov	r2, r9
 8006f34:	4639      	mov	r1, r7
 8006f36:	4630      	mov	r0, r6
 8006f38:	47c0      	blx	r8
 8006f3a:	3001      	adds	r0, #1
 8006f3c:	d09a      	beq.n	8006e74 <_printf_i+0x12c>
 8006f3e:	3501      	adds	r5, #1
 8006f40:	68e3      	ldr	r3, [r4, #12]
 8006f42:	9a03      	ldr	r2, [sp, #12]
 8006f44:	1a9b      	subs	r3, r3, r2
 8006f46:	42ab      	cmp	r3, r5
 8006f48:	dcf2      	bgt.n	8006f30 <_printf_i+0x1e8>
 8006f4a:	e7eb      	b.n	8006f24 <_printf_i+0x1dc>
 8006f4c:	2500      	movs	r5, #0
 8006f4e:	f104 0919 	add.w	r9, r4, #25
 8006f52:	e7f5      	b.n	8006f40 <_printf_i+0x1f8>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1ac      	bne.n	8006eb2 <_printf_i+0x16a>
 8006f58:	7803      	ldrb	r3, [r0, #0]
 8006f5a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006f5e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f62:	e76c      	b.n	8006e3e <_printf_i+0xf6>
 8006f64:	08007a49 	.word	0x08007a49
 8006f68:	08007a5a 	.word	0x08007a5a

08006f6c <memcpy>:
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	1e43      	subs	r3, r0, #1
 8006f70:	440a      	add	r2, r1
 8006f72:	4291      	cmp	r1, r2
 8006f74:	d100      	bne.n	8006f78 <memcpy+0xc>
 8006f76:	bd10      	pop	{r4, pc}
 8006f78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f7c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f80:	e7f7      	b.n	8006f72 <memcpy+0x6>

08006f82 <memmove>:
 8006f82:	4288      	cmp	r0, r1
 8006f84:	b510      	push	{r4, lr}
 8006f86:	eb01 0302 	add.w	r3, r1, r2
 8006f8a:	d807      	bhi.n	8006f9c <memmove+0x1a>
 8006f8c:	1e42      	subs	r2, r0, #1
 8006f8e:	4299      	cmp	r1, r3
 8006f90:	d00a      	beq.n	8006fa8 <memmove+0x26>
 8006f92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f96:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006f9a:	e7f8      	b.n	8006f8e <memmove+0xc>
 8006f9c:	4283      	cmp	r3, r0
 8006f9e:	d9f5      	bls.n	8006f8c <memmove+0xa>
 8006fa0:	1881      	adds	r1, r0, r2
 8006fa2:	1ad2      	subs	r2, r2, r3
 8006fa4:	42d3      	cmn	r3, r2
 8006fa6:	d100      	bne.n	8006faa <memmove+0x28>
 8006fa8:	bd10      	pop	{r4, pc}
 8006faa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006fb2:	e7f7      	b.n	8006fa4 <memmove+0x22>

08006fb4 <_free_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4605      	mov	r5, r0
 8006fb8:	2900      	cmp	r1, #0
 8006fba:	d045      	beq.n	8007048 <_free_r+0x94>
 8006fbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fc0:	1f0c      	subs	r4, r1, #4
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	bfb8      	it	lt
 8006fc6:	18e4      	addlt	r4, r4, r3
 8006fc8:	f000 f8d2 	bl	8007170 <__malloc_lock>
 8006fcc:	4a1f      	ldr	r2, [pc, #124]	; (800704c <_free_r+0x98>)
 8006fce:	6813      	ldr	r3, [r2, #0]
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	b933      	cbnz	r3, 8006fe2 <_free_r+0x2e>
 8006fd4:	6063      	str	r3, [r4, #4]
 8006fd6:	6014      	str	r4, [r2, #0]
 8006fd8:	4628      	mov	r0, r5
 8006fda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006fde:	f000 b8c8 	b.w	8007172 <__malloc_unlock>
 8006fe2:	42a3      	cmp	r3, r4
 8006fe4:	d90c      	bls.n	8007000 <_free_r+0x4c>
 8006fe6:	6821      	ldr	r1, [r4, #0]
 8006fe8:	1862      	adds	r2, r4, r1
 8006fea:	4293      	cmp	r3, r2
 8006fec:	bf04      	itt	eq
 8006fee:	681a      	ldreq	r2, [r3, #0]
 8006ff0:	685b      	ldreq	r3, [r3, #4]
 8006ff2:	6063      	str	r3, [r4, #4]
 8006ff4:	bf04      	itt	eq
 8006ff6:	1852      	addeq	r2, r2, r1
 8006ff8:	6022      	streq	r2, [r4, #0]
 8006ffa:	6004      	str	r4, [r0, #0]
 8006ffc:	e7ec      	b.n	8006fd8 <_free_r+0x24>
 8006ffe:	4613      	mov	r3, r2
 8007000:	685a      	ldr	r2, [r3, #4]
 8007002:	b10a      	cbz	r2, 8007008 <_free_r+0x54>
 8007004:	42a2      	cmp	r2, r4
 8007006:	d9fa      	bls.n	8006ffe <_free_r+0x4a>
 8007008:	6819      	ldr	r1, [r3, #0]
 800700a:	1858      	adds	r0, r3, r1
 800700c:	42a0      	cmp	r0, r4
 800700e:	d10b      	bne.n	8007028 <_free_r+0x74>
 8007010:	6820      	ldr	r0, [r4, #0]
 8007012:	4401      	add	r1, r0
 8007014:	1858      	adds	r0, r3, r1
 8007016:	4282      	cmp	r2, r0
 8007018:	6019      	str	r1, [r3, #0]
 800701a:	d1dd      	bne.n	8006fd8 <_free_r+0x24>
 800701c:	6810      	ldr	r0, [r2, #0]
 800701e:	6852      	ldr	r2, [r2, #4]
 8007020:	605a      	str	r2, [r3, #4]
 8007022:	4401      	add	r1, r0
 8007024:	6019      	str	r1, [r3, #0]
 8007026:	e7d7      	b.n	8006fd8 <_free_r+0x24>
 8007028:	d902      	bls.n	8007030 <_free_r+0x7c>
 800702a:	230c      	movs	r3, #12
 800702c:	602b      	str	r3, [r5, #0]
 800702e:	e7d3      	b.n	8006fd8 <_free_r+0x24>
 8007030:	6820      	ldr	r0, [r4, #0]
 8007032:	1821      	adds	r1, r4, r0
 8007034:	428a      	cmp	r2, r1
 8007036:	bf04      	itt	eq
 8007038:	6811      	ldreq	r1, [r2, #0]
 800703a:	6852      	ldreq	r2, [r2, #4]
 800703c:	6062      	str	r2, [r4, #4]
 800703e:	bf04      	itt	eq
 8007040:	1809      	addeq	r1, r1, r0
 8007042:	6021      	streq	r1, [r4, #0]
 8007044:	605c      	str	r4, [r3, #4]
 8007046:	e7c7      	b.n	8006fd8 <_free_r+0x24>
 8007048:	bd38      	pop	{r3, r4, r5, pc}
 800704a:	bf00      	nop
 800704c:	200000cc 	.word	0x200000cc

08007050 <_malloc_r>:
 8007050:	b570      	push	{r4, r5, r6, lr}
 8007052:	1ccd      	adds	r5, r1, #3
 8007054:	f025 0503 	bic.w	r5, r5, #3
 8007058:	3508      	adds	r5, #8
 800705a:	2d0c      	cmp	r5, #12
 800705c:	bf38      	it	cc
 800705e:	250c      	movcc	r5, #12
 8007060:	2d00      	cmp	r5, #0
 8007062:	4606      	mov	r6, r0
 8007064:	db01      	blt.n	800706a <_malloc_r+0x1a>
 8007066:	42a9      	cmp	r1, r5
 8007068:	d903      	bls.n	8007072 <_malloc_r+0x22>
 800706a:	230c      	movs	r3, #12
 800706c:	6033      	str	r3, [r6, #0]
 800706e:	2000      	movs	r0, #0
 8007070:	bd70      	pop	{r4, r5, r6, pc}
 8007072:	f000 f87d 	bl	8007170 <__malloc_lock>
 8007076:	4a21      	ldr	r2, [pc, #132]	; (80070fc <_malloc_r+0xac>)
 8007078:	6814      	ldr	r4, [r2, #0]
 800707a:	4621      	mov	r1, r4
 800707c:	b991      	cbnz	r1, 80070a4 <_malloc_r+0x54>
 800707e:	4c20      	ldr	r4, [pc, #128]	; (8007100 <_malloc_r+0xb0>)
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	b91b      	cbnz	r3, 800708c <_malloc_r+0x3c>
 8007084:	4630      	mov	r0, r6
 8007086:	f000 f863 	bl	8007150 <_sbrk_r>
 800708a:	6020      	str	r0, [r4, #0]
 800708c:	4629      	mov	r1, r5
 800708e:	4630      	mov	r0, r6
 8007090:	f000 f85e 	bl	8007150 <_sbrk_r>
 8007094:	1c43      	adds	r3, r0, #1
 8007096:	d124      	bne.n	80070e2 <_malloc_r+0x92>
 8007098:	230c      	movs	r3, #12
 800709a:	6033      	str	r3, [r6, #0]
 800709c:	4630      	mov	r0, r6
 800709e:	f000 f868 	bl	8007172 <__malloc_unlock>
 80070a2:	e7e4      	b.n	800706e <_malloc_r+0x1e>
 80070a4:	680b      	ldr	r3, [r1, #0]
 80070a6:	1b5b      	subs	r3, r3, r5
 80070a8:	d418      	bmi.n	80070dc <_malloc_r+0x8c>
 80070aa:	2b0b      	cmp	r3, #11
 80070ac:	d90f      	bls.n	80070ce <_malloc_r+0x7e>
 80070ae:	600b      	str	r3, [r1, #0]
 80070b0:	50cd      	str	r5, [r1, r3]
 80070b2:	18cc      	adds	r4, r1, r3
 80070b4:	4630      	mov	r0, r6
 80070b6:	f000 f85c 	bl	8007172 <__malloc_unlock>
 80070ba:	f104 000b 	add.w	r0, r4, #11
 80070be:	1d23      	adds	r3, r4, #4
 80070c0:	f020 0007 	bic.w	r0, r0, #7
 80070c4:	1ac3      	subs	r3, r0, r3
 80070c6:	d0d3      	beq.n	8007070 <_malloc_r+0x20>
 80070c8:	425a      	negs	r2, r3
 80070ca:	50e2      	str	r2, [r4, r3]
 80070cc:	e7d0      	b.n	8007070 <_malloc_r+0x20>
 80070ce:	428c      	cmp	r4, r1
 80070d0:	684b      	ldr	r3, [r1, #4]
 80070d2:	bf16      	itet	ne
 80070d4:	6063      	strne	r3, [r4, #4]
 80070d6:	6013      	streq	r3, [r2, #0]
 80070d8:	460c      	movne	r4, r1
 80070da:	e7eb      	b.n	80070b4 <_malloc_r+0x64>
 80070dc:	460c      	mov	r4, r1
 80070de:	6849      	ldr	r1, [r1, #4]
 80070e0:	e7cc      	b.n	800707c <_malloc_r+0x2c>
 80070e2:	1cc4      	adds	r4, r0, #3
 80070e4:	f024 0403 	bic.w	r4, r4, #3
 80070e8:	42a0      	cmp	r0, r4
 80070ea:	d005      	beq.n	80070f8 <_malloc_r+0xa8>
 80070ec:	1a21      	subs	r1, r4, r0
 80070ee:	4630      	mov	r0, r6
 80070f0:	f000 f82e 	bl	8007150 <_sbrk_r>
 80070f4:	3001      	adds	r0, #1
 80070f6:	d0cf      	beq.n	8007098 <_malloc_r+0x48>
 80070f8:	6025      	str	r5, [r4, #0]
 80070fa:	e7db      	b.n	80070b4 <_malloc_r+0x64>
 80070fc:	200000cc 	.word	0x200000cc
 8007100:	200000d0 	.word	0x200000d0

08007104 <_realloc_r>:
 8007104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007106:	4607      	mov	r7, r0
 8007108:	4614      	mov	r4, r2
 800710a:	460e      	mov	r6, r1
 800710c:	b921      	cbnz	r1, 8007118 <_realloc_r+0x14>
 800710e:	4611      	mov	r1, r2
 8007110:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007114:	f7ff bf9c 	b.w	8007050 <_malloc_r>
 8007118:	b922      	cbnz	r2, 8007124 <_realloc_r+0x20>
 800711a:	f7ff ff4b 	bl	8006fb4 <_free_r>
 800711e:	4625      	mov	r5, r4
 8007120:	4628      	mov	r0, r5
 8007122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007124:	f000 f826 	bl	8007174 <_malloc_usable_size_r>
 8007128:	42a0      	cmp	r0, r4
 800712a:	d20f      	bcs.n	800714c <_realloc_r+0x48>
 800712c:	4621      	mov	r1, r4
 800712e:	4638      	mov	r0, r7
 8007130:	f7ff ff8e 	bl	8007050 <_malloc_r>
 8007134:	4605      	mov	r5, r0
 8007136:	2800      	cmp	r0, #0
 8007138:	d0f2      	beq.n	8007120 <_realloc_r+0x1c>
 800713a:	4631      	mov	r1, r6
 800713c:	4622      	mov	r2, r4
 800713e:	f7ff ff15 	bl	8006f6c <memcpy>
 8007142:	4631      	mov	r1, r6
 8007144:	4638      	mov	r0, r7
 8007146:	f7ff ff35 	bl	8006fb4 <_free_r>
 800714a:	e7e9      	b.n	8007120 <_realloc_r+0x1c>
 800714c:	4635      	mov	r5, r6
 800714e:	e7e7      	b.n	8007120 <_realloc_r+0x1c>

08007150 <_sbrk_r>:
 8007150:	b538      	push	{r3, r4, r5, lr}
 8007152:	4c06      	ldr	r4, [pc, #24]	; (800716c <_sbrk_r+0x1c>)
 8007154:	2300      	movs	r3, #0
 8007156:	4605      	mov	r5, r0
 8007158:	4608      	mov	r0, r1
 800715a:	6023      	str	r3, [r4, #0]
 800715c:	f7fa fe1a 	bl	8001d94 <_sbrk>
 8007160:	1c43      	adds	r3, r0, #1
 8007162:	d102      	bne.n	800716a <_sbrk_r+0x1a>
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	b103      	cbz	r3, 800716a <_sbrk_r+0x1a>
 8007168:	602b      	str	r3, [r5, #0]
 800716a:	bd38      	pop	{r3, r4, r5, pc}
 800716c:	20000420 	.word	0x20000420

08007170 <__malloc_lock>:
 8007170:	4770      	bx	lr

08007172 <__malloc_unlock>:
 8007172:	4770      	bx	lr

08007174 <_malloc_usable_size_r>:
 8007174:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007178:	1f18      	subs	r0, r3, #4
 800717a:	2b00      	cmp	r3, #0
 800717c:	bfbc      	itt	lt
 800717e:	580b      	ldrlt	r3, [r1, r0]
 8007180:	18c0      	addlt	r0, r0, r3
 8007182:	4770      	bx	lr

08007184 <_init>:
 8007184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007186:	bf00      	nop
 8007188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800718a:	bc08      	pop	{r3}
 800718c:	469e      	mov	lr, r3
 800718e:	4770      	bx	lr

08007190 <_fini>:
 8007190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007192:	bf00      	nop
 8007194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007196:	bc08      	pop	{r3}
 8007198:	469e      	mov	lr, r3
 800719a:	4770      	bx	lr
