{"Articles": [{"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 4 (4), 36", "A_Year": "2011", "ArticlesCount": "13", "A_Authors_names": "K Papadimitriou, A Dollas, S Hauck", "A_Id": 1, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=888552089978152877&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17001199117801068037&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2012 International Conference on, 61-66", "C_Title": "A high speed open source controller for FPGA partial reconfiguration", "C_authors": "K Vipin, SA Fahmy", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=724714503422811675&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IET computers & digital techniques 6 (2), 105-113", "C_Title": "Reconfiguration time overhead on field programmable gate arrays: reduction and cost model", "C_authors": "F Duhem, F Muller, P Lorenzini", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15673762099367237268&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Computers 62 (11), 2322-2334", "C_Title": "Traffic-aware design of a high-speed FPGA network intrusion detection system", "C_authors": "S Pontarelli, G Bianchi, S Teofili", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7317712570766279858&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Digital System Design (DSD), 2012 15th Euromicro Conference on, 234-241", "C_Title": "FASTER: Facilitating analysis and synthesis technologies for effective reconfiguration", "C_authors": "D Pnevmatikatos, T Becker, A Brokalakis, K Bruneel, G Gaydadjiev, W Luk, ...", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8671360043958524735&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2013 ...", "C_Title": "An automatic tool flow for the combined implementation of multi-mode circuits", "C_authors": "B Al Farisi, K Bruneel, JMP Cardoso, D Stroobandt", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10625190191603755562&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "Improving reconfiguration speed for dynamic circuit specialization using placement constraints", "C_authors": "A Kulkarni, T Davidson, K Heyse, D Stroobandt", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16511393500753769890&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "High Performance Computing and Simulation (HPCS), 2013 International ...", "C_Title": "Hardware-accelerated join processing in large Semantic Web databases with FPGAs", "C_authors": "S Werner, S Groppe, V Linnemann, T Pionteck", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=664627311147612700&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS), 26", "C_Title": "Dynamic data-path self-reconfiguration of a VLIW-SIMD soft-processor architecture", "C_authors": "G Pay\u00e1-Vay\u00e1, R Burg, H Blume", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12545890643361643874&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Concurrency and Computation: Practice and Experience", "C_Title": "Accelerated join evaluation in Semantic Web databases by using FPGAs", "C_authors": "S Werner, D Heinrich, M Stelzner, V Linnemann, T Pionteck, S Groppe", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17436628523588477275&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 International Conference on Reconfigurable Computing and FPGAs ...", "C_Title": "Towards the generic reconfigurable accelerator: Algorithm development, core design, and performance analysis", "C_authors": "B Navas, J Oberg, I Sander", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8205454328033211550&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 23rd International Conference on Field programmable Logic and ...", "C_Title": "Staticroute: A novel router for the dynamic partial reconfiguration of FPGAs", "C_authors": "B Al Farisi, K Bruneel, D Stroobandt", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9639702804088267723&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 IEEE 24th International Conference on Application-Specific Systems ...", "C_Title": "Private configuration environments (PCE) for efficient reconfiguration, in CGRAs", "C_authors": "MA Tajammul, SMAH Jafri, A Hemani, J Plosila, H Tenhunen", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1062877112846541677&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 96-101", "C_Title": "A novel tool flow for increased routing configuration similarity in multi-mode circuits", "C_authors": "B Al Farisi, E Vansteenkiste, K Bruneel, D Stroobandt", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6293139818828699155&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 23rd International Conference on Field programmable Logic and ...", "C_Title": "A run-time graph-based polynomial placement and routing algorithm for virtual fpgas", "C_authors": "R Ferreira, L Rocha, A Santos, J Nacif, S Wong, L Carro", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9993919677348772367&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Symposium on Applied Reconfigurable Computing, 350-356", "C_Title": "PDPR: fine-grained placement for dynamic partially reconfigurable FPGAs", "C_authors": "R He, G Liang, Y Ma, Y Wang, J Bian", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16806156325036001088&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Computer and Information Technology (CIT), 2014 IEEE International ...", "C_Title": "Parallel and Pipelined Filter Operator for Hardware-Accelerated Operator Graphs in Semantic Web Databases", "C_authors": "S Werner, D Heinrich, M Stelzner, S Groppe, R Backasch, T Pionteck", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17628801041458154782&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2014 NASA/ESA Conference on, 89-96", "C_Title": "The upset-fault-observer: A concept for self-healing adaptive fault tolerance", "C_authors": "B Navas, J \u00d6berg, I Sander", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7294090616310080270&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2011 21st International Conference on Field Programmable Logic and ...", "C_Title": "Modeling and Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-Based Systems Using Stochastic Networks", "C_authors": "R Ahmed, P Hallschmid", "C_year": "2011"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10320696976186732098&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Journal of Reconfigurable Computing 2016", "C_Title": "How to Efficiently Reconfigure Tunable Lookup Tables for Dynamic Circuit Specialization", "C_authors": "A Kulkarni, D Stroobandt", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11620287997888414213&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2015 10th ...", "C_Title": "Automated composition and execution of hardware-accelerated operator graphs", "C_authors": "S Werner, D Heinrich, J Piper, S Groppe, R Backasch, C Blochwitz, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12809525605611185991&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Computers 63 (2), 263-275", "C_Title": "A dynamically reconfigurable system for closed-loop measurements of network traffic", "C_authors": "F Khan, S Ghiasi, CN Chuah", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=310085227314735765&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "Energy efficient partitioning of dynamic reconfigurable MRAM-FPGAs", "C_authors": "A Ahari, M Ebrahimi, MB Tahoori", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=882638761313569644&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "UniStream: A unified stream architecture combining configuration and data processing", "C_authors": "J Yan, J Jin, Y Wang, X Zhou, P Leong, L Wang", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2455388361648542012&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Parallel & Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE ...", "C_Title": "Twill: A Hybrid Microcontroller-FPGA Framework for Parallelizing Single-Threaded C Programs", "C_authors": "D Gallatin, A Keen, C Lupo, J Oliver", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7263186373385636704&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Central Florida Orlando, Florida", "C_Title": "Autonomous Recovery Of Reconfigurable Logic Devices Using Priority Escalation Of Slack", "C_authors": "N Imran", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9711428045402214471&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Embedded and Ubiquitous Computing (EUC), 2015 IEEE 13th International ...", "C_Title": "Reconfigurable NC-OFDM Processor for 5G Communications", "C_authors": "ML Ferreira, JC Ferreira", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11814480519978297923&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universit\u00e9 Rennes 1", "C_Title": "Mod\u00e9lisation, exploration et estimation de la consommation pour les architectures h\u00e9t\u00e9rog\u00e8nes reconfigurables dynamiquement", "C_authors": "R Bonamy", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12847794063635126713&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 IEEE International Symposium on High Performance Computer Architecture ...", "C_Title": "A performance analysis framework for optimizing OpenCL applications on FPGAs", "C_authors": "Z Wang, B He, W Zhang, S Jiang", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12905501818111770331&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IFAC Proceedings Volumes 47 (3), 1320-1330", "C_Title": "A survey on reducing reconfiguration cost: reconfigurable PID control as a special case", "C_authors": "RR le Roux, G van Schoor, PA van Vuuren", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13385933532458832049&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 21 (1), 8", "C_Title": "An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems", "C_authors": "G Ochoa-Ruiz, S Guillet, FD Lamotte, E Rutten, EB Bourennane, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14856309231421671341&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Embedded Systems Design with FPGAs, 101-123", "C_Title": "Model-based Performance Evaluation of Dynamic Partial Reconfigurable Datapaths for FPGA-based Systems", "C_authors": "R Ahmed, P Hallschmid", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16472784859461133810&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Circuits, Systems, and Computers 22 (04), 1350020", "C_Title": "Unification of PR region floorplanning and fine-grained placement for dynamic partially reconfigurable fpgas", "C_authors": "R He, G Liang, Y Ma, Y Wang, J Bian", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=283961531265667662&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of British Columbia", "C_Title": "Broadening the applicability of FPGA-based soft vector processors", "C_authors": "A Severance", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=499438805303583267&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Mathematical Problems in Engineering 2016", "C_Title": "A Data-Flow Soft-Core Processor for Accelerating Scientific Calculation on FPGAs", "C_authors": "L Verdoscia, R Giorgi", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1446192762040785793&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "WP4: Evaluation of Run-Time System Support for Reconfiguration", "C_authors": "K Papadimitriou, GG CHT, K Bruneel, OP MAX, TT IMP, MS PDM", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2259020312918818485&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of British Columbia", "C_Title": "Towards high-level leakage power reduction techniques for FPGAs", "C_authors": "R Ahmed", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3263952693272805087&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "VLSI Design 2013, 3", "C_Title": "Meta-algorithms for scheduling a chain of coarse-grained tasks on an array of reconfigurable FPGAs", "C_authors": "DP Mehta, C Shetters, DW Bouldin", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3823880757484490214&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 Asilomar Conference on Signals, Systems and Computers, 819-823", "C_Title": "Efficient reconfiguration methods to enable rapid deployment of runtime reconfigurable systems", "C_authors": "R Lysecky, N Sandoval, S Whitsitt, C Mackin, J Sprinkle", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4168909869955690478&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "A portable open-source controller for safe Dynamic Partial Reconfiguration on Xilinx FPGAs", "C_authors": "S Di Carlo, P Prinetto, P Trotta, J Andersson", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4240924789780153734&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Very Large Scale Integration (vlsi) Systems 24 (1), 403-407", "C_Title": "Polymorphic Configuration Architecture for CGRAs", "C_authors": "SMAH Jafri, MA Tajammul, A Hemani, K Paul, J Plosila, P Ellervee, ...", "C_year": "2016"}, {"C_Link": "/scholar?oi=bibs&cluster=4329217007315821713&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Bitstream specialisation for dynamic reconfiguration of real-time applications/Ronnie Rikus le Roux", "C_authors": "RR Le Roux", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=5623668552575379472&btnI=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2013 International Conference on, 342-345", "C_Title": "Runtime hardware/software task transition scheduling for data-adaptable embedded systems", "C_authors": "N Sandoval, C Mackin, S Whitsitt, R Lysecky, J Sprinkle", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=5628355983796020276&btnI=1&hl=en", "C_CitedDocPubName": "TU Delft, Delft University of Technology", "C_Title": "Evaluation Framework for Task Scheduling Algorithms in Distributed Reconfigurable Systems", "C_authors": "MF Nadeem", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=5768366583410971968&btnI=1&hl=en", "C_CitedDocPubName": "KTH Royal Institute of Technology", "C_Title": "Cognitive and Self-Adaptive SoCs with Self-Healing Run-Time-Reconfigurable RecoBlocks", "C_authors": "B Navas", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=6195906844519931909&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Diploma Thesis: Hardware Task Scheduling Targeting a Realistic FPGA device", "C_authors": "G Charitopoulos", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=6823319123778171211&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "AN INVESTIGATION INTO PARTITIONING ALGORITHMS FOR AUTOMATIC HETEROGENEOUS COMPILERS", "C_authors": "AM Leija", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=9405100838256946545&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Reconfigurable Architectures Using FPGA for Low Power Circuit Application", "C_authors": "A Singh, M Khosla, B Raj", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=9798767691824819955&btnI=1&hl=en", "C_CitedDocPubName": "Parallel and Distributed Processing Symposium Workshop (IPDPSW), 2015 IEEE ...", "C_Title": "An Architecture for Configuring an Effcient Scan Path for a Subset of Elements", "C_authors": "A Ashrafi, R Vaidyanathan", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=10223242942359877360&btnI=1&hl=en", "C_CitedDocPubName": "Communications and Signal Processing (ICCSP), 2015 International Conference ...", "C_Title": "Improved block based processing with dual partial reconfiguration memory approach", "C_authors": "TT Reddy, BK Madhavi, KL Kishore", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=10317660807506309571&btnI=1&hl=en", "C_CitedDocPubName": "Universidade Federal de Vi\u00e7osa", "C_Title": "Algoritmo de Posicionamento Polinomial para FPGA Baseado em Travessia de Grafos", "C_authors": "LR Cardoso", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=11366670387851002543&btnI=1&hl=en", "C_CitedDocPubName": "International Journal of Reconfigurable Computing 2014", "C_Title": "Distance-Ranked Fault Identification of Reconfigurable Hardware Bitstreams via Functional Input", "C_authors": "N Imran, RF DeMara", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=11525667332925523670&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Robin BONAMY", "C_authors": "A H\u00e9t\u00e9rog\u00e8nes", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=12380298272494265402&btnI=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (2), 9", "C_Title": "A Runtime FPGA Placement and Routing Using Low-Complexity Graph Traversal", "C_authors": "R Ferreira, L Rocha, AG Santos, JAM Nacif, S Wong, L Carro", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=13142570854484980239&btnI=1&hl=en", "C_CitedDocPubName": "2015 IEEE International Conference on Electronics, Circuits, and Systems ...", "C_Title": "Performance evaluation of dynamic partial reconfiguration techniques for software defined radio implementation on FPGA", "C_authors": "A Hassan, R Ahmed, H Mostafa, HAH Fahmy, A Hussien", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=13654732448043384876&btnI=1&hl=en", "C_CitedDocPubName": "Technical University of Crete", "C_Title": "Architectural Trade-offs of Partial Reconfiguration in FPGA Systems", "C_authors": "KD Papadimitriou", "C_year": "2011"}, {"C_Link": "/scholar?oi=bibs&cluster=14419497684844042565&btnI=1&hl=en", "C_CitedDocPubName": "Parallel and Distributed Processing Symposium Workshop (IPDPSW), 2015 IEEE ...", "C_Title": "Adaptive Reconfigurable Architecture for Image Denoising", "C_authors": "KV Hegde, V Kulkarni, R Harshavardhan, SS David", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=14721946944760183090&btnI=1&hl=en", "C_CitedDocPubName": "Open Journal of Databases (OJDB) 3 (1), 21-41", "C_Title": "Runtime Adaptive Hybrid Query Engine based on FPGAs", "C_authors": "S Werner, D Heinrich, S Groppe, C Blochwitz, T Pionteck", "C_year": "2016"}, {"C_Link": "/scholar?oi=bibs&cluster=14942057208767769710&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "D2. 4: Micro-reconfigurable core generation tool", "C_authors": "T Davidson, B Al Farisi, A Kulkarni", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=14972495791550296280&btnI=1&hl=en", "C_CitedDocPubName": "Parallel and Distributed Processing Symposium Workshop (IPDPSW), 2015 IEEE ...", "C_Title": "Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs", "C_authors": "A Morales-Villanueva, A Gordon-Ross", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=15368340831977746102&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Evaluation of partial reconfiguration in FPGA-based high-performance videosystems", "C_authors": "S Emil", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15779659193529335135&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Design Automation for Embedded Systems 19 (1-2), 189-221", "C_Title": "Enabling FPGA routing configuration sharing in dynamic partial reconfiguration", "C_authors": "B Al Farisi, K Heyse, K Bruneel, J Cardoso, D Stroobandt", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16404803099697006681&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Journal of Computer Applications 71 (1)", "C_Title": "Evaluating FPGA Virtex-II Board using Dynamic Partial Reconfiguration", "C_authors": "I Hashmi, H Jamal, T Muhammad", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16419454634306309099&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "A Festschrift Celebrating the 60th Birthday of Professor Peter Cheung", "C_authors": "W Luk, GA Constantinides, J Cong, GA Constantinides, S Bayliss, ...", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16684729112420831978&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Pittsburgh", "C_Title": "Emerging Run-Time Reconfigurable FPGA and CAD Tools", "C_authors": "YC Chen", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17080821214391800366&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems 39 (4), 321-338", "C_Title": "FASTER: Facilitating Analysis and Synthesis Technologies for Effective Reconfiguration", "C_authors": "D Pnevmatikatos, K Papadimitriou, T Becker, P B\u00f6hm, A Brokalakis, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17806237592284523427&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universidade Federal de Vi\u00e7osa", "C_Title": "APROVADA: dia de m\u00eas de ano.", "C_authors": "JAM Nacif", "C_year": "2013"}], "A_TotalCites": 66, "A_Title": "Performance of partial reconfiguration in FPGA systems: A survey and a cost model"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7 (2), 6", "A_Year": "2014", "ArticlesCount": "13", "A_Authors_names": "J Luu, J Goeders, M Wainberg, A Somerville, T Yu, K Nasartschuk, M Nasr, ...", "A_Id": 2, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=13314604487856416829&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9541367684908558419&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Electronic Design Automation for IC Implementation, Circuit Design, and ...", "C_Title": "FPGA synthesis and physical design", "C_authors": "M Hutton, V Betz, J Anderson", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14939360328243618532&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2014 ACM/SIGDA international symposium on Field ...", "C_Title": "Cad and routing architecture for interposer-based multi-fpga systems", "C_authors": "A Hahn Pereira, V Betz", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8016874872796254954&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Low Power Electronics and Applications 6 (1), 3", "C_Title": "An Open-Source Tool Set Enabling Analog-Digital-Software Co-Design", "C_authors": "M Collins, J Hasler, S George", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11462287424537534257&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2015 ACM/SIGDA International Symposium on Field ...", "C_Title": "Impact of memory architecture on FPGA energy consumption", "C_authors": "E Kadric, D Lakata, A DeHon", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13651275467286480247&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 IEEE International Symposium on High Performance Computer Architecture ...", "C_Title": "HRL: Efficient and flexible reconfigurable logic for near-data processing", "C_authors": "M Gao, C Kozyrakis", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2271738492314885971&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "Mind the (synthesis) gap: Examining where academic FPGA tools lag behind industry", "C_authors": "E Hung", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5231423652858889455&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u4e0e\u4fe1\u606f\u5b66\u62a5 37 (7), 1769-1773", "C_Title": "\u9762\u5411 AIC \u7ed3\u6784\u7684 FPGA \u6620\u5c04\u5de5\u5177", "C_authors": "\u6c5f\u653f\u6cd3\uff0c \u6797\u90c1\uff0c \u9ec4\u5fd7\u6d2a\uff0c \u6768\u7acb\u7fa4\uff0c \u6768\u6d77\u94a2", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5438386217651771870&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Toronto", "C_Title": "Architecture-Aware Packing and CAD Infrastructure for Field-Programmable Gate Arrays", "C_authors": "J Luu", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5951291381645637232&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2014 IEEE/ACM International Conference on Computer-Aided ...", "C_Title": "Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs", "C_authors": "YC Chen, SY Chen, YW Chang", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10158001339175377267&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (5 ...", "C_Title": "Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs", "C_authors": "K Huang, R Zhao, Y Lian", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13060751074069719385&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 25nd IEEE International Symposium on Rapid System Prototyping, 72-77", "C_Title": "System-on-chip processor using different FPGA architectures in the VTR CAD flow", "C_authors": "J Li, K Nasartschuk, KB Kent", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14381091361254666821&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "Fine-tuning CLB placement to speed up reconfigurations in NVM-based FPGAs", "C_authors": "Y Xue, P Cronin, C Yang, J Hu", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15911519659706715795&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microelectronics Systems Education (MSE), 2015 IEEE International Conference ...", "C_Title": "Analog systems education: An integrated toolset and FPAA SoC boards", "C_authors": "M Collins, J Hasler, S George", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2141419239694559291&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "Scalable analytic placement for FPGA on GPGPU", "C_authors": "R Pattison, C Fobel, G Grewal, S Areibi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4107466515622152256&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (1), 139-150", "C_Title": "High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array", "C_authors": "K Huang, R Zhao, W He, Y Lian", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4706764942983147313&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Symposium on Applied Reconfigurable Computing, 365-372", "C_Title": "On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach", "C_authors": "T Wiersema, S Wu, M Platzner", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5411183005512185293&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "An efficient reconfigurable architecture by characterizing most frequent logic functions", "C_authors": "I Ahmadpour, B Khaleghi, H Asadi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5507525243675059557&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 16th Latin-American Test Symposium (LATS), 1-6", "C_Title": "Test set generation almost for free using a run-time FPGA reconfiguration technique", "C_authors": "A Kourfali, D Stroobandt", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5527736882705494483&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field Programmable Technology (FPT), 2015 International Conference on, 32-39", "C_Title": "An adaptive virtual overlay for fast trigger insertion for FPGA debug", "C_authors": "F Eslami, SJE Wilton", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15604430688693048117&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Toronto", "C_Title": "Divide-and-Conquer Techniques for Large Scale FPGA Design", "C_authors": "KE Murray", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18203379389336473573&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IFIP/IEEE International Conference on Very Large Scale Integration ...", "C_Title": "Non-volatile memories in FPGAs: Exploiting logic similarity to accelerate reconfiguration and increase programming cycles", "C_authors": "Y Xue, P Cronin, C Yang, J Hu", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1421822523737433331&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Michelle Collins, Jennifer Hasler* and Suma George", "C_authors": "JLPE Appl", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1574039949785871814&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 International Conference on IC Design & Technology (ICICDT), 1-4", "C_Title": "Simple wafer stacking 3D-FPGA architecture", "C_authors": "M Amagasaki, Q Zhao, M Iida, M Kuga, T Sueyoshi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1714044505935521069&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IEEE Computer Society Annual Symposium on VLSI, 585-590", "C_Title": "SymmTop: A Symmetric Circuit Topology for Ultra Low Power Wide Temperature-Range Applications", "C_authors": "EK Weinberg, MR Stan", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2416370695863135453&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and ...", "C_Title": "Robust Optimization of Multiple Timing Constraints", "C_authors": "M Wainberg, V Betz", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2518476053886927928&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field Programmable Technology (FPT), 2015 International Conference on, 64-71", "C_Title": "Energy minimization in the time-space continuum", "C_authors": "H Park, S Vijayvargiya, A DeHon", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4225614568645505298&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "A logic cell architecture exploiting the shannon expansion for the reduction of configuration memory", "C_authors": "Q Zhao, K Yanagida, M Amagasaki, M Iida, M Kuga, T Sueyoshi", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4265056373794882776&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u4e0e\u4fe1\u606f\u5b66\u62a5 37 (12), 3030-3040", "C_Title": "\u57fa\u4e8e\u4e0e\u975e\u9525\u7684\u65b0\u578b FPGA \u903b\u8f91\u7c07\u4e92\u8fde\u7ed3\u6784\u7814\u7a76", "C_authors": "\u9ec4\u5fd7\u6d2a\uff0c \u6768\u6d77\u94a2\uff0c \u6768\u7acb\u7fa4\uff0c \u674e\u5a01\uff0c \u6c5f\u653f\u6cd3\uff0c \u6797\u90c1", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5098539541385863194&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field Programmable Technology (FPT), 2015 International Conference on, 96-103", "C_Title": "Analyzing the divide between FPGA academic and commercial results", "C_authors": "E Vansteenkiste, A Kaviani, H Fraisse", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5664669068232358804&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Communications, Computers and Signal Processing (PACRIM), 2015 IEEE Pacific ...", "C_Title": "Improved language support for Verilog elaboration in Odin II and FPGA architecture benchmarking in the VTR CAD tool", "C_authors": "BKB Narayanan, L Cambuim, K Nasartschuk, KB Kent, PG Ploeger", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5720818571685475352&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 52nd Annual Design Automation Conference, 27", "C_Title": "Routing-architecture-aware analytical placement for heterogeneous FPGAs", "C_authors": "SY Chen, YW Chang", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6269222606648711623&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-reconfiguration (COSMIC TRIP)", "C_authors": "H Giesen, B Gojman, R Rubin, J Kim, A DeHon", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6549792267356535786&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2014 International Conference on, 300-305", "C_Title": "A fast, energy efficient, field programmable threshold-logic array", "C_authors": "N Kulkarni, J Yang, S Vrudhula", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6562158347401716397&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (5 ...", "C_Title": "Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs", "C_authors": "E Nasiri, J Shaikh, AH Pereira, V Betz", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6650181374723089619&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "A Completely Parallelizable Analytic Algorithm for Fast and Scalable FPGA Placement", "C_authors": "R Pattison", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7014175310407127857&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u5b66\u62a5 43 (12), 2440-2448", "C_Title": "\u4e00\u79cd LUT \u578b\u80da\u80ce\u7535\u5b50\u9635\u5217\u7684\u529f\u80fd\u5206\u5316\u65b9\u6cd5", "C_authors": "\u6731\u8d5b\uff0c \u8521\u91d1\u71d5\uff0c \u5b5f\u4e9a\u5cf0", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7764684176336987242&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 IEEE International Parallel and Distributed Processing Symposium ...", "C_Title": "Efficient hardware debugging using parameterized FPGA reconfiguration", "C_authors": "A Kourfali, D Stroobandt", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8014034821789539427&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2015 Design, Automation & Test in Europe Conference ...", "C_Title": "A scalable and high-density FPGA architecture with multi-level phase change memory", "C_authors": "C Wei, A Dhar, D Chen", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8457178626305861954&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "UNIVERSITY OF MINNESOTA", "C_Title": "Wirelength-driven Analytical Placement for FPGA", "C_authors": "SP Upadhyay", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8835395136997037942&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field Programmable Technology (FPT), 2015 International Conference on, 80-87", "C_Title": "Improved carry chain mapping for the VTR flow", "C_authors": "A Petkovska, G Zgheib, D Novo, M Owaida, A Mishchenko, P Ienne", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9713216570823144196&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Designing and Configuring Custom, Ultra-Low Power FPGAs", "C_authors": "S Ayorinde", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10624472909202243772&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Electronic Testing, 1-15", "C_Title": "Security Path: An Emerging Design Methodology to Protect the FPGA IPs Against Passive/Active Design Tampering", "C_authors": "S Zamanzadeh, A Jahanian", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10780255185447939339&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field Programmable Technology (FPT), 2015 International Conference on, 88-95", "C_Title": "HETRIS: Adaptive floorplanning for heterogeneous FPGAs", "C_authors": "KE Murray, V Betz", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11932546659002964428&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "A technology mapper for depth-constrained FPGA logic cells", "C_authors": "Z Jiang, G Zgheib, CY Lin, D Novo, Z Huang, L Yang, H Yang, P Ienne", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12058826003069314167&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "TU Delft, Delft University of Technology", "C_Title": "An Incremental VON-Based Debug System for Commercial FPGA Architecture", "C_authors": "RK Gupta", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12120410939561211433&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Embedded Multicore/Many-core Systems-on-Chip (MCSoC), 2015 IEEE 9th ...", "C_Title": "Hierarchical library based power estimator for versatile FPGAs", "C_authors": "H Liang, YC Chen, T Luo, W Zhang, H Li, B He", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12398286129645469872&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE", "C_Title": "A Hybrid Logic Block Architecture in FPGA for Holistic Efficiency", "C_authors": "T Luo, H Liang, W Zhang, B He, D Maskell", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12506293137511468922&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u4e0e\u4fe1\u606f\u5b66\u62a5, 1", "C_Title": "\u4e00\u79cd\u57fa\u4e8e\u4e0e\u975e\u9525\u7c07\u67b6\u6784 FPGA \u8f93\u5165\u4ea4\u53c9\u4e92\u8fde\u8bbe\u8ba1\u4f18\u5316\u65b9\u6cd5", "C_authors": "\u9ec4\u5fd7\u6d2a\uff0c \u674e\u5a01\uff0c \u6768\u7acb\u7fa4\uff0c \u6c5f\u653f\u6cd3\uff0c \u9b4f\u661f\uff0c \u6797\u90c1\uff0c \u6768\u6d77\u94a2", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12602359394404327622&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "Deeply hardware-entangled reconfigurable logic and interconnect", "C_authors": "B Erbagci, M Bhargava, R Dondero, K Mai", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12718164941673459653&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Georgia Institute of Technology", "C_Title": "Can My Chip Behave Like My Brain?", "C_authors": "S George", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15778281029957795621&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Toronto", "C_Title": "LegUp: Open-Source High-Level Synthesis Research Framework", "C_authors": "AC Canis", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15780719706512793680&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u4e0e\u4fe1\u606f\u5b66\u62a5 37 (10), 2521-2528", "C_Title": "\u4e00\u79cd\u7528\u4e8e\u52a0\u901f FPGA \u8bbe\u8ba1\u7a7a\u95f4\u63a2\u7d22\u7684\u7535\u8def\u7279\u6027\u9a71\u52a8\u534a\u76d1\u7763\u5efa\u6a21\u65b9\u6cd5", "C_authors": "\u6768\u7acb\u7fa4\uff0c \u674e\u5a01\uff0c \u9ec4\u5fd7\u6d2a\uff0c \u5b59\u5609\u658c\uff0c \u6768\u6d77\u94a2", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16508127259755621969&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "The First 25 Years of the FPL Conference\u2013Significant Papers", "C_authors": "PHW Leong, H Amano, J Anderson, K Bertels, JMP Cardoso, O Diessel, ...", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16602858972570419670&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "DRAF: A Low-Power DRAM-based Reconfigurable Acceleration Fabric", "C_authors": "M Gao, C Delimitrou, D Niu, KT Malladi, H Zheng, B Brennan, C Kozyrakis", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16618344503205297136&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 569-574", "C_Title": "CP-FPGA: Computation data-aware software/hardware co-design for nonvolatile FPGAs based on checkpointing techniques", "C_authors": "Z Yuan, Y Liu, H Li, H Yang", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16827415656668102726&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Low Power Electronics 10 (3), 297-312", "C_Title": "Power Aware Architecture Exploration for Field Programmable Gate Arrays", "C_authors": "JB Goeders, SJE Wilton", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17132029811317241773&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IFIP/IEEE International Conference on Very Large Scale Integration ...", "C_Title": "Architecture exploration of 3D FPGA to minimize internal layer connection", "C_authors": "M Amagasaki, Y Takeuchi, Q Zhao, M Iida, M Kuga, T Sueyoshi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17269331130338571567&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Circuits & Systems (LASCAS), 2015 IEEE 6th Latin American Symposium on, 1-4", "C_Title": "Alchemy: An MSP430-based reconfigurable processor architecture", "C_authors": "CS Oliveira, DC da Silva", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17327280115313766035&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 360-365", "C_Title": "Routing path reuse maximization for efficient NV-FPGA reconfiguration", "C_authors": "Y Xue, P Cronin, C Yang, J Hu", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17855334509118470432&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Transforming Mixed-Signal Circuits Class through SoC FPAA IC, PCB, and Toolset", "C_authors": "J Hasler, S Kim, S Shah, F Adil, M Collins, S Koziol, S Nease", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17886647290128079708&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Information and Media Technologies 10 (3), 425-431", "C_Title": "A 3D FPGA Architecture to Realize Simple Die Stacking", "C_authors": "M Amagasaki, Q Zhao, M Iida, M Kuga, T Sueyoshi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18070871390891338476&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Computational Science and Engineering (CSE), 2015 IEEE 18th International ...", "C_Title": "EXTRA: Towards an Efficient Open Platform for Reconfigurable High Performance Computing", "C_authors": "CB Ciobanu, AL Varbanescu, D Pnevmatikatos, G Charitopoulos, X Niu, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18093813960419382016&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Reconfigurable Logic: Architecture, Tools, and Applications 48, 1", "C_Title": "Adaptive Packing for Design Space Exploration of FPGA Logic Block Architectures", "C_authors": "J Luu", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18377278212254667422&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "Wotan: A tool for rapid evaluation of FPGA architecture routability without benchmarks", "C_authors": "O Petelin, V Betz", "C_year": "2015"}], "A_TotalCites": 64, "A_Title": "VTR 7.0: Next Generation Architecture and CAD System for FPGAs"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 4 (2), 18", "A_Year": "2011", "ArticlesCount": "13", "A_Authors_names": "C Galuzzi, K Bertels", "A_Id": 3, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=4897846955787372563&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "/scholar?oi=bibs&cluster=17073473320962734875&btnI=1&hl=en", "C_CitedDocPubName": "ACM transactions on Reconfigurable Technology and Systems (TRETS) 5 (2), 10", "C_Title": "Constraint programming approach to reconfigurable processor extension generation and application compilation", "C_authors": "K Martin, C Wolinski, K Kuchcinski, A Floch, F Charot", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=3787643036556800080&btnI=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (3), 17", "C_Title": "CoEx: A novel profiling-based algorithm/architecture co-exploration for ASIP design", "C_authors": "JF Eusse, C Williams, R Leupers", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=14656877702148082607&btnI=1&hl=en", "C_CitedDocPubName": "Proceedings of the Conference on Design, Automation and Test in Europe, 467-472", "C_Title": "An architecture-level approach for mitigating the impact of process variations on extensible processors", "C_authors": "M Kamal, A Afzali-Kusha, S Safari, M Pedram", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=9767582599626898283&btnI=1&hl=en", "C_CitedDocPubName": "Proceedings of the Conference on Design, Automation and Test in Europe, 182-187", "C_Title": "Instruction-set extension under process variation and aging effects", "C_authors": "Y Hara-Azumi, F Firouzi, S Kiamehr, M Tahoori", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=15349951081695083489&btnI=1&hl=en", "C_CitedDocPubName": "High Performance Computing and Communication & 2012 IEEE 9th International ...", "C_Title": "ASIP-based Design and Implementation of RSA for Embedded Systems", "C_authors": "Z Wang, Z Jia, L Ju, R Chen", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=5288939041083571468&btnI=1&hl=en", "C_CitedDocPubName": "2014 12th IEEE International Conference on Industrial Informatics (INDIN ...", "C_Title": "A framework for automatic custom instruction identification on multi-issue ASIPs", "C_authors": "AS Nery, N Nedjah, FMG Fran\u00e7a, L Jozwiak, H Corporaal", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=6643944386126183028&btnI=1&hl=en", "C_CitedDocPubName": "Circuits and Systems (LASCAS), 2014 IEEE 5th Latin American Symposium on, 1-4", "C_Title": "Automatic complex instruction identification for efficient application mapping onto ASIPs", "C_authors": "AS Nery, N Nedjah, FMG Fran\u00e7a, L Jozwiak, H Corporaal", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=7379033065837726207&btnI=1&hl=en", "C_CitedDocPubName": "Proceedings of the conference on Design, Automation & Test in Europe, 225", "C_Title": "Improving efficiency of extensible processors by using approximate custom instructions", "C_authors": "M Kamal, A Ghasemazar, A Afzali-Kusha, M Pedram", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=12847533594980605216&btnI=1&hl=en", "C_CitedDocPubName": "Semiconductor Electronics (ICSE), 2012 10th IEEE International Conference on ...", "C_Title": "Multiply-accumulate instruction set extension in a soft-core RISC Processor", "C_authors": "AJ Salim, NR Samsudin, SIM Salim, Y Soo", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=16866488140680927119&btnI=1&hl=en", "C_CitedDocPubName": "Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS ...", "C_Title": "Pre-architectural performance estimation for ASIP design based on abstract processor models", "C_authors": "JF Eusse, C Williams, LG Murillo, R Leupers, G Ascheid", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=4368276878211593982&btnI=1&hl=en", "C_CitedDocPubName": "Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific ...", "C_Title": "VISA synthesis: Variation-aware instruction set architecture synthesis", "C_authors": "Y Hara-Azumi, T Azumi, ND Dutt", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=6729460144733935183&btnI=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Architecture and Code Optimization (TACO) 10 (3), 15", "C_Title": "An energy-efficient method of supporting flexible special instructions in an embedded processor with compact ISA", "C_authors": "D She, Y He, H Corporaal", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=14099929830545576262&btnI=1&hl=en", "C_CitedDocPubName": "Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2013 IEEE ...", "C_Title": "Reliability-aware cross-layer custom instruction screening", "C_authors": "BJ Farahani, A Azarpeyvand, S Safari, SM Fakhraie", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=3653832467071910984&btnI=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems 37 (6), 713-724", "C_Title": "Considering the effect of process variations during the ISA extension design flow", "C_authors": "M Kamal, A Afzali-Kusha, S Safari, M Pedram", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=17709488082711899931&btnI=1&hl=en", "C_CitedDocPubName": "INTEGRATION, the VLSI journal 49, 22-34", "C_Title": "Design of NBTI-resilient extensible processors", "C_authors": "M Kamal, A Afzali-Kusha, S Safari, M Pedram", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=672790318353329142&btnI=1&hl=en", "C_CitedDocPubName": "Control and System Graduate Research Colloquium (ICSGRC), 2012 IEEE, 38-42", "C_Title": "Customized instruction set simulation for soft-core RISC processor", "C_authors": "AJ Salim, SIM Salim, NR Samsudin, Y Soo", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=774686682343883224&btnI=1&hl=en", "C_CitedDocPubName": "Proceedings of the 18th International Workshop on Software and Compilers for ...", "C_Title": "Application-specific architecture exploration based on processor-agnostic performance estimation", "C_authors": "JF Eusse, LG Murillo, C McGirr, R Leupers, G Ascheid", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=2455388361648542012&btnI=1&hl=en", "C_CitedDocPubName": "Parallel & Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE ...", "C_Title": "Twill: A Hybrid Microcontroller-FPGA Framework for Parallelizing Single-Threaded C Programs", "C_authors": "D Gallatin, A Keen, C Lupo, J Oliver", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=6591807288353245200&btnI=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Embedded Computing Systems (TECS) 13 (4), 92", "C_Title": "Extended instruction exploration for multiple-issue architectures", "C_authors": "IW Wu, JJJ Shann, WC Hsu, CP Chung", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=7331036140198636943&btnI=1&hl=en", "C_CitedDocPubName": "IEICE TRANSACTIONS on Information and Systems 98 (6), 1166-1175", "C_Title": "A new approach to embedded software optimization based on reverse engineering", "C_authors": "NN Binh, P Van Huong, BN Hai", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7807472948942982942&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "The University of Edinburgh", "C_Title": "Customising compilers for customisable processors", "C_authors": "AC Murray", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9298065562867849779&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Open Systems (ICOS), 2013 IEEE Conference on, 77-82", "C_Title": "Two-pass assembler design for a reconfigurable RISC processor", "C_authors": "SIM Salim, HA Sulaiman, R Jamaluddin, L Salahuddin, MNS Zainudin, ...", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12004447779938943588&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Journal of Computer Trends and Technology (IJCTT) 4, 1196-1201", "C_Title": "Modification of Instruction Set Architecture in a UTeMRISCII Processor", "C_authors": "AJ Salim, NR Samsudin, SIM Salim, SY Guan", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14526455309261998163&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Design Automation for Embedded Systems 17 (1), 1-25", "C_Title": "A new merit function for custom instruction selection under an area budget constraint", "C_authors": "M Kamal, A Yazdanbakhsh, H Noori, A Afzali-Kusha, M Pedram", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14668413078201734460&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Design Automation of Electronic Systems (TODAES) 21 (2), 28", "C_Title": "Yield and speedup improvements in extensible processors by allocating extra cycles to some custom instructions", "C_authors": "M Kamal, A Afzali-Kusha, S Safari, M Pedram", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=575775381932640230&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Conference on Integrated Formal Methods, 307-322", "C_Title": "Integrating Software and Hardware Verification", "C_authors": "MC Jakobs, M Platzner, H Wehrheim, T Wiersema", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1236580603268001853&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE", "C_Title": "Timing Analysis of Tasks on Runtime Reconfigurable Processors", "C_authors": "M Damschen, L Bauer, J Henkel", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1244911643930787156&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Analog Integrated Circuits and Signal Processing 85 (1), 139-158", "C_Title": "Automatic complex instruction identification for efficient application mapping onto application-specific instruction set processors", "C_authors": "AS Nery, N Nedjah, FMG Fran\u00e7a, L J\u00f3\u017awiak, H Corporaal", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1426481116098365099&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "Towards domain-specific Instruction-Set Generation", "C_authors": "A Pulli, C Galuzzi, G Gaydadjiev", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1684676633545288398&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Queensland University of Technology", "C_Title": "A framework for identification of similarities between multiple algorithms", "C_authors": "A Arachchilage, MME Karunarathra", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2135358961547149225&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Embedded Computing Systems (TECS) 14 (4), 72", "C_Title": "OPLE: A Heuristic Custom Instruction Selection Algorithm Based on Partitioning and Local Exploration of Application Dataflow Graphs", "C_authors": "M Kamal, A Afzali-Kusha, S Safari, M Pedram", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3764428500580065073&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IEEE Advanced Information Technology, Electronic and Automation Control ...", "C_Title": "Overview of software dependability computing techniques from instruction set architecture's viewpoint", "C_authors": "Y Wang, L Xiao, C Peng", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3809362497044268217&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "RUN-TIME CUSTOMIZATION OF A SOFT-CORE CPU ON AN FPGA", "C_authors": "RA Shendi", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5422897289551369016&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Symposium on Applied Reconfigurable Computing, 306-311", "C_Title": "Instruction Extension and Generation for Adaptive Processors", "C_authors": "C Wang, X Li, H Zhang, L Shi, X Zhou", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7770428450797843159&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universit\u00e9 Rennes 1", "C_Title": "Custom operator identification for high-level synthesis", "C_authors": "C Xiao", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7891568653582033922&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Circuits, Systems, and Computers 23 (05), 1450068", "C_Title": "MAC OR NON-MAC: NOT A PROBLEM", "C_authors": "L Huang, L Shen, Y Lv, Z Wang, K Dai", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8849155249185874477&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Alexander Wold, Jim Torresen", "C_authors": "A Agne", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8925725959405079923&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Antoine Floc\u2019h", "C_authors": "T RISSET, A COHEN, P BOULET, V LORQUET, K KUCHCINSKI, ...", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9072372847628179049&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u4ea4\u901a\u5927\u5b78\u8cc7\u8a0a\u79d1\u5b78\u8207\u5de5\u7a0b\u7814\u7a76\u6240\u5b78\u4f4d\u8ad6\u6587, 1-94", "C_Title": "\u7279\u6b8a\u61c9\u7528\u8a08\u7b97\u52a0\u901f\u5668\u8a2d\u8a08\u4e4b\u7814\u7a76", "C_authors": "IW Wu", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9724822536880547457&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Jisuanji Gongcheng yu Yingyong(Computer Engineering and Applications) 48 (29)", "C_Title": "Analytic method of loop run-time information based on edge profiling", "C_authors": "X Niu, Y Wu, G Gu, B Zhang, J Li", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10148639987627337132&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "SHRINK: Reducing the ISA Complexity Via Instruction Recycling", "C_authors": "BCLRA Luiz, REBR Azevedo", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10841790941727132848&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "7th International Conference on Information and Automation for ...", "C_Title": "A feasibility study on programmer specific instruction set processors", "C_authors": "T Abeysinghe, N Hassan, RG Ragel", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12111099961558351126&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "KTH Royal Institute of Technology", "C_Title": "Improving OpenMP Productivity with Data Locality Optimizations and High-resolution Performance Analysis", "C_authors": "A Muddukrishna", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12627262103420292730&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems 38 (7), 637-648", "C_Title": "Domain-specific application analysis for customized instruction identification", "C_authors": "MME Karunarathna, YC Tian, C Fidge", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13219562182806944906&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Technische Universiteit Eindhoven", "C_Title": "Energy efficient code generation for streaming applications", "C_authors": "D She", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13575337355679289770&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual ...", "C_Title": "A grammar induction method for clustering of operations in complex FPGA designs", "C_authors": "M Owaida, CD Antonopoulos, N Bellas", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13801141091417338931&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universit\u00e9 Rennes 1", "C_Title": "Compilation optimisante pour processeurs extensibles", "C_authors": "FH Antoine", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13984027565906179082&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 3rd Workshop on Programming Models for SIMD/Vector ...", "C_Title": "Support for data parallelism in the CAL actor language", "C_authors": "E Gebrewahid, MA Arslan, A Karlsson, Z Ul-Abdin", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14627396146376290846&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1412.7692", "C_Title": "A Feasibility Study on Programmer Specific Instruction Set Processors (PSISPs)", "C_authors": "T Abeysinghe, N Hassan, RG Ragel", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15590953165780887569&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Computer Engineering and Applications 48 (29)", "C_Title": "\u57fa\u4e8e edge profiling \u7684\u5faa\u73af\u8fd0\u884c\u65f6\u4fe1\u606f\u5206\u6790\u65b9\u6cd5", "C_authors": "\u725b\u6653\u971e\uff0c \u5434\u8273\u971e\uff0c \u987e\u56fd\u660c\uff0c \u5f20\u535a\u4e3a\uff0c \u674e\u9759\u6885", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15733308640392351964&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Information Science and Engineering 31, 1431-1453", "C_Title": "Reconfigurable Custom Functional Unit Generation and Exploitation for Multiple-Issue Processors", "C_authors": "WU IWei, JJJ Shann, CP Chung", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15873024200329407892&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Journal of Electronics 102 (1), 18-31", "C_Title": "Code mapping algorithm for custom instructions on reconfigurable instruction set processors", "C_authors": "H Zhang, Y Chen", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15945251025896509587&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u5b66\u62a5 43 (2), 299-304", "C_Title": "\u57fa\u4e8e\u79cd\u7c7b-\u4f4d\u7f6e\u6a21\u578b\u7684\u53ef\u91cd\u6784\u8d44\u6e90\u6307\u6d3e\u65b9\u6cd5", "C_authors": "\u5f20\u60e0\u81fb\uff0c \u8c22\u7ef4\u6ce2\uff0c \u674e\u8e4a\uff0c \u6d2a\u6b23", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16037991455206879543&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2013 International Conference on Compilers, Architectures ...", "C_Title": "Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator", "C_authors": "L Gauthier, S Ueno, K Inoue", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16492386297293938654&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 23rd International Conference on Field programmable Logic and ...", "C_Title": "Generation of multi-core systems from multithreaded software", "C_authors": "A Wold, J Torresen, A Agne", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16508127259755621969&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "The First 25 Years of the FPL Conference\u2013Significant Papers", "C_authors": "PHW Leong, H Amano, J Anderson, K Bertels, JMP Cardoso, O Diessel, ...", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16637084216555784282&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture ...", "C_Title": "SHRINK: reducing the ISA complexity via instruction recycling", "C_authors": "BC Lopes, R Auler, L Ramos, E Borin, R Azevedo", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17588919096430891325&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Instruction Selection", "C_authors": "GH Blindell", "C_year": ""}], "A_TotalCites": 58, "A_Title": "The Instruction-Set Extension Problem: A Survey"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (4), 22", "A_Year": "2015", "ArticlesCount": "13", "A_Authors_names": "M Jacobsen, D Richmond, M Hogains, R Kastner", "A_Id": 4, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=14553888990834902471&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6175676113980324191&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2012 International Conference on, 37-42", "C_Title": "FPGA-GPU-CPU heterogenous architecture for real-time cardiac physiological optical mapping", "C_authors": "P Meng, M Jacobsen, R Kastner", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11645317450657092384&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "An efficient and flexible host-fpga pcie communication library", "C_authors": "J Gong, T Wang, J Chen, H Wu, F Ye, S Lu, J Cong", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2477109115499549088&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2013 International Conference on, 128-135", "C_Title": "System-level FPGA device driver with high-level synthesis support", "C_authors": "K Vipin, S Shreejith, D Gunasekera, SA Fahmy, N Kapre", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1701904859930707370&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 International Conference on Reconfigurable Computing and FPGAs ...", "C_Title": "A framework for PC applications with portable and scalable FPGA accelerators", "C_authors": "M Weinhardt, A Krieger, T Kinder", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3736776398747415045&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "DyRACT: A partial reconfiguration enabled accelerator and test platform", "C_authors": "K Vipin, SA Fahmy", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=705082591994850301&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1408.5870", "C_Title": "Enabling fpgas for the masses", "C_authors": "J Matai, D Richmond, D Lee, R Kastner", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=746427961868818360&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual ...", "C_Title": "On optimizing the arithmetic precision of MCMC algorithms", "C_authors": "G Mingas, F Rahman, CS Bouganis", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2965593863842016549&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual ...", "C_Title": "Fpga accelerated online boosting for multi-target tracking", "C_authors": "M Jacobsen, P Meng, S Sampangi, R Kastner", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2966634121153853436&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2014 International Conference on, 223-226", "C_Title": "A flexible interface architecture for reconfigurable coprocessors in embedded multicore systems using pcie single-root i/o virtualization", "C_authors": "O Sander, S Baehr, E Luebbers, T Sandmann, VV Duy, J Becker", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3926240799041520762&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "Ready PCIe data streaming solutions for fpgas", "C_authors": "TB Preu\u00dfer, RG Spallek", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14365781152136236980&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "Hardware accelerated novel optical de novo assembly for large-scale genomes", "C_authors": "P Meng, M Jacobsen, M Kimura, V Dergachev, T Anantharaman, ...", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8007317933138269574&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2013 International Conference on, 374-377", "C_Title": "sAES: A high throughput and low latency secure cloud storage with pipelined DMA based PCIe interface", "C_authors": "Y Chen, Y Wang, Y Ha, MR Felipe, S Ren, KMM Aung", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9865313467662760160&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "FPGA based nonlinear Support Vector Machine training using an ensemble learning", "C_authors": "MB Rabieah, CS Bouganis", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1557616524751342112&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IEEE 7th International Conference on Cloud Computing Technology and ...", "C_Title": "Virtualized FPGA accelerators for efficient cloud computing", "C_authors": "SA Fahmy, K Vipin, S Shreejith", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5389902719413623282&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems 39 (7), 543-552", "C_Title": "SAccO: An implementation platform for scalable FPGA accelerators", "C_authors": "M Weinhardt, B Lang, FM Thiesing, A Krieger, T Kinder", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6336636624400732784&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Custom Computing Machines (FCCM), 2013 IEEE 21st Annual ...", "C_Title": "An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs", "C_authors": "Y Cao, Y Zhu, X Wang, J Jiang, M Qiu", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6728843395152238268&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2016 ACM/SIGDA International Symposium on Field ...", "C_Title": "Fcuda-soc: Platform integration for field-programmable soc with the cuda-to-fpga compiler", "C_authors": "T Nguyen, S Gurumani, K Rupnow, D Chen", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7045189781677798103&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "Hardware/software infrastructure for ASIC commissioning and rapid system prototyping", "C_authors": "P Reichel, J Doge", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7778490833331899640&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "CLOSER, 129-134", "C_Title": "An Open-Source Framework for Integrating Heterogeneous Resources in Private Clouds.", "C_authors": "J Proa\u00f1o, C Carri\u00f3n, B Caminero", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10292972323971969310&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "Enabling FPGA support in MATLAB based Heterogeneous Systems", "C_authors": "S Skalicky, T Kwolek, S Lopez, M Lukowiak", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13203986866267270293&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "A fully pipelined kernel normalised least mean squares processor for accelerated parameter optimisation", "C_authors": "NJ Fraser, DJM Moss, JK Lee, S Tridgell, CT Jin, PHW Leong", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16064035788918188982&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM SIGARCH Computer Architecture News 43 (4), 34-39", "C_Title": "ffLink: A Lightweight High-Performance Open-Source PCI Express Gen3 Interface for Reconfigurable Accelerators", "C_authors": "D de la Chevallerie, J Korinth, A Koch", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17811798879085191711&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1508.06823", "C_Title": "Framework for application mapping over packet-switched network of fpgas: Case studies", "C_authors": "VBY Kumar, P Engineer, M Datar, Y Turakhia, S Agarwal, S Diwale, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18105755387592698715&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Digital System Design (DSD), 2015 Euromicro Conference on, 337-344", "C_Title": "Computing Framework for Dynamic Integration of Reconfigurable Resources in a Cloud", "C_authors": "O Knodel, RG Spallek", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=499435499453386024&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "UNIVERSIDADE FEDERAL DO RIO GRANDE DO SUL", "C_Title": "A Fault Injection Platform for FPGA-based Communication Systems", "C_authors": "CDEE DE COMPUTA\u00c7\u00c3O", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=766771394008509158&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Cape Town", "C_Title": "MURAC: A unified machine model for heterogeneous computers", "C_authors": "BK Hamilton", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=943893109401812519&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 International Symposium on Rapid System Prototyping (RSP), 68-74", "C_Title": "Caasper: providing accessible FPGA-acceleration over the network", "C_authors": "VM Morales, Y Brakni, PH Horrein, A Baghdadi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1776742408831775223&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Design & Implementation of PCI Express BUS Physical layer using VHDL", "C_authors": "AR Tembhare, PB Patil", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2277454159680150154&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Platform Integration of CUDA-to-RTL High Level Synthesis", "C_authors": "T Nguyen, S Gurumani, K Rupnow, D Chen", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3933228896579884036&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Computers 65 (4), 1283-1296", "C_Title": "Population-based MCMC on multi-core CPUs, GPUs and FPGAs", "C_authors": "G Mingas, CS Bouganis", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4265003786228559378&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Conference on Bioinformatics and Biomedical Engineering, 266-276", "C_Title": "Low-Power, Low-Latency Hermite Polynomial Characterization of Heartbeats Using a Field-Programmable Gate Array", "C_authors": "K Lakhotia, G Caffarena, A Gil, DG M\u00e1rquez, A Otero, MP Desai", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5237575577862053066&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2016 ACM/SIGDA International Symposium on Field ...", "C_Title": "Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis", "C_authors": "J Matai, D Richmond, D Lee, Z Blair, Q Wu, A Abazari, R Kastner", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5292004408819783792&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 25th International Conference on Field Programmable Logic and ...", "C_Title": "PushPush: Seamless integration of hardware and software objects via function calls over AXI", "C_authors": "ST Fleming, I Beretta, DB Thomas, GA Constantinides, DR Ghica", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5959332669313596007&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "XI Jornadas sobre Sistemas Reconfigur\u00e1veis", "C_authors": "M Gericota, A Fidalgo, P Ferreira, JC Cardoso", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6002322114351895029&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2016 ACM SIGMETRICS International Conference on ...", "C_Title": "Understanding Latency Variation in Modern DRAM Chips: Experimental Characterization, Analysis, and Optimization", "C_authors": "KK Chang, A Kashyap, H Hassan, S Ghose, K Hsieh, D Lee, T Li, ...", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6513893658001979180&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "HKU Theses Online (HKUTO)", "C_Title": "A run-time hardware task execution framework for FPGA-accelerated heterogeneous cluster", "C_authors": "Y Choi\uff0c \u8521\u80b2\u660e", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7123481298250308263&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1508.06843", "C_Title": "RC3E: Provision and Management of Reconfigurable Hardware Accelerators in a Cloud Environment", "C_authors": "O Knodel, RG Spallek", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7250457090731392732&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 23rd International Conference on Field programmable Logic and ...", "C_Title": "A FPGA design for high speed feature extraction from a compressed measurement stream", "C_authors": "D Richmond, R Kastner, A Irturk, J McGarry", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8664036244765335694&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "A Model-based Design Framework for Application-specific Heterogeneous Systems", "C_authors": "S Skalicky", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8905313257177036027&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Scientific Bulletin\" Mircea cel Batran\" Naval Academy 18 (1), 319", "C_Title": "LEVERAGING FPGAS AND SDNS FOR HIGH SPEED IPC IN HIGH PERFORMANCE COMPUTING CLUSTERS", "C_authors": "LA Dumitru", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=8968415112318052179&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Fast FPGA System for Training Nonlinear Support Vector Machines\u21e4", "C_authors": "MB Rabieah, CS Bouganis", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=9284843912548652509&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Smart Frame Grabber:: A Hardware Accelerated Computer Vision Framework", "C_authors": "MD Jacobsen", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=12722979762818993137&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Host to Accelerator Interfacing Framework for High-Throughput Co-Processing Systems", "C_authors": "N Neves, P Tom\u00e1s, N Roma", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=14484981955939436513&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Hardware Accelerated Alignment Algorithm for Optical Labeled Genomes", "C_authors": "P MENG, M JACOBSEN, M KIMURA, V DERGACHEV, ...", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=14751378178439653877&btnI=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1604.01789", "C_Title": "GateKeeper: Enabling Fast Pre-Alignment in DNA Short Read Mapping with a New Streaming Accelerator Architecture", "C_authors": "M Alser, H Hassan, H Xin, O Ergin, O Mutlu, C Alkan", "C_year": "2016"}, {"C_Link": "/scholar?oi=bibs&cluster=15849285676194541354&btnI=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1408.5383", "C_Title": "High-Level Design of Portable and Scalable FPGA Accelerators", "C_authors": "M Weinhardt, R H\u00f6ckmann, T Kinder", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=16385625986005760071&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "FPGA-aware Scheduling Strategies at Hypervisor Level in Cloud Environments", "C_authors": "JP Orellana, C Carri\u00f3n, B Caminero", "C_year": "2016"}, {"C_Link": "/scholar?oi=bibs&cluster=16573629360982890489&btnI=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "Improving FPGA accelerated tracking with multiple online trained classifiers", "C_authors": "M Jacobsen, S Sampangi, Y Freund, R Kastner", "C_year": "2014"}], "A_TotalCites": 48, "A_Title": "RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7 (3), 21", "A_Year": "2014", "ArticlesCount": "13", "A_Authors_names": "L Chen, T Mitra", "A_Id": 5, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=2459370964648222385&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1103585070308768854&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 50th Annual Design Automation Conference, 18", "C_Title": "REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)", "C_authors": "M Hamzeh, A Shrivastava, S Vrudhula", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4437716618939495771&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 51st Annual Design Automation Conference, 1-6", "C_Title": "Branch-aware loop mapping on CGRAs", "C_authors": "M Hamzeh, A Shrivastava, S Vrudhula", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17446223552211144401&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS ...", "C_Title": "A just-in-time modulo scheduling for virtual coarse-grained reconfigurable architectures", "C_authors": "R Ferreira, V Duarte, W Meireles, M Pereira, L Carro, S Wong", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2256710874845412569&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Hardware/Software Codesign and System Synthesis (CODES+ ISSS), 2014 ...", "C_Title": "Flattening-based mapping of imperfect loop nests for CGRAs?", "C_authors": "J Lee, S Seo, H Lee, HU Sim", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7670854133833236326&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Architecture and Code Optimization (TACO) 10 (4), 58", "C_Title": "Fast modulo scheduler utilizing patternized routes for coarse-grained reconfigurable architectures", "C_authors": "W Kim, Y Choi, H Park", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=983542436193909424&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 52nd Annual Design Automation Conference, 110", "C_Title": "Optimizing stream program performance on CGRA-based systems", "C_authors": "H Lee, D Nguyen, J Lee", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3208342292577463109&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS ...", "C_Title": "A run-time modulo scheduling by using a binary translation mechanism", "C_authors": "R Ferreira, W Denver, M Pereira, J Quadros, L Carro, S Wong", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2532568493848071432&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Architecture and Code Optimization (TACO) 10 (4), 62", "C_Title": "Evaluator-executor transformation for efficient pipelining of loops with conditionals", "C_authors": "Y Jeong, S Seo, J Lee", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6769056774598939304&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Information and Media Technologies 10 (3), 383-394", "C_Title": "Heterogeneous Multi-core Architectures", "C_authors": "T Mitra", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=265050294643627870&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2015 NASA/ESA Conference on, 1-8", "C_Title": "Mapping applications on two-level configurable hardware", "C_authors": "H Khanzadi, Y Savaria, JP David", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=783890869949476750&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Techniques for Crafting Customizable MPSoCS", "C_authors": "C LIANG", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1905130910238308583&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universit\u00e9 de Bretagne Sud", "C_Title": "Architecture mat\u00e9rielle et flot de programmation associ\u00e9 pour la conception de syst\u00e8mes num\u00e9riques tol\u00e9rants aux fautes", "C_authors": "T Peyret", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2525951834298363635&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Graduate School of UNIST", "C_Title": "Application-Level Performance Improvement for Stream Program on CGRA-based systems", "C_authors": "H Lee", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2994720065753485345&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and ...", "C_Title": "Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures", "C_authors": "H Sim, H Lee, S Seo, J Lee", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6163509471666483779&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "\u7535\u5b50\u5b66\u62a5 43 (11), 2151-2160", "C_Title": "\u4e00\u79cd\u7c97\u7c92\u5ea6\u53ef\u91cd\u6784\u4f53\u7cfb\u7ed3\u6784\u591a\u76ee\u6807\u4f18\u5316\u6620\u5c04\u7b97\u6cd5", "C_authors": "C Nai-jin, J Jian-hui", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6568097345794273490&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "Resource-saving compile flow for coarse-grained reconfigurable architectures", "C_authors": "Z Zhao, W Sheng, N Jing, W He, Z Mao", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6711431070462628290&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 International Conference on Field-Programmable Technology (FPT)", "C_Title": "Correction to \u201cGraph Minor Approach for Application Mapping on CGRAs\u201d", "C_authors": "L Chen, T Mitra", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8229607780176158438&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Signal Processing Systems, 1-22", "C_Title": "A Dynamic Modulo Scheduling with Binary Translation: Loop optimization with software compatibility", "C_authors": "R Ferreira, W Denver, M Pereira, S Wong, CA Lisb\u020fa, L Carro", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9077846737275138680&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Graph-Based Approaches for Application Mapping onto CGRAs", "C_authors": "M Stojilovi\u0107, D Vuji\u010di\u0107, L Saranovac", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11139217178865060314&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 24 (5 ...", "C_Title": "Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures", "C_authors": "S Yin, X Yao, D Liu, L Liu, S Wei", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11323381821187064060&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Symposium on Applied Reconfigurable Computing, 293-300", "C_Title": "A Timing Driven Cycle-Accurate Simulation for Coarse-Grained Reconfigurable Architectures", "C_authors": "A Chattopadhyay, X Chen", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11547440665492133723&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Graduate School of UNIST", "C_Title": "Evaluator-Executor Transformation for Efficient Conditional Statements on CGRA", "C_authors": "Y Jeong", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12171101247488381752&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE", "C_Title": "Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable Architectures", "C_authors": "S Yin, X Lin, L Liu, S Wei", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12487343997768243428&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Architecture and Code Optimization (TACO) 13 (2), 15", "C_Title": "A Bimodal Scheduler for Coarse-Grained Reconfigurable Arrays", "C_authors": "P Theocharis, BD Sutter", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13034864389768744600&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Parallel & Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE ...", "C_Title": "Efficient Software-Based Runtime Binary Translation for Coarse-Grained Reconfigurable Architectures", "C_authors": "TX Mai, J Lee", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13722872074779484406&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universidade Federal de Vi\u00e7osa", "C_Title": "Uma heur\u00edstica gulosa para Modulo Scheduling em arquiteturas reconfigur\u00e1veis em tempo de execu\u00e7\u00e3o", "C_authors": "LM Costa", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14084650094046239174&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Arizona State University", "C_Title": "Register File Organization for Coarse-Grained Reconfigurable Architectures: Compiler-Microarchitecture Perspective", "C_authors": "D Saluja", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14284824878541568599&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEICE TRANSACTIONS on Information and Systems 98 (2), 243-251", "C_Title": "Low-Power Loop Parallelization onto CGRA Utilizing Variable Dual V DD", "C_authors": "XU Bing, YIN Shouyi, LIU Leibo, WEI Shaojun", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16201246652431257634&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ARIZONA STATE UNIVERSITY", "C_Title": "Path Selection Based Branching for Coarse Grained Reconfigurable Arrays", "C_authors": "SHR Radhika", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17227290406109388348&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Graduate school of UNIST", "C_Title": "Scaling Kernel Speedup to Application-Level Performance with CGRAS: Stream Program", "C_authors": "S Seo", "C_year": "2014"}], "A_TotalCites": 30, "A_Title": "Graph Minor Approach for Application Mapping on CGRAs"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5 (4), 21", "A_Year": "2012", "ArticlesCount": "13", "A_Authors_names": "A Jacobs, G Cieslewski, AD George, A Gordon-Ross, H Lam", "A_Id": 6, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=14248652596683923838&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18129989980582112687&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual ...", "C_Title": "A self-adaptive SEU mitigation system for FPGAs with an internal block RAM radiation particle sensor", "C_authors": "R Glein, B Schmidt, F Rittner, J Teich, D Ziener", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6245493241722970262&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Computing Surveys (CSUR) 47 (2), 37", "C_Title": "Mitigation of radiation effects in SRAM-based FPGAs for space applications", "C_authors": "F Siegle, T Vladimirova, J Ilstad, O Emam", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8640891320049045197&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Aerospace Information Systems 11 (6), 344-358", "C_Title": "Scalable open-source architecture for real-time monitoring of adaptive wiring panels", "C_authors": "D Llamocca, V Murray, Y Jiang, M Pattichis, J Lyke, K Avery", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10644077843093473992&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 51st Annual Design Automation Conference, 1-6", "C_Title": "GUARD: Guaranteed reliability in dynamically reconfigurable systems", "C_authors": "H Zhang, MA Kochte, ME Imhof, L Bauer, HJ Wunderlich, J Henkel", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3566379237705989692&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the IEEE 103 (3), 291-317", "C_Title": "An Introduction to Reconfigurable Systems", "C_authors": "JC Lyke, CG Christodoulou, GA Vera, AH Edwards", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13644939649910139131&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 International Conference on ReConFigurable Computing and FPGAs ...", "C_Title": "On providing scalable self-healing adaptive fault-tolerance to RTR SoCs", "C_authors": "B Navas, J \u00d6berg, I Sander", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17628801041458154782&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2014 NASA/ESA Conference on, 89-96", "C_Title": "The upset-fault-observer: A concept for self-healing adaptive fault tolerance", "C_authors": "B Navas, J \u00d6berg, I Sander", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3411100624391227531&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2015 NASA/ESA Conference on, 1-8", "C_Title": "Adaptive fault tolerance through invasive computing", "C_authors": "M Witterauf, A Tanase, J Teich, V Lari, A Zwinkau, G Snelting", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5245205683120375446&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (1), 3", "C_Title": "The cibola flight experiment", "C_authors": "H Quinn, D Roussel-Dupre, M Caffrey, P Graham, M Wirthlin, K Morgan, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5533784003223677757&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Progress in Aerospace Sciences 70, 28-41", "C_Title": "On the challenge of a century lifespan satellite", "C_authors": "J Gonzalo, D Dom\u00ednguez, D L\u00f3pez", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11763700232559055976&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2014 NASA/ESA Conference on, 151-158", "C_Title": "Broadband FPGA payload processing in a harsh radiation environment", "C_authors": "F Rittner, R Glein, T Kolb, B Bernard", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7263186373385636704&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "University of Central Florida Orlando, Florida", "C_Title": "Autonomous Recovery Of Reconfigurable Logic Devices Using Priority Escalation Of Slack", "C_authors": "N Imran", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11329780683053780638&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2014 NASA/ESA Conference on, 240-247", "C_Title": "Balancing system availability and lifetime with dynamic hidden Markov models", "C_authors": "J Panerati, S Abdi, G Beltrame", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12945076264104054339&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2015 NASA/ESA Conference on, 1-8", "C_Title": "Adaptive reconfigurable voting for enhanced reliability in medium-grained fault tolerant architectures", "C_authors": "F Veljkovi\u0107, T Riesgo, E de la Torre", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13924703558258187100&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "High Performance Extreme Computing Conference (HPEC), 2013 IEEE, 1-6", "C_Title": "Task scheduling for reconfigurable systems in dynamic fault-rate environments", "C_authors": "A Jacobs, N Wulf, AD George", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15971906458065517483&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 International Conference on Reconfigurable Computing and FPGAs ...", "C_Title": "Dynamic reliability management: Reconfiguring reliability-levels of hardware designs at runtime", "C_authors": "J Anwer, S Meisner, M Platzner", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17410579116004528283&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Circuits, Systems and Computers 24 (01), 1550004", "C_Title": "Activity-based resource allocation for motion estimation engines", "C_authors": "N Imran, RA Ashraf, J Lee, RF DeMara", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1181783039742152630&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Computer and Knowledge Engineering (ICCKE), 2014 4th International ...", "C_Title": "Scheduling periodic real-time hardware tasks on dynamic partial reconfigurable devices subject to fault tolerance", "C_authors": "R Ramezani, Y Sedaghat", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1409885110969175037&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Science China Technological Sciences 59 (2), 289-300", "C_Title": "Architecture design for reliable and reconfigurable FPGA-based GNC computer for deep space exploration", "C_authors": "MF Yang, B Liu, J Gong, HJ Liu, HK Hu, YY Dong, L Shi, YF Zhao, ...", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3856182290498987690&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Department of Engineering", "C_Title": "Task Oriented Fault-Tolerant Distributed Computing for Use on Board Spacecraft", "C_authors": "M Fayyaz", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4244612539649984707&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 53rd Annual Design Automation Conference, 111", "C_Title": "Resource budgeting for reliability in reconfigurable architectures", "C_authors": "H Zhang, L Bauer, J Henkel", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4347712271534234620&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Survey of Detection, Diagnosis, and Fault Tolerance Methods in FPGAs", "C_authors": "D Fisher, A Floyd", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5768366583410971968&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "KTH Royal Institute of Technology", "C_Title": "Cognitive and Self-Adaptive SoCs with Self-Healing Run-Time-Reconfigurable RecoBlocks", "C_authors": "B Navas", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6101383345706531901&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Systems Architecture 61 (10), 615-627", "C_Title": "Techniques for on-demand structural redundancy for massively parallel processor arrays", "C_authors": "V Lari, J Teich, A Tanase, M Witterauf, F Khosravi, BH Meyer", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10695294214246837285&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Nuclear Science 62 (2), 443-450", "C_Title": "Design and Characterization of a Built-In CMOS TID Smart Sensor", "C_authors": "J Agustin, C Gil, M Lopez-Vallejo, P Ituero", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12420051292211248965&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2015 NASA/ESA Conference on, 1-8", "C_Title": "Trading off power and fault-tolerance in real-time embedded systems", "C_authors": "J Panerati, G Beltrame", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14817346782670308577&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Adaptive Hardware and Systems (AHS), 2015 NASA/ESA Conference on, 1-8", "C_Title": "A co-design approach for fault-tolerant loop execution on Coarse-Grained Reconfigurable Arrays", "C_authors": "V Lari, A Tanase, J Teich, M Witterauf, F Khosravi, F Hannig, BH Meyer", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17159940247686925734&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Technische Universit\u00e4t Dresden", "C_Title": "Study\u2019s Thesis", "C_authors": "PR Gen\u00dfler", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18102213735303414538&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Department of Engineering", "C_Title": "Fault Detection, Isolation and Recovery Schemes for Spaceborne Reconfigurable FPGA-Based Systems", "C_authors": "F Siegle", "C_year": "2016"}], "A_TotalCites": 29, "A_Title": "Reconfigurable Fault Tolerance: A Comprehensive Framework for Reliable and Adaptive FPGA-Based Space Computing"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5 (2), 10", "A_Year": "2012", "ArticlesCount": "13", "A_Authors_names": "K Martin, C Wolinski, K Kuchcinski, A Floch, F Charot", "A_Id": 7, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=17073473320962734875&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8038508147473911757&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "CP Solvers: Modeling, Applications, Integration, and Standardization, co ...", "C_Title": "Jacop-java constraint programming solver", "C_authors": "K Kuchcinski, R Szymanek", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15875196495371257717&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Digital System Design (DSD), 2013 Euromicro Conference on, 821-828", "C_Title": "Instruction selection and scheduling for dsp kernels on custom architectures", "C_authors": "MA Arslan, K Kuchcinski", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2893421282546903442&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and ...", "C_Title": "Data-driven mapping using local patterns", "C_authors": "G Mehta, KK Patel, N Parde, NS Pollard", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11817249654171465691&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems 38 (8), 803-813", "C_Title": "Instruction selection and scheduling for DSP kernels", "C_authors": "MA Arslan, K Kuchcinski", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2455388361648542012&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Parallel & Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE ...", "C_Title": "Twill: A Hybrid Microcontroller-FPGA Framework for Parallelizing Single-Threaded C Programs", "C_authors": "D Gallatin, A Keen, C Lupo, J Oliver", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5923799369463616635&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Parallel & Distributed Processing Symposium Workshops (IPDPSW), 2014 IEEE ...", "C_Title": "A hybrid ILP-CP model for mapping Directed Acyclic Task Graphs to multicore architectures", "C_authors": "A Emeretlis, G Theodoridis, P Alefragis, N Voros", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10294735634184447705&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Embedded Computing Systems (TECS) 15 (1), 19", "C_Title": "A Logic-Based Benders decomposition approach for mapping applications on heterogeneous multicore platforms", "C_authors": "A Emeretlis, G Theodoridis, P Alefragis, N Voros", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2235871479146836445&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "First Workshop on Domain Specific Languages in Combinatorial Optimization, 19-34", "C_Title": "A Scala Embedded DSL for Combinatorial Optimization in Software Requirements Engineering", "C_authors": "B Regnell, K Kuchcinski", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5185298173414370017&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Design and Architectures for Signal and Image Processing (DASIP), 2015 ...", "C_Title": "Selecting most profitable instruction-set extensions using ant colony heuristic", "C_authors": "S Wang, C Xiao, W Liu, E Casseau, X Yang", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5811940418980411953&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Cecilia Gonz\u00e1lez-\u00c1lvarez", "C_authors": "D Jim\u00e9nez-Gonz\u00e1lez", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7923453147685524910&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems", "C_Title": "A comparison of heuristic algorithms for custom instruction selection", "C_authors": "S Wang, C Xiao, W Liu, E Casseau", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8641091528900364149&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IEEE Computer Society Annual Symposium on VLSI, 119-124", "C_Title": "Mapping DAGs on Heterogeneous Platforms Using Logic-Based Benders Decompostion", "C_authors": "A Emeretlis, G Theodoridis, P Alefragis, N Voros", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8925725959405079923&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Antoine Floc\u2019h", "C_authors": "T RISSET, A COHEN, P BOULET, V LORQUET, K KUCHCINSKI, ...", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9966852929017566643&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Architecture and Code Optimization (TACO) 13 (2), 17", "C_Title": "MInGLE: An Efficient Framework for Domain Acceleration Using Low-Power Specialized Functional Units", "C_authors": "C Gonz\u00e1lez-\u00e1lvarez, JB Sartor, C \u00c1lvarez, D Jim\u00e9nez-Gonz\u00e1lez, ...", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11904946206046095687&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Materia (s) 16, 11-2015", "C_Title": "Automated design of domain-specific custom instructions: Geautomatiseerd ontwerp van domeinspecifieke gespecialiseerde instructies", "C_authors": "CN Gonz\u00e1lez Alv\u00e1rez", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12034803825457363825&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems 38 (8), 1012-1024", "C_Title": "Automatic custom instruction identification for application-specific instruction set processors", "C_authors": "C Xiao, E Casseau, S Wang, W Liu", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13801141091417338931&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Universit\u00e9 Rennes 1", "C_Title": "Compilation optimisante pour processeurs extensibles", "C_authors": "FH Antoine", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16037991455206879543&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2013 International Conference on Compilers, Architectures ...", "C_Title": "Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator", "C_authors": "L Gauthier, S Ueno, K Inoue", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17073253001868670318&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "MInGLE: An Efficient Framework for Domain Acceleration using Low-Power Specialized Functional Units", "C_authors": "JB Sartor, C Alvarez, L Eeckhout", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17588919096430891325&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Instruction Selection", "C_authors": "GH Blindell", "C_year": ""}], "A_TotalCites": 20, "A_Title": "Constraint Programming Approach to Reconfigurable Processor Extension Generation and Application Compilation"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 4 (3), 29", "A_Year": "2011", "ArticlesCount": "13", "A_Authors_names": "F Nava, D Sciuto, MD Santambrogio, S Herbrechtsmeier, M Porrmann, ...", "A_Id": 8, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=7154038589560579080&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15608765265928381822&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Lecture Notes in Mechanical Engineering. Springer 1 (2), 3", "C_Title": "Design Methodology for Intelligent Technical Systems", "C_authors": "J Gausemeier, FJ Rammig, W Sch\u00e4fer", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2340279034252946357&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "22nd International Conference on Field Programmable Logic and Applications ...", "C_Title": "Exploiting run-time reconfiguration in stencil computation", "C_authors": "X Niu, Q Jin, W Luk, Q Liu, O Pell", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13378579687945164048&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8 (3), 15", "C_Title": "Automating Elimination of Idle Functions by Runtime Reconfiguration", "C_authors": "X Niu, TCP Chau, Q Jin, W Luk, Q Liu, O Pell", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9718356609410187913&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Journal of Reconfigurable Computing 2012, 1", "C_Title": "An FPGA-based omnidirectional vision sensor for motion detection on mobile robots", "C_authors": "JY Mori, J Arias-Garcia, C S\u00e1nchez-Ferreira, DM Mu\u00f1oz, CH Llanos, ...", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=9028291573793002320&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the ACM/SIGDA international symposium on Field programmable ...", "C_Title": "Automating resource optimisation in reconfigurable design", "C_authors": "X Niu, TCP Chau, Q Jin, W Luk, Q Liu", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=995184276967745571&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of 1st AAU Workshop on Human-Centered Robotics 1", "C_Title": "Human Assisted Computer Vision on Industrial Mobile Robots", "C_authors": "RS Andersen, C Schou, JS Damgaard, O Madsen, TB Moeslund", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4251832815836187342&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Signal and Information Processing (GlobalSIP), 2014 IEEE Global Conference ...", "C_Title": "Profile driven dataflow optimisation of mean shift visual tracking", "C_authors": "D Bhowmik, A Wallace, R Stewart, X Qian, G Michaelson", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5309944887590649421&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 6 (4), 17", "C_Title": "A reconfigurable parallel hardware implementation of the self-tuning regulator", "C_authors": "T Ananthan, MV Vaidyan", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7205572178644075440&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings Wissenschaftsforum 2013 Intelligente Technische Systeme", "C_Title": "Dynamisch rekonfigurierbare Hardware als Basistechnologie f\u00fcr intelligente technische Systeme", "C_authors": "S Korf, G Sievers, J Ax, D Cozzi, T Jungeblut, J Hagemeyer, M Porrmann, ...", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2568139187471463725&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Int. J. Reconfig. Comp. 2013, 942021:1-942021:2", "C_Title": "Selected Papers from the Symposium on Integrated Circuits and Systems Design (SBCCI 2011).", "C_authors": "M Conti, EUK Melcher, J Becker, AV De Brito, O Sander", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2600509516549402872&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "The Journal of Engineering 1 (1)", "C_Title": "Resource optimised reconfigurable modular parallel pipelined stochastic approximation-based self-tuning regulator architecture with reduced latency", "C_authors": "VM Vaidyan, A Shankar", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6579347434242353160&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Imperial College London", "C_Title": "Optimising financial computation for reconfigurable hardware", "C_authors": "Q Jin", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6597433177845038315&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Simulation-based Functional Verification of Dynamically Reconfigurable FPGA-based Systems", "C_authors": "L Gong", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8236985385353085789&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Workshop on Self-Awareness in Reconfigurable Computing Systems (SRCS), 22", "C_Title": "A DYNAMICALLY TUNED FINITE DIFFERENCE METHOD FOR RECONFIGURABLE SYSTEMS", "C_authors": "X Niu, W Luk", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10200103958135163193&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of the Brazilian Society of Mechanical Sciences and Engineering 38 ...", "C_Title": "FPGA-based approach for change detection in GTAW welding process", "C_authors": "CH Llanos, RH Hurtado, SCA Alfaro", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10414004406585344903&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7 (2), 15", "C_Title": "A Self-Aware Tuning and Self-Aware Evaluation Method for Finite-Difference Applications in Reconfigurable Systems", "C_authors": "X Niu, Q Jin, W Luk, S Weston", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11063207510854944194&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Functional Verification of Dynamically Reconfigurable FPGA-based Systems, 15-40", "C_Title": "Verification Challenges", "C_authors": "L Gong, O Diessel", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11719414521592571623&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Springer", "C_Title": "Functional Verification of Dynamically Reconfigurable FPGA-based Systems", "C_authors": "L Gong, O Diessel", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13155419460505451510&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Design Methodology for Intelligent Technical Systems, 183-350", "C_Title": "Methods for the Design and Development", "C_authors": "H Anacker, M Dellnitz, K Fla\u00dfkamp, S Groesbrink, P Hartmann, ...", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15779659193529335135&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Design Automation for Embedded Systems 19 (1-2), 189-221", "C_Title": "Enabling FPGA routing configuration sharing in dynamic partial reconfiguration", "C_authors": "B Al Farisi, K Heyse, K Bruneel, J Cardoso, D Stroobandt", "C_year": "2015"}], "A_TotalCites": 20, "A_Title": "Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 4 (4), 39", "A_Year": "2011", "ArticlesCount": "13", "A_Authors_names": "H Parandeh-Afshar, A Neogy, P Brisk, P Ienne", "A_Id": 9, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=17757862640629248542&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7562218592424780802&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 23rd International Conference on Field programmable Logic and ...", "C_Title": "Arithmetic core generation using bit heaps", "C_authors": "N Brunie, F De Dinechin, M Istoan, G Sergent, K Illyes, B Popa", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6816747944087377970&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "MBMV, 171-182", "C_Title": "Efficient High Speed Compression Trees on Xilinx FPGAs.", "C_authors": "M Kumm, P Zipf", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12447242268018370794&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 24th International Conference on Field Programmable Logic and ...", "C_Title": "Pipelined compressor tree optimization using integer linear programming", "C_authors": "M Kumm, P Zipf", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5321121956774566897&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IET Computers & Digital Techniques 6 (6), 372-383", "C_Title": "Asymmetric large size multipliers with optimised FPGA resource utilisation", "C_authors": "S Gao, D Al-Khalili, N Chabini, P Langlois", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8678907978211716940&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 IEEE 25th International Conference on Application-Specific Systems ...", "C_Title": "Sum-of-product architectures computing just right", "C_authors": "F De Dinechin, M Istoan, A Massouri", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12468923675888862614&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2013 Asilomar Conference on Signals, Systems and Computers, 1155-1159", "C_Title": "Fast modulo 2 n\u2212 1 and 2 n; 1 adder using carry-chain on FPGA", "C_authors": "LS Didier, L Jaulmes", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13022116797824368194&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "J. UCS 18 (2), 264-285", "C_Title": "Reconfigurable VBSME Architecture Using RBSAD.", "C_authors": "J Olivares", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16093160485389329448&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Ecole normale sup\u00e9rieure de lyon-ENS LYON", "C_Title": "Contributions to computer arithmetic and applications to embedded systems", "C_authors": "N Brunie", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10091083148531231771&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Signal Processing Systems 78 (2), 163-170", "C_Title": "FPGA parallel recognition engine for handwritten Arabic words", "C_authors": "A Suyyagh, G Abandah", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=909756793641091451&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IACR Cryptology ePrint Archive 2014, 13", "C_Title": "A Novel Modular Adder for One Thousand Bits and More Using Fast Carry Chains of Modern FPGAs.", "C_authors": "M Rogawski, E Homsirikamol, K Gaj", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2937742934594966423&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Computer Arithmetic (ARITH), 2015 IEEE 22nd Symposium on, 18-25", "C_Title": "An efficient softcore multiplier architecture for Xilinx FPGAs", "C_authors": "M Kumm, S Abbas, P Zipf", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6796430086887739151&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Technical report, Oct", "C_Title": "Arithmetic around the bit heap", "C_authors": "F De Dinechin, M Istoan, G Sergent, K Illyes, B Popa, N Brunie", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2695675648955357383&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Digital System Design (DSD), 2015 Euromicro Conference on, 322-329", "C_Title": "Automated Design of High Performance Integer Arithmetic Cores on FPGA", "C_authors": "A Palchaudhuri, RS Chakraborty, DP Sahoo", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3885819504031050566&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Journal of Reconfigurable Computing 2015, 5", "C_Title": "High efficiency generalized parallel counters for look-up table based FPGAs", "C_authors": "B Khurshid, RN Mir", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5551154052377765995&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Link\u00f6ping University Electronic Press", "C_Title": "Techniques for Efficient Implementation of FIR and Particle Filtering", "C_authors": "SA Alam", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6060993385262595697&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "22nd International Conference on Field Programmable Logic and Applications (FPL)", "C_Title": "Dual-core motion estimation processor", "C_authors": "J Olivares, JM Palomares", "C_year": "2012"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15126237415124974107&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Springer Fachmedien Wiesbaden", "C_Title": "Multiple Constant Multiplication Optimizations for Field Programmable Gate Arrays", "C_authors": "M Kumm", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15812138129290867773&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IEEE 22nd International Conference on High Performance Computing (HiPC ...", "C_Title": "High Efficiency Generalized Parallel Counters for Xilinx FPGAs", "C_authors": "B Khurshid, RN Mir", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=18377934980578904669&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Lyon, \u00c9cole normale sup\u00e9rieure", "C_Title": "Contribution \u00e0 l'arithm\u00e9tique des ordinateurs et applications aux syst\u00e8mes embarqu\u00e9s", "C_authors": "N Brunie", "C_year": "2014"}], "A_TotalCites": 19, "A_Title": "Compressor tree synthesis on commercial high-performance FPGAs"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 7 (1), 5", "A_Year": "2014", "ArticlesCount": "13", "A_Authors_names": "LW Kim, S Asaad, R Linsker", "A_Id": 10, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=17198676640764160619&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10886304461456062286&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2015 Design, Automation & Test in Europe Conference ...", "C_Title": "ApproxANN: an approximate computing framework for artificial neural network", "C_authors": "Q Zhang, T Wang, Y Tian, F Yuan, Q Xu", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17549037587816242403&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Engineering Applications of Artificial Intelligence 37, 336-342", "C_Title": "Contrastive divergence for memristor-based restricted Boltzmann machine", "C_authors": "AM Sheri, A Rafique, W Pedrycz, M Jeon", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12705869816570404339&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE", "C_Title": "Efficient implementation of the backpropagation algorithm in fpgas and microcontrollers", "C_authors": "F Ortega-Zamorano, JM Jerez, DU Mu\u00f1oz, RM Luque-Baena, L Franco", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12140044792726645329&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 IEEE 26th International Conference on Application-specific Systems ...", "C_Title": "An FPGA implementation of a restricted boltzmann machine classifier using stochastic bit streams", "C_authors": "B Li, MH Najafi, DJ Lilja", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11826214930308382474&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 IEEE International Symposium on High Performance Computer Architecture ...", "C_Title": "Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning", "C_authors": "MN Bojnordi, E Ipek", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17431986120721878284&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1509.08972", "C_Title": "VLSI Implementation of Deep Neural Network Using Integral Stochastic Computing", "C_authors": "A Ardakani, F Leduc-Primeau, N Onizawa, T Hanyu, WJ Gross", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16620807091246940383&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 International Conference on Parallel Architecture and Compilation (PACT ...", "C_Title": "Towards general-purpose neural network computing", "C_authors": "S Eldridge, A Waterland, M Seltzer, J Appavoo, A Joshi", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17771841711109370612&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Applied Physics Letters 108 (15), 151106", "C_Title": "An integrated analog O/E/O link for multi-channel laser neurons", "C_authors": "MA Nahmias, AN Tait, L Tolias, MP Chang, TF de Lima, BJ Shastri, ...", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3820346807513539346&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "arXiv preprint arXiv:1508.01008", "C_Title": "INsight: A Neuromorphic Computing System for Evaluation of Large Neural Networks", "C_authors": "J Chung, T Shin, Y Kang", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10727703696395996463&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Sensors 14 (9), 17353-17375", "C_Title": "An NN-Based SRD Decomposition Algorithm and Its Application in Nonlinear Compensation", "C_authors": "H Yan, F Deng, J Sun, J Chen", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12259761831175002751&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Distributed Computing and Artificial Intelligence, 13th International ...", "C_Title": "Deep Neural Network Architecture Implementation on FPGAs Using a Layer Multiplexing Scheme", "C_authors": "F Ortega-Zamorano, JM Jerez, I G\u00f3mez, L Franco", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12502492006094908076&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2016 ACM/SIGDA International Symposium on Field ...", "C_Title": "Using Stochastic Computing to Reduce the Hardware Requirements for a Restricted Boltzmann Machine Classifier", "C_authors": "B Li, MH Najafi, DJ Lilja", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15498852701645147049&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "The Scientific World Journal 2016", "C_Title": "Software Design Challenges in Time Series Prediction Systems Using Parallel Implementation of Artificial Neural Networks", "C_authors": "N Manikandan, S Subha", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16191474810506147452&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Transactions on Parallel and Distributed Systems 27 (2), 600-612", "C_Title": "Suitability Analysis of FPGAs for Heterogeneous Platforms in HPC", "C_authors": "FA Escobar, X Chang, C Valderrama", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17462361803913850322&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Fakultet elektrotehnike i ra\u010dunarstva, Sveu\u010dili\u0161te u Zagrebu", "C_Title": "Heterogeneous computing system with field programmable gate array coprocessor for decision tree learning", "C_authors": "P \u0160koda", "C_year": "2014"}], "A_TotalCites": 15, "A_Title": "A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5 (1), 4", "A_Year": "2012", "ArticlesCount": "13", "A_Authors_names": "K Siozios, VF Pavlidis, D Soudris", "A_Id": 11, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=15135327792328044769&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=6687881038651308491&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-4", "C_Title": "3D FPGA using high-density interconnect Monolithic Integration", "C_authors": "O Turkyilmaz, G Cibrario, O Rozeau, P Batude, F Clermidy", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7143539172531899893&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Systems Architecture 60 (1), 32-39", "C_Title": "A novel 3-D FPGA architecture targeting communication intensive applications", "C_authors": "H Sidiropoulos, K Siozios, D Soudris", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2975090188512145548&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2014 9th ...", "C_Title": "3D technologies for reconfigurable architectures", "C_authors": "F Clermidy, O Turkyimaz, O Billoint, PE Gaillardon", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2572522638055612616&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Three-Dimensional Design Methodologies for Tree-based FPGA Architecture, 1-12", "C_Title": "An Overview of Three-Dimensional Integration and FPGAs", "C_authors": "V Pangracious, Z Marrakchi, H Mehrez", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3174632319322345273&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Three-Dimensional Design Methodologies for Tree-based FPGA Architecture, 95-116", "C_Title": "Three-Dimensional FPGAs: Configuration and CAD Development", "C_authors": "V Pangracious, Z Marrakchi, H Mehrez", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4834986916200001097&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2016 24th Euromicro International Conference on Parallel, Distributed, and ...", "C_Title": "Exploration of Mesh-Based FPGA Architecture: Comparison of 2D and 3D Technologies in Terms of Power, Area and Performance", "C_authors": "S Chtourou, Z Marrakchi, E Amouri, V Pangracious, H Mehrez, M Abid", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7871237017817346960&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEEE Micro 35 (6), 48-59", "C_Title": "Design and Optimization of a Horizontally Partitioned, High-Speed, 3D Tree-Based FPGA", "C_authors": "V Pangracious, Z Marrakchi, H Mehrez", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7926000280132034761&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Grenoble", "C_Title": "Emerging 3D technologies for efficient implementation of FPGAs", "C_authors": "O Turkyilmaz", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=8236812877081766898&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "International Symposium on Applied Reconfigurable Computing, 103-114", "C_Title": "TEAChER: TEach AdvanCEd Reconfigurable Architectures and Tools", "C_authors": "K Siozios, P Figuli, H Sidiropoulos, C Tradowsky, D Diamantopoulos, ...", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=10748608384980871411&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "A Real-Time, High-Performance FPGA Implementation of a Feed-Forward Equalizer for Optical Interconnects", "C_authors": "K Maragos, P Kontzilas, G Lentaris, D Soudris, C Spatharakis, S Dris, ...", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12502483376922243935&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Architectures and EDA for 3D FPGAs", "C_authors": "HOU JUNSONG", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=15108866379152365650&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microelectronics Journal 45 (4), 355-366", "C_Title": "Architecture level optimization of 3-dimensional tree-based FPGA", "C_authors": "V Pangracious, E Amouri, Z Marakchi, H Mehrez", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16285618181198031337&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Three-Dimensional Design Methodologies for Tree-based FPGA Architecture, 169-199", "C_Title": "Physical Design and Implementation of 3D Tree-Based FPGAs", "C_authors": "V Pangracious, Z Marrakchi, H Mehrez", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17240394606430170673&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Three-Dimensional Design Methodologies for Tree-based FPGA Architecture, 117-146", "C_Title": "Three-Dimensional Tree-Based FPGA: Architecture Exploration Tools and Technologies", "C_authors": "V Pangracious, Z Marrakchi, H Mehrez", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=17337831406730378893&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Field-Programmable Technology (FPT), 2013 International Conference on, 28-33", "C_Title": "The architecture and placement algorithm for a uni-directional routing based 3D FPGA", "C_authors": "J Hou, H Yu, Y Ha, X Liu", "C_year": "2013"}], "A_TotalCites": 15, "A_Title": "A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5 (1), 1", "A_Year": "2012", "ArticlesCount": "13", "A_Authors_names": "KM Zick, JP Hayes", "A_Id": 12, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=15403077743677799711&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "/scholar?oi=bibs&cluster=14065371483361248576&btnI=1&hl=en", "C_CitedDocPubName": "FPL, 559-562", "C_Title": "Exploration of ring oscillator design space for temperature measurements on FPGAs.", "C_authors": "C Ruething, A Agne, M Happe, C Plessl", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=4191322409286257091&btnI=1&hl=en", "C_CitedDocPubName": "Sensors 14 (1), 129-143", "C_Title": "A self-timed multipurpose delay sensor for field programmable gate arrays (FPGAs)", "C_authors": "CG Osuna, P Ituero, M L\u00f3pez-Vallejo", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=18206634400949418159&btnI=1&hl=en", "C_CitedDocPubName": "Proceedings of the ACM/SIGDA international symposium on Field programmable ...", "C_Title": "Sensing nanosecond-scale voltage attacks and natural transients in FPGAs", "C_authors": "KM Zick, M Srivastav, W Zhang, M French", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=6127638807434544567&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Delay characterization in FPGA-based reconfigurable systems", "C_authors": "S Zhang", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=13339846200796158078&btnI=1&hl=en", "C_CitedDocPubName": "Thermal Investigations of ICs and Systems (THERMINIC), 2013 19th ...", "C_Title": "Toolset for measuring thermal behavior of FPGA devices", "C_authors": "P Weber, M Zagrabski, B Wojciechowski, KS Berezowski, M Nikodem, ...", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=14855909162058911711&btnI=1&hl=en", "C_CitedDocPubName": "Microelectronics Journal 45 (12), 1753-1763", "C_Title": "Calibration of RO-based temperature sensors for a toolset for measuring thermal behavior of FPGA devices", "C_authors": "P Weber, M Zagrabski, B Wojciechowski, M Nikodem, K K\u0229pa, ...", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=17046344164999487776&btnI=1&hl=en", "C_CitedDocPubName": "INESC-ID Technical Report, Tech. Rep", "C_Title": "Seu sensor for short-term effects monitoring in fpgas", "C_authors": "C Leong, J Semiao, MB Santos, IC Teixeira, JP Teixeira", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=8511276788443236799&btnI=1&hl=en", "C_CitedDocPubName": "Microelectronics Reliability 55 (2), 396-401", "C_Title": "All-digital thermal distribution measurement on field programmable gate array using ring oscillators", "C_authors": "Y Yue, SW Feng, CS Guo, X Yan, RR Feng", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=146785557534977810&btnI=1&hl=en", "C_CitedDocPubName": "SPIE Sensing Technology+ Applications, 91060I-91060I-7", "C_Title": "Temperature-stable low-power ring oscillator design for ASIC applications", "C_authors": "H Jafarian, A Daneshkhah, S Shrestha, M Agarwal, ME Rizkalla, ...", "C_year": "2014"}, {"C_Link": "/scholar?oi=bibs&cluster=2062122986862111583&btnI=1&hl=en", "C_CitedDocPubName": "Virginia Tech", "C_Title": "Variation Aware Energy-Efficient Methodologies for Homogeneous Many-Core Designs", "C_authors": "MS Srivastav", "C_year": "2015"}, {"C_Link": "/scholar?oi=bibs&cluster=3752012112441586634&btnI=1&hl=en", "C_CitedDocPubName": "International Conference on Critical Infrastructure Protection, 155-170", "C_Title": "Modeling Service Migration and Relocation in Mission-Critical Systems", "C_authors": "Y Zuo", "C_year": "2013"}, {"C_Link": "/scholar?oi=bibs&cluster=4361017842288248919&btnI=1&hl=en", "C_CitedDocPubName": "Universit\u00e9 Montpellier II-Sciences et Techniques du Languedoc", "C_Title": "M\u00e9thodes de caract\u00e9risation et de surveillance des variations technologiques et environnementales pour systemes reconfigurables adaptatifs", "C_authors": "F Bruguier", "C_year": "2012"}, {"C_Link": "/scholar?oi=bibs&cluster=5776367402846271216&btnI=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Cross-CUT Interference Present in Timing Extraction", "C_authors": "T Linscott", "C_year": ""}, {"C_Link": "/scholar?oi=bibs&cluster=12946534818015986188&btnI=1&hl=en", "C_CitedDocPubName": "Proceedings of the 2015 ACM/SIGDA International Symposium on Field ...", "C_Title": "Exploring Efficiency of Ring Oscillator-Based Temperature Sensor Networks on FPGAs", "C_authors": "N Rahmanikia, A Amiri, H Noori, F Mehdipour", "C_year": "2015"}], "A_TotalCites": 14, "A_Title": "Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems"}, {"A_articlePub": "ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5 (1), 2", "A_Year": "2012", "ArticlesCount": "13", "A_Authors_names": "HE Michail, GS Athanasiou, V Kelefouras, G Theodoridis, CE Goutis", "A_Id": 13, "A_URL": "http://scholar.google.co.in/scholar?oi=bibs&cluster=10921667146383350927&btnI=1&nossl=1&hl=en", "JName": "ACM Transactions on Reconfigurable Technology and Systems (TRETS)", "citedArticles": [{"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=7126407119468869591&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, 190-202", "C_Title": "Iso-x: A flexible architecture for hardware-managed isolated execution", "C_authors": "D Evtyushkin, J Elwell, M Ozsoy, D Ponomarev, NA Ghazaleh, R Riley", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13202831565172209706&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Proceedings of the Second Workshop on Cryptography and Security in Computing ...", "C_Title": "Pipelined SHA-3 implementations on FPGA: Architecture and performance analysis", "C_authors": "HE Michail, L Ioannou, AG Voyiatzis", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11338981055544269061&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Integration, the VLSI Journal 47 (4), 387-407", "C_Title": "On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs", "C_authors": "HE Michail, GS Athanasiou, G Theodoridis, CE Goutis", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=13446313718669504850&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "SoC Design Conference (ISOCC), 2014 International, 224-225", "C_Title": "Implementation of efficient SHA-256 hash algorithm for secure vehicle communication using FPGA", "C_authors": "C Jeong, Y Kim", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16880123452303120370&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Circuits, Systems and Computers 22 (06), 1350049", "C_Title": "A SYSTEMATIC FLOW FOR DEVELOPING TOTALLY SELF-CHECKING ARCHITECTURES FOR SHA-1 AND SHA-2 CRYPTOGRAPHIC HASH FAMILIES", "C_authors": "GS Athanasiou, G Theodoridis, CE Goutis, HE Michail, T Kasparis", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=1693981637903951444&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Journal of Circuits, Systems and Computers 25 (04), 1650032", "C_Title": "Area-Throughput Trade-Offs for SHA-1 and SHA-256 Hash Functions\u2019 Pipelined Designs", "C_authors": "HE Michail, GS Athanasiou, VI Kelefouras, G Theodoridis, T Stouraitis, ...", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=2840115633892898257&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Computer Science & Engineering 3 (1), 1", "C_Title": "THROUGHPUT/AREA TRADE-OFFS OF LOOP-UNROLLING, FUNCTIONAL, AND STRUCTURAL PIPELINE FOR SKEIN HASH FUNCTION", "C_authors": "GS Athanasiou, E Tsingkas, HE Michail, G Theodoridis, CE Goutis", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=3393528514994100977&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IET Computers & Digital Techniques 7 (1), 29-40", "C_Title": "High-performance FPGA implementations of the cryptographic hash function JH", "C_authors": "GS Athanasiou, HE Michail, G Theodoridis, CE Goutis", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=4386120038143702865&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "2015 4th Mediterranean Conference on Embedded Computing (MECO), 68-71", "C_Title": "High performance pipelined FPGA implementation of the SHA-3 hash algorithm", "C_authors": "L Ioannou, HE Michail, AG Voyiatzis", "C_year": "2015"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=5064124006428573534&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "IEICE Transactions on Fundamentals of Electronics, Communications and ...", "C_Title": "Design and Implement of High Performance Crypto Coprocessor", "C_authors": "NI Shice, DOU Yong, C Kai, Z Jie", "C_year": "2014"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=11533706361071245164&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Department of Electrical and Computer Engineering Faculty of Engineering ...", "C_Title": "Methodologies for deriving hardware architectures and VLSI implementations for cryptographic embedded systems", "C_authors": "GS Athanasiou", "C_year": "2013"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=12485450686004691637&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "null", "C_Title": "Flexible Hardware-Managed Isolated Execution: Architecture, Software Support and Applications", "C_authors": "D Evtyushkin, J Elwell, M Ozsoy, D Ponomarev, NA Ghazaleh, R Riley", "C_year": ""}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=14849504023860596475&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Microprocessors and Microsystems", "C_Title": "Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions\u2019 architectures", "C_authors": "HE Michail, GS Athanasiou, G Theodoridis, A Gregoriades, CE Goutis", "C_year": "2016"}, {"C_Link": "http://scholar.google.com/scholar?oi=bibs&cluster=16552295869804515968&btnI=1&nossl=1&hl=en", "C_CitedDocPubName": "Graduate school of UNIST", "C_Title": "Cryptography Engine Design for IEEE 1609.2 WAVE Secure Vehicle Communication using FPGA", "C_authors": "C Jeong", "C_year": "2015"}], "A_TotalCites": 14, "A_Title": "On the exploitation of a high-throughput SHA-256 FPGA design for HMAC"}]}