
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060, clang++ 11.1.0 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/home/kapil/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /home/kapil/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v
Parsing SystemVerilog input from `/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v' to AST representation.
Warning: Encountered `translate_off' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using a portable and standards-compliant construct such as `ifdef is recommended!
Generating RTLIL representation for module `\mk_fp32_cfloat143'.
Note: Assuming pure combinatorial block at /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272.3-279.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280.3-288.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289.3-297.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298.3-304.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305.3-311.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/runs/RUN_2023-12-09_17-20-29/05-yosys-synthesis/hierarchy.dot'.
Dumping module mk_fp32_cfloat143 to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \mk_fp32_cfloat143

4.2. Analyzing design hierarchy..
Top module:  \mk_fp32_cfloat143
Removed 0 unused modules.
Renaming module mk_fp32_cfloat143 to mk_fp32_cfloat143.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \mk_fp32_cfloat143

5.2. Analyzing design hierarchy..
Top module:  \mk_fp32_cfloat143
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87 in module mk_fp32_cfloat143.
Marked 1 switch rules as full_case in process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305$86 in module mk_fp32_cfloat143.
Removed 1 dead cases from process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85 in module mk_fp32_cfloat143.
Marked 1 switch rules as full_case in process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85 in module mk_fp32_cfloat143.
Removed 1 dead cases from process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84 in module mk_fp32_cfloat143.
Marked 1 switch rules as full_case in process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84 in module mk_fp32_cfloat143.
Removed 1 dead cases from process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83 in module mk_fp32_cfloat143.
Marked 1 switch rules as full_case in process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83 in module mk_fp32_cfloat143.
Removed 1 dead cases from process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82 in module mk_fp32_cfloat143.
Marked 1 switch rules as full_case in process $proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82 in module mk_fp32_cfloat143.
Removed a total of 4 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 5 assignments to connections.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 4 switches.
<suppressed ~6 debug messages>

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
     1/4: $0\rg_fp32[31:0]
     2/4: $0\rg_flags[4:0]
     3/4: $0\rg_cfloat143[7:0]
     4/4: $0\rg_bias[5:0]
Creating decoders for process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305$86'.
     1/1: $1\_theResult___fst_mantissa__h1566[2:0]
Creating decoders for process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85'.
     1/1: $1\_theResult___fst_exponent__h1565[3:0]
Creating decoders for process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84'.
     1/1: $1\_theResult___fst_mantissa__h1447[2:0]
Creating decoders for process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83'.
     1/1: $1\_theResult___fst_mantissa__h1219[2:0]
Creating decoders for process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82'.
     1/1: $1\_theResult___fst_mantissa__h989[2:0]

13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h1566' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305$86'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_exponent__h1565' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h1447' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h1219' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83'.
No latch inferred for signal `\mk_fp32_cfloat143.\_theResult___fst_mantissa__h989' from process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82'.

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\mk_fp32_cfloat143.\rg_bias' using process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
  created $dff cell `$procdff$132' with positive edge clock.
Creating register for signal `\mk_fp32_cfloat143.\rg_cfloat143' using process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
  created $dff cell `$procdff$133' with positive edge clock.
Creating register for signal `\mk_fp32_cfloat143.\rg_flags' using process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
  created $dff cell `$procdff$134' with positive edge clock.
Creating register for signal `\mk_fp32_cfloat143.\rg_fp32' using process `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
  created $dff cell `$procdff$135' with positive edge clock.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
Removing empty process `mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:315$87'.
Found and cleaned up 1 empty switch in `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305$86'.
Removing empty process `mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:305$86'.
Found and cleaned up 1 empty switch in `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85'.
Removing empty process `mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:298$85'.
Found and cleaned up 1 empty switch in `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84'.
Removing empty process `mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:289$84'.
Found and cleaned up 1 empty switch in `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83'.
Removing empty process `mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:280$83'.
Found and cleaned up 1 empty switch in `\mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82'.
Removing empty process `mk_fp32_cfloat143.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:272$82'.
Cleaned up 10 empty switches.

17. Executing CHECK pass (checking for obvious problems).
Checking module mk_fp32_cfloat143...
Found and reported 0 problems.

18. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~19 debug messages>

19. Executing FLATTEN pass (flatten design).

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 41 unused cells and 105 unused wires.
<suppressed ~51 debug messages>

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

22.9. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$135 ($dff) from module mk_fp32_cfloat143 (D = \convert_fp32_cfloat143_fp32_in, Q = \rg_fp32, rval = 0).
Adding SRST signal on $procdff$133 ($dff) from module mk_fp32_cfloat143 (D = \rg_fp32 [31], Q = \rg_cfloat143 [7], rval = 1'0).
Adding SRST signal on $procdff$133 ($dff) from module mk_fp32_cfloat143 (D = $ternary$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:161$10_Y, Q = \rg_cfloat143 [6:0], rval = 7'0000000).
Adding SRST signal on $procdff$132 ($dff) from module mk_fp32_cfloat143 (D = \convert_fp32_cfloat143_bias, Q = \rg_bias, rval = 6'000000).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 4 unused cells and 4 unused wires.
<suppressed ~6 debug messages>

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

24.16. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port mk_fp32_cfloat143.$auto$mem.cc:319:emit$100 ($auto$proc_rom.cc:150:do_switch$98).
Removed top 29 address bits (of 32) from memory init port mk_fp32_cfloat143.$auto$mem.cc:319:emit$104 ($auto$proc_rom.cc:150:do_switch$102).
Removed top 29 address bits (of 32) from memory init port mk_fp32_cfloat143.$auto$mem.cc:319:emit$92 ($auto$proc_rom.cc:150:do_switch$90).
Removed top 29 address bits (of 32) from memory init port mk_fp32_cfloat143.$auto$mem.cc:319:emit$96 ($auto$proc_rom.cc:150:do_switch$94).
Removed top 5 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:170$14 ($sub).
Removed top 2 bits (of 6) from port B of cell mk_fp32_cfloat143.$le$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$47 ($le).
Removed top 1 bits (of 8) from port A of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$48 ($add).
Removed top 2 bits (of 8) from port B of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$48 ($add).
Removed top 1 bits (of 8) from port A of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$49 ($sub).
Removed top 2 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$49 ($sub).
Removed top 2 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:233$51 ($sub).
Removed top 6 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:241$56 ($sub).
Removed top 6 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:243$58 ($sub).
Removed top 7 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:245$60 ($sub).
Removed top 6 bits (of 7) from port B of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:253$65 ($add).
Removed top 2 bits (of 6) from port A of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:255$66 ($sub).
Removed top 2 bits (of 6) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:256$67 ($sub).
Removed top 2 bits (of 8) from port B of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68 ($add).
Removed top 4 bits (of 8) from port Y of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68 ($add).
Removed top 4 bits (of 8) from port A of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68 ($add).
Removed top 2 bits (of 6) from port B of cell mk_fp32_cfloat143.$add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68 ($add).
Removed top 1 bits (of 8) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:258$69 ($sub).
Removed top 4 bits (of 8) from port Y of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:258$69 ($sub).
Removed top 4 bits (of 8) from port A of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:258$69 ($sub).
Removed top 3 bits (of 7) from port B of cell mk_fp32_cfloat143.$sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:258$69 ($sub).
Removed top 2 bits (of 3) from port B of cell mk_fp32_cfloat143.$procmux$127_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell mk_fp32_cfloat143.$procmux$127_CMP2 ($eq).
Removed top 1 bits (of 3) from port B of cell mk_fp32_cfloat143.$procmux$127_CMP3 ($eq).
Removed top 4 bits (of 8) from wire mk_fp32_cfloat143.x__h669.

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mk_fp32_cfloat143:
  creating $macc model for $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$48 ($add).
  creating $macc model for $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:253$65 ($add).
  creating $macc model for $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68 ($add).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:170$14 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$49 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:233$51 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:241$56 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:243$58 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:245$60 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:255$66 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:256$67 ($sub).
  creating $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:258$69 ($sub).
  merging $macc model for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:258$69 into $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:256$67.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:255$66.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:245$60.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:243$58.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:241$56.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:233$51.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$49.
  creating $alu model for $macc $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:170$14.
  creating $alu model for $macc $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:253$65.
  creating $alu model for $macc $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$48.
  creating $macc cell for $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:257$68: $auto$alumacc.cc:365:replace_macc$145
  creating $alu model for $le$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$47 ($le): merged with $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:255$66.
  creating $alu model for $le$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:247$62 ($le): new $alu
  creating $alu model for $lt$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:249$63 ($lt): new $alu
  creating $alu model for $lt$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:251$64 ($lt): new $alu
  creating $alu model for $eq$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:238$55 ($eq): merged with $lt$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:251$64.
  creating $alu cell for $lt$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:251$64, $eq$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:238$55: $auto$alumacc.cc:485:replace_alu$149
  creating $alu cell for $lt$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:249$63: $auto$alumacc.cc:485:replace_alu$156
  creating $alu cell for $le$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:247$62: $auto$alumacc.cc:485:replace_alu$161
  creating $alu cell for $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$48: $auto$alumacc.cc:485:replace_alu$170
  creating $alu cell for $add$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:253$65: $auto$alumacc.cc:485:replace_alu$173
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:170$14: $auto$alumacc.cc:485:replace_alu$176
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$49: $auto$alumacc.cc:485:replace_alu$179
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:233$51: $auto$alumacc.cc:485:replace_alu$182
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:241$56: $auto$alumacc.cc:485:replace_alu$185
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:243$58: $auto$alumacc.cc:485:replace_alu$188
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:245$60: $auto$alumacc.cc:485:replace_alu$191
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:255$66, $le$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:232$47: $auto$alumacc.cc:485:replace_alu$194
  creating $alu cell for $sub$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:256$67: $auto$alumacc.cc:485:replace_alu$207
  created 13 $alu and 1 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module mk_fp32_cfloat143 that may be considered for resource sharing.
  Analyzing resource sharing options for $auto$mem.cc:273:emit$99 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $auto$rtlil.cc:2415:ReduceAnd$155 $auto$rtlil.cc:2412:Not$160 $auto$rtlil.cc:2412:Not$153 $logic_or$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:161$9_Y \rg_fp32_BITS_30_TO_23_EQ_128_MINUS_0_CONCAT_rg_ETC___d35 }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:273:emit$95 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $auto$rtlil.cc:2415:ReduceAnd$155 $auto$rtlil.cc:2412:Not$160 $auto$rtlil.cc:2412:Not$153 $logic_or$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:161$9_Y \rg_fp32_BITS_30_TO_23_EQ_128_MINUS_0_CONCAT_rg_ETC___d37 \rg_fp32_BITS_30_TO_23_EQ_128_MINUS_0_CONCAT_rg_ETC___d35 }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:273:emit$91 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $auto$rtlil.cc:2412:Not$160 $logic_or$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:176$18_Y $logic_or$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:161$9_Y \rg_fp32_BITS_30_TO_23_EQ_128_MINUS_0_CONCAT_rg_ETC___d39 }.
    No candidates found.
  Analyzing resource sharing options for $auto$mem.cc:273:emit$103 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $auto$rtlil.cc:2415:ReduceAnd$155 $auto$rtlil.cc:2412:Not$160 $auto$rtlil.cc:2412:Not$153 $logic_or$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:161$9_Y }.
    No candidates found.

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~2 debug messages>

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 2 unused cells and 10 unused wires.
<suppressed ~8 debug messages>

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

30.9. Rerunning OPT passes. (Maybe there is more to do..)

30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

30.13. Executing OPT_DFF pass (perform DFF optimizations).

30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

30.16. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$102: removing const-0 lane 2
mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$90: removing const-0 lane 1
mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$90: removing const-0 lane 2
mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$90: removing const-0 lane 3
mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$94: removing const-1 lane 2
Performed a total of 3 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$proc_rom.cc:150:do_switch$102'[0] in module `\mk_fp32_cfloat143': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `$auto$proc_rom.cc:150:do_switch$90'[0] in module `\mk_fp32_cfloat143': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `$auto$proc_rom.cc:150:do_switch$94'[0] in module `\mk_fp32_cfloat143': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `$auto$proc_rom.cc:150:do_switch$98'[0] in module `\mk_fp32_cfloat143': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `$auto$proc_rom.cc:150:do_switch$102'[0] in module `\mk_fp32_cfloat143': merged address FF to cell.
Checking read port address `$auto$proc_rom.cc:150:do_switch$90'[0] in module `\mk_fp32_cfloat143': merged address FF to cell.
Checking read port address `$auto$proc_rom.cc:150:do_switch$94'[0] in module `\mk_fp32_cfloat143': merged address FF to cell.
Checking read port address `$auto$proc_rom.cc:150:do_switch$98'[0] in module `\mk_fp32_cfloat143': merged address FF to cell.

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~20 debug messages>

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 2 unused cells and 18 unused wires.
<suppressed ~3 debug messages>

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$proc_rom.cc:150:do_switch$102 in module \mk_fp32_cfloat143:
  created 8 $dff cells and 0 static cells of width 2.
Extracted data FF from read port 0 of mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$102: $$auto$proc_rom.cc:150:do_switch$102$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$90 in module \mk_fp32_cfloat143:
  created 8 $dff cells and 0 static cells of width 1.
Extracted data FF from read port 0 of mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$90: $$auto$proc_rom.cc:150:do_switch$90$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$94 in module \mk_fp32_cfloat143:
  created 8 $dff cells and 0 static cells of width 2.
Extracted data FF from read port 0 of mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$94: $$auto$proc_rom.cc:150:do_switch$94$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $auto$proc_rom.cc:150:do_switch$98 in module \mk_fp32_cfloat143:
  created 8 $dff cells and 0 static cells of width 3.
Extracted data FF from read port 0 of mk_fp32_cfloat143.$auto$proc_rom.cc:150:do_switch$98: $$auto$proc_rom.cc:150:do_switch$98$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~17 debug messages>

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][2]$320:
      Old ports: A=2'10, B=2'11, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][1]$a$312
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][1]$a$312 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][1]$a$312 [1] = 1'1
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][2][0]$314:
      Old ports: A=2'00, B=2'01, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][0]$a$309
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][0]$a$309 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][0]$a$309 [1] = 1'0
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][0]$329:
      Old ports: A=3'010, B=3'011, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$a$327
      New ports: A=1'0, B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$a$327 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$a$327 [2:1] = 2'01
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][1][1]$332:
      Old ports: A=3'011, B=3'100, Y=$memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$b$328
      New ports: A=2'01, B=2'10, Y={ $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$b$328 [2] $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$b$328 [0] }
      New connections: $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$b$328 [1] = $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$b$328 [0]
    Consolidated identical input bits for $mux cell $procmux$126:
      Old ports: A=3'000, B=3'111, Y=\_theResult___fst_mantissa__h1566
      New ports: A=1'0, B=1'1, Y=\_theResult___fst_mantissa__h1566 [0]
      New connections: \_theResult___fst_mantissa__h1566 [2:1] = { \_theResult___fst_mantissa__h1566 [0] \_theResult___fst_mantissa__h1566 [0] }
    Consolidated identical input bits for $mux cell $ternary$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:172$15:
      Old ports: A=4'0000, B={ 3'000 \_theResult___fst_exponent__h1565 [0] }, Y=\_theResult___fst_exponent__h1568
      New ports: A=1'0, B=\_theResult___fst_exponent__h1565 [0], Y=\_theResult___fst_exponent__h1568 [0]
      New connections: \_theResult___fst_exponent__h1568 [3:1] = 3'000
  Optimizing cells in module \mk_fp32_cfloat143.
    Consolidated identical input bits for $mux cell $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][1]$311:
      Old ports: A=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][1]$a$312, B=2'11, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][0][0]$b$307
      New ports: A=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][1][1]$a$312 [0], B=1'1, Y=$memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][0][0]$b$307 [0]
      New connections: $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][0][0]$b$307 [1] = 1'1
    Consolidated identical input bits for $mux cell $ternary$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:176$19:
      Old ports: A=\_theResult___fst_exponent__h1568, B=4'0000, Y=\_theResult___fst_exponent__h1580
      New ports: A=\_theResult___fst_exponent__h1568 [0], B=1'0, Y=\_theResult___fst_exponent__h1580 [0]
      New connections: \_theResult___fst_exponent__h1580 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $ternary$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_fp32_cfloat143.v:183$20:
      Old ports: A=3'000, B=\_theResult___fst_mantissa__h1566, Y=\_theResult___fst_mantissa__h1569
      New ports: A=1'0, B=\_theResult___fst_mantissa__h1566 [0], Y=\_theResult___fst_mantissa__h1569 [0]
      New connections: \_theResult___fst_mantissa__h1569 [2:1] = { \_theResult___fst_mantissa__h1569 [0] \_theResult___fst_mantissa__h1569 [0] }
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 9 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~7 debug messages>

35.10. Rerunning OPT passes. (Maybe there is more to do..)

35.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

35.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

35.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

35.14. Executing OPT_SHARE pass.

35.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $$auto$proc_rom.cc:150:do_switch$98$rdreg[0] ($dff) from module mk_fp32_cfloat143 (D = $memory$auto$proc_rom.cc:150:do_switch$98$rdmux[0][0][0]$b$328 [2:1], Q = \_theResult___fst_mantissa__h1219 [2:1], rval = 2'01).
Adding SRST signal on $$auto$proc_rom.cc:150:do_switch$94$rdreg[0] ($dff) from module mk_fp32_cfloat143 (D = $memory$auto$proc_rom.cc:150:do_switch$94$rdmux[0][0][0]$a$306 [1], Q = \_theResult___fst_mantissa__h1447 [1], rval = 1'1).

35.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

35.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

35.18. Rerunning OPT passes. (Maybe there is more to do..)

35.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

35.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

35.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

35.22. Executing OPT_SHARE pass.

35.23. Executing OPT_DFF pass (perform DFF optimizations).

35.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

35.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

35.26. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /nix/store/rdd3k15bm7qkhpq4kk4ghkxdqq3zjd1r-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/rdd3k15bm7qkhpq4kk4ghkxdqq3zjd1r-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using template $paramod$2ab0ff81670440372478bad90d3da37d43208ad1\_90_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_90_alu for cells of type $alu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$ed40eaed6d7865a5f6e873e7da3aa6067d71cfbb\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_90_alu for cells of type $alu.
Using template $paramod$65af072f6065f0ed27ad80c8089003dcba6e1c40\_90_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_90_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_90_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$7ef5df9e753d3f8c692994a58e47039e65e856ea\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper maccmap for cells of type $macc.
  add \rg_fp32 [26:23] (4 bits, unsigned)
  add \rg_bias [3:0] (4 bits, unsigned)
  add 4'0001 (4 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~1309 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~409 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
<suppressed ~318 debug messages>
Removed a total of 106 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 65 unused cells and 523 unused wires.
<suppressed ~66 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\mk_fp32_cfloat143' to `<abc-temp-dir>/input.blif'..
Extracted 459 gates and 509 wires to a netlist network with 48 inputs and 15 outputs.

38.1.1. Executing ABC.
Running ABC command: "/nix/store/p9vsk7iilm6h471bwb1vl688w4r88dg7-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              XNOR cells:        6
ABC RESULTS:              NAND cells:       18
ABC RESULTS:            ANDNOT cells:      109
ABC RESULTS:               NOR cells:       19
ABC RESULTS:               AND cells:       12
ABC RESULTS:                OR cells:       78
ABC RESULTS:               MUX cells:       22
ABC RESULTS:               NOT cells:       27
ABC RESULTS:               XOR cells:       88
ABC RESULTS:        internal signals:      446
ABC RESULTS:           input signals:       48
ABC RESULTS:          output signals:       15
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.
<suppressed ~7 debug messages>

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 1 unused cells and 266 unused wires.
<suppressed ~15 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \mk_fp32_cfloat143

40.2. Analyzing design hierarchy..
Top module:  \mk_fp32_cfloat143
Removed 0 unused modules.

41. Printing statistics.

=== mk_fp32_cfloat143 ===

   Number of wires:                412
   Number of wire bits:            625
   Number of public wires:          37
   Number of public wire bits:     246
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                429
     $_ANDNOT_                     107
     $_AND_                         10
     $_DFF_P_                        4
     $_MUX_                         22
     $_NAND_                        18
     $_NOR_                         17
     $_NOT_                         26
     $_ORNOT_                        8
     $_OR_                          76
     $_SDFF_PN0_                    40
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                     7
     $_SDFF_PP1_                     1
     $_XNOR_                         6
     $_XOR_                         86

42. Executing CHECK pass (checking for obvious problems).
Checking module mk_fp32_cfloat143...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/runs/RUN_2023-12-09_17-20-29/05-yosys-synthesis/post_techmap.dot'.
Dumping module mk_fp32_cfloat143 to page 1.

44. Executing SHARE pass (SAT-based resource sharing).

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mk_fp32_cfloat143..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mk_fp32_cfloat143.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mk_fp32_cfloat143'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mk_fp32_cfloat143.

45.9. Finished OPT passes. (There is nothing left to do.)

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 0 unused cells and 24 unused wires.
<suppressed ~24 debug messages>
{
   "creator": "Yosys 0.33 (git sha1 2584903a060, clang++ 11.1.0 -fPIC -Os)",
   "invocation": "stat -json ",
   "modules": {
      "\\mk_fp32_cfloat143": {
         "num_wires":         388,
         "num_wire_bits":     494,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 115,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         429,
         "num_cells_by_type": {
            "$_ANDNOT_": 107,
            "$_AND_": 10,
            "$_DFF_P_": 4,
            "$_MUX_": 22,
            "$_NAND_": 18,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 8,
            "$_OR_": 76,
            "$_SDFF_PN0_": 40,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 7,
            "$_SDFF_PP1_": 1,
            "$_XNOR_": 6,
            "$_XOR_": 86
         }
      }
   },
      "design": {
         "num_wires":         388,
         "num_wire_bits":     494,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 115,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         429,
         "num_cells_by_type": {
            "$_ANDNOT_": 107,
            "$_AND_": 10,
            "$_DFF_P_": 4,
            "$_MUX_": 22,
            "$_NAND_": 18,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 8,
            "$_OR_": 76,
            "$_SDFF_PN0_": 40,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 7,
            "$_SDFF_PP1_": 1,
            "$_XNOR_": 6,
            "$_XOR_": 86
         }
      }
}

[INFO] Applying latch mapping from '/home/kapil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â¦

47. Executing TECHMAP pass (map to technology primitives).

47.1. Executing Verilog-2005 frontend: /home/kapil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/kapil/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

47.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

49. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

49.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mk_fp32_cfloat143':
  mapped 53 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.33 (git sha1 2584903a060, clang++ 11.1.0 -fPIC -Os)",
   "invocation": "stat -json ",
   "modules": {
      "\\mk_fp32_cfloat143": {
         "num_wires":         437,
         "num_wire_bits":     543,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 115,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         478,
         "num_cells_by_type": {
            "$_ANDNOT_": 107,
            "$_AND_": 10,
            "$_MUX_": 71,
            "$_NAND_": 18,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 8,
            "$_OR_": 76,
            "$_XNOR_": 6,
            "$_XOR_": 86,
            "sky130_fd_sc_hd__dfxtp_2": 53
         }
      }
   },
      "design": {
         "num_wires":         437,
         "num_wire_bits":     543,
         "num_pub_wires":     13,
         "num_pub_wire_bits": 115,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         478,
         "num_cells_by_type": {
            "$_ANDNOT_": 107,
            "$_AND_": 10,
            "$_MUX_": 71,
            "$_NAND_": 18,
            "$_NOR_": 17,
            "$_NOT_": 26,
            "$_ORNOT_": 8,
            "$_OR_": 76,
            "$_XNOR_": 6,
            "$_XOR_": 86,
            "sky130_fd_sc_hd__dfxtp_2": 53
         }
      }
}

[INFO] USING STRATEGY AREA 0

50. Executing ABC pass (technology mapping using ABC).

50.1. Extracting gate netlist of module `\mk_fp32_cfloat143' to `/tmp/yosys-abc-0qgBtM/input.blif'..
Extracted 425 gates and 511 wires to a netlist network with 84 inputs and 53 outputs.

50.1.1. Executing ABC.
Running ABC command: "/nix/store/p9vsk7iilm6h471bwb1vl688w4r88dg7-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-0qgBtM/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-0qgBtM/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-0qgBtM/input.blif 
ABC: + read_lib -w /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/runs/RUN_2023-12-09_17-20-29/tmp/a36077fac63c4a2086a60cd0c5c4bc3d.lib 
ABC: Parsing finished successfully.  Parsing time =     0.11 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/runs/RUN_2023-12-09_17-20-29/tmp/a36077fac63c4a2086a60cd0c5c4bc3d.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.18 sec
ABC: Memory =    9.54 MB. Time =     0.18 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/runs/RUN_2023-12-09_17-20-29/05-yosys-synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/runs/RUN_2023-12-09_17-20-29/05-yosys-synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: + upsize -D 15000 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: Current delay (2732.55 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    253 ( 20.9 %)   Cap = 10.3 ff (  4.8 %)   Area =     2035.70 ( 79.1 %)   Delay =  2982.47 ps  (  5.5 %)               
ABC: Path  0 --      35 : 0   14 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  50.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     152 : 4    4 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 692.8 -575.2 ps  S = 131.6 ps  Cin =  1.5 ff  Cout =  10.8 ff  Cmax = 310.4 ff  G =  682  
ABC: Path  2 --     153 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1181.8 -917.0 ps  S = 115.6 ps  Cin =  1.5 ff  Cout =  14.2 ff  Cmax = 310.4 ff  G =  901  
ABC: Path  3 --     175 : 3    2 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =1396.7 -392.6 ps  S =  37.1 ps  Cin =  2.0 ff  Cout =   3.6 ff  Cmax = 288.4 ff  G =  169  
ABC: Path  4 --     226 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1550.2 -330.4 ps  S = 244.7 ps  Cin =  2.1 ff  Cout =  20.2 ff  Cmax = 130.0 ff  G =  925  
ABC: Path  5 --     239 : 3    1 sky130_fd_sc_hd__and3_2   A =   7.51  Df =1765.2 -328.4 ps  S =  43.4 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax = 309.5 ff  G =  166  
ABC: Path  6 --     250 : 5    4 sky130_fd_sc_hd__o2111a_2 A =  12.51  Df =2037.2 -131.9 ps  S =  73.9 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 299.4 ff  G =  354  
ABC: Path  7 --     284 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =2415.1  -57.8 ps  S =  49.2 ps  Cin =  2.3 ff  Cout =   2.0 ff  Cmax = 299.4 ff  G =   80  
ABC: Path  8 --     285 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =2608.4  -65.4 ps  S =  46.3 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 297.6 ff  G =  102  
ABC: Path  9 --     286 : 4    1 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =2982.5 -212.8 ps  S = 190.4 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 285.7 ff  G = 1425  
ABC: Start-point = pi34 (\_128_MINUS_0_CONCAT_rg_bias_2_7_8_MINUS_4___d30 [0]).  End-point = po8 ($auto$rtlil.cc:2620:MuxGate$2223).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   84/   53  lat =    0  nd =   253  edge =    618  area =2035.93  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-0qgBtM/output.blif 

50.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       44
ABC RESULTS:        internal signals:      374
ABC RESULTS:           input signals:       84
ABC RESULTS:          output signals:       53
Removing temp directory.

51. Executing SETUNDEF pass (replace undef values with defined constants).

52. Executing HILOMAP pass (mapping to constant drivers).
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.
Warning: Selection "LO" did not match any object.

53. Executing SPLITNETS pass (splitting up multi-bit signals).

54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mk_fp32_cfloat143..
Removed 0 unused cells and 534 unused wires.
<suppressed ~23 debug messages>

55. Executing INSBUF pass (insert buffer cells for connected wires).

56. Executing CHECK pass (checking for obvious problems).
Checking module mk_fp32_cfloat143...
Found and reported 0 problems.
{
   "creator": "Yosys 0.33 (git sha1 2584903a060, clang++ 11.1.0 -fPIC -Os)",
   "invocation": "stat -json ",
   "modules": {
      "\\mk_fp32_cfloat143": {
         "num_wires":         303,
         "num_wire_bits":     346,
         "num_pub_wires":     50,
         "num_pub_wire_bits": 93,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         306,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 4,
            "sky130_fd_sc_hd__a21bo_2": 6,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 7,
            "sky130_fd_sc_hd__a21oi_2": 7,
            "sky130_fd_sc_hd__a221o_2": 2,
            "sky130_fd_sc_hd__a22o_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 6,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 42,
            "sky130_fd_sc_hd__and2b_2": 2,
            "sky130_fd_sc_hd__and3_2": 11,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__and4_2": 2,
            "sky130_fd_sc_hd__buf_1": 44,
            "sky130_fd_sc_hd__dfxtp_2": 53,
            "sky130_fd_sc_hd__inv_2": 9,
            "sky130_fd_sc_hd__mux2_2": 1,
            "sky130_fd_sc_hd__nand2_2": 13,
            "sky130_fd_sc_hd__nand3_2": 4,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nor2_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 4,
            "sky130_fd_sc_hd__o21a_2": 7,
            "sky130_fd_sc_hd__o21ai_2": 4,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o22a_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 4,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__or2_2": 9,
            "sky130_fd_sc_hd__or2b_2": 3,
            "sky130_fd_sc_hd__or3_2": 3,
            "sky130_fd_sc_hd__or3b_2": 1,
            "sky130_fd_sc_hd__or4_2": 12,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 12,
            "sky130_fd_sc_hd__xor2_2": 6
         }
      }
   },
      "design": {
         "num_wires":         303,
         "num_wire_bits":     346,
         "num_pub_wires":     50,
         "num_pub_wire_bits": 93,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         306,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 4,
            "sky130_fd_sc_hd__a21bo_2": 6,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 7,
            "sky130_fd_sc_hd__a21oi_2": 7,
            "sky130_fd_sc_hd__a221o_2": 2,
            "sky130_fd_sc_hd__a22o_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 6,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__a41o_2": 2,
            "sky130_fd_sc_hd__and2_2": 42,
            "sky130_fd_sc_hd__and2b_2": 2,
            "sky130_fd_sc_hd__and3_2": 11,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__and4_2": 2,
            "sky130_fd_sc_hd__buf_1": 44,
            "sky130_fd_sc_hd__dfxtp_2": 53,
            "sky130_fd_sc_hd__inv_2": 9,
            "sky130_fd_sc_hd__mux2_2": 1,
            "sky130_fd_sc_hd__nand2_2": 13,
            "sky130_fd_sc_hd__nand3_2": 4,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nor2_2": 7,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 4,
            "sky130_fd_sc_hd__o21a_2": 7,
            "sky130_fd_sc_hd__o21ai_2": 4,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o22a_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 4,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__or2_2": 9,
            "sky130_fd_sc_hd__or2b_2": 3,
            "sky130_fd_sc_hd__or3_2": 3,
            "sky130_fd_sc_hd__or3b_2": 1,
            "sky130_fd_sc_hd__or4_2": 12,
            "sky130_fd_sc_hd__or4b_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 12,
            "sky130_fd_sc_hd__xor2_2": 6
         }
      }
}

57. Executing Verilog backend.
Dumping module `\mk_fp32_cfloat143'.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 6dd242ad76, CPU: user 1.51s system 0.06s, MEM: 49.12 MB peak
Yosys 0.33 (git sha1 2584903a060, clang++ 11.1.0 -fPIC -Os)
Time spent: 58% 2x abc (2 sec), 7% 2x read_liberty (0 sec), ...
