Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jun 25 09:19:28 2024
| Host         : azot running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file debounce_timing_summary_routed.rpt -pb debounce_timing_summary_routed.pb -rpx debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : debounce
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pb_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.198ns  (logic 3.177ns (61.108%)  route 2.022ns (38.892%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  d2/Q_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.459     0.459 f  d2/Q_reg/Q
                         net (fo=1, routed)           0.493     0.952    d1/Q2
    SLICE_X1Y1           LUT2 (Prop_lut2_I1_O)        0.124     1.076 r  d1/pb_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     2.605    pb_out_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.198 r  pb_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.198    pb_out
    V14                                                               r  pb_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 0.704ns (22.350%)  route 2.446ns (77.650%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.807     3.150    u1/counter[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  u1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 0.704ns (22.350%)  route 2.446ns (77.650%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.807     3.150    u1/counter[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  u1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 0.704ns (22.350%)  route 2.446ns (77.650%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.807     3.150    u1/counter[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  u1/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.150ns  (logic 0.704ns (22.350%)  route 2.446ns (77.650%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.807     3.150    u1/counter[0]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  u1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.556     2.899    u1/counter[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  u1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.556     2.899    u1/counter[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  u1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.556     2.899    u1/counter[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  u1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.899ns  (logic 0.704ns (24.288%)  route 2.195ns (75.712%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.556     2.899    u1/counter[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  u1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.859ns  (logic 0.704ns (24.620%)  route 2.155ns (75.380%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[3]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.832     1.288    u1/counter_reg[3]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     1.412 r  u1/counter[0]_i_4/O
                         net (fo=1, routed)           0.807     2.219    u1/counter[0]_i_4_n_0
    SLICE_X1Y3           LUT6 (Prop_lut6_I1_O)        0.124     2.343 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.517     2.859    u1/counter[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  u1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE                         0.000     0.000 r  d1/Q_reg/C
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/Q_reg/Q
                         net (fo=2, routed)           0.121     0.262    d2/Q1
    SLICE_X1Y1           FDRE                                         r  d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/slow_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.433%)  route 0.127ns (40.567%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  u1/counter_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[14]/Q
                         net (fo=3, routed)           0.127     0.268    u1/counter_reg[14]
    SLICE_X1Y3           LUT6 (Prop_lut6_I0_O)        0.045     0.313 r  u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     0.313    u1/slow_clk_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  u1/counter_reg[10]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[10]/Q
                         net (fo=3, routed)           0.133     0.274    u1/counter_reg[10]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  u1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    u1/counter_reg[8]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  u1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  u1/counter_reg[14]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[14]/Q
                         net (fo=3, routed)           0.134     0.275    u1/counter_reg[14]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  u1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    u1/counter_reg[12]_i_1_n_5
    SLICE_X0Y4           FDRE                                         r  u1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    u1/counter_reg[2]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  u1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    u1/counter_reg[0]_i_2_n_5
    SLICE_X0Y1           FDRE                                         r  u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  u1/counter_reg[6]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.145     0.286    u1/counter_reg[6]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  u1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    u1/counter_reg[4]_i_1_n_5
    SLICE_X0Y2           FDRE                                         r  u1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  u1/counter_reg[10]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[10]/Q
                         net (fo=3, routed)           0.133     0.274    u1/counter_reg[10]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.418 r  u1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.418    u1/counter_reg[8]_i_1_n_4
    SLICE_X0Y3           FDRE                                         r  u1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  u1/counter_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[2]/Q
                         net (fo=3, routed)           0.134     0.275    u1/counter_reg[2]
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.419 r  u1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.419    u1/counter_reg[0]_i_2_n_4
    SLICE_X0Y1           FDRE                                         r  u1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.285ns (66.268%)  route 0.145ns (33.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  u1/counter_reg[6]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.145     0.286    u1/counter_reg[6]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.430 r  u1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.430    u1/counter_reg[4]_i_1_n_4
    SLICE_X0Y2           FDRE                                         r  u1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u1/counter_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.714%)  route 0.249ns (57.286%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  u1/counter_reg[6]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u1/counter_reg[6]/Q
                         net (fo=3, routed)           0.117     0.258    u1/counter_reg[6]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.045     0.303 r  u1/counter[0]_i_1/O
                         net (fo=15, routed)          0.133     0.435    u1/counter[0]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  u1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------





