Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jan 11 19:25:55 2025
| Host         : sohail running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file csa_timing_summary_routed.rpt -pb csa_timing_summary_routed.pb -rpx csa_timing_summary_routed.rpx -warn_on_violation
| Design       : csa
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.002ns (49.395%)  route 4.100ns (50.605%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           1.379     2.306    y_IBUF[3]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.152     2.458 r  s_OBUF[4]_inst_i_2/O
                         net (fo=2, routed)           1.007     3.465    c1_3
    SLICE_X1Y10          LUT6 (Prop_lut6_I0_O)        0.326     3.791 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     5.504    cout_OBUF
    W14                  OBUF (Prop_obuf_I_O)         2.598     8.102 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.102    cout
    W14                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[1]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 3.980ns (49.484%)  route 4.063ns (50.516%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  z[1] (IN)
                         net (fo=0)                   0.000     0.000    z[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  z_IBUF[1]_inst/O
                         net (fo=4, routed)           1.625     2.564    z_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.688 r  s_OBUF[4]_inst_i_5/O
                         net (fo=4, routed)           0.521     3.209    c2_1
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.118     3.327 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     5.244    s_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.799     8.043 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.043    s[2]
    V13                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[1]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 3.794ns (47.641%)  route 4.170ns (52.359%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  z[1] (IN)
                         net (fo=0)                   0.000     0.000    z[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  z_IBUF[1]_inst/O
                         net (fo=4, routed)           1.625     2.564    z_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.688 r  s_OBUF[4]_inst_i_5/O
                         net (fo=4, routed)           0.670     3.358    c2_1
    SLICE_X1Y10          LUT6 (Prop_lut6_I3_O)        0.124     3.482 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.875     5.357    s_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     7.964 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.964    s[4]
    U15                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[1]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.785ns (47.597%)  route 4.167ns (52.403%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  z[1] (IN)
                         net (fo=0)                   0.000     0.000    z[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  z_IBUF[1]_inst/O
                         net (fo=4, routed)           1.625     2.564    z_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.688 r  s_OBUF[4]_inst_i_5/O
                         net (fo=4, routed)           0.668     3.356    c2_1
    SLICE_X1Y10          LUT6 (Prop_lut6_I2_O)        0.124     3.480 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.874     5.353    s_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     7.951 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.951    s[3]
    U16                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 3.662ns (49.835%)  route 3.686ns (50.165%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.768     2.712    x_IBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I0_O)        0.124     2.836 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917     4.754    s_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     7.347 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.347    s[1]
    V14                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 3.667ns (52.346%)  route 3.338ns (47.654%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.415     2.359    x_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I1_O)        0.124     2.483 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     4.406    s_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     7.005 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.005    s[0]
    U14                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            s[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.323ns (62.048%)  route 0.809ns (37.952%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  y_IBUF[1]_inst/O
                         net (fo=4, routed)           0.366     0.533    y_IBUF[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.578 r  s_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     1.021    s_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.132 r  s_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.132    s[1]
    V14                                                               r  s[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[0]
                            (input port)
  Destination:            s[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.328ns (60.655%)  route 0.861ns (39.345%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  z[0] (IN)
                         net (fo=0)                   0.000     0.000    z[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  z_IBUF[0]_inst/O
                         net (fo=3, routed)           0.413     0.580    z_IBUF[0]
    SLICE_X0Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.625 r  s_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.448     1.073    s_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         1.116     2.189 r  s_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.189    s[0]
    U14                                                               r  s[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            s[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.335ns (60.820%)  route 0.860ns (39.180%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  y_IBUF[2]_inst/O
                         net (fo=3, routed)           0.448     0.624    y_IBUF[2]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.045     0.669 r  s_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     1.081    s_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.115     2.195 r  s_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.195    s[3]
    U16                                                               r  s[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[2]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.370ns (59.701%)  route 0.925ns (40.299%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  z[2] (IN)
                         net (fo=0)                   0.000     0.000    z[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  z_IBUF[2]_inst/O
                         net (fo=3, routed)           0.464     0.630    z_IBUF[2]
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.675 r  s_OBUF[4]_inst_i_6/O
                         net (fo=3, routed)           0.103     0.778    s1_2
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.823 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     1.180    cout_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.115     2.295 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.295    cout
    W14                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[1]
                            (input port)
  Destination:            s[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.390ns (58.583%)  route 0.983ns (41.417%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  z[1] (IN)
                         net (fo=0)                   0.000     0.000    z[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  z_IBUF[1]_inst/O
                         net (fo=4, routed)           0.541     0.709    z_IBUF[1]
    SLICE_X0Y10          LUT5 (Prop_lut5_I1_O)        0.046     0.755 r  s_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.197    s_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         1.176     2.373 r  s_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.373    s[2]
    V13                                                               r  s[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[3]
                            (input port)
  Destination:            s[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.380ns (56.414%)  route 1.066ns (43.586%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  z[3] (IN)
                         net (fo=0)                   0.000     0.000    z[3]
    W19                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  z_IBUF[3]_inst/O
                         net (fo=2, routed)           0.420     0.586    z_IBUF[3]
    SLICE_X0Y11          LUT3 (Prop_lut3_I2_O)        0.045     0.631 r  s_OBUF[4]_inst_i_3/O
                         net (fo=3, routed)           0.221     0.851    s1_3
    SLICE_X1Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.896 r  s_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.321    s_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     2.446 r  s_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.446    s[4]
    U15                                                               r  s[4] (OUT)
  -------------------------------------------------------------------    -------------------





