// Seed: 2061591899
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output tri1 id_2,
    input wire id_3,
    input wor id_4,
    input tri0 id_5,
    input wire id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input uwire id_12,
    input wand id_13
    , id_22,
    output tri id_14,
    input supply1 id_15,
    output supply0 id_16,
    input supply1 id_17,
    input supply0 id_18,
    output wand id_19,
    input wor id_20
);
  assign id_14 = -1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1
);
  assign id_0 = 1;
  wire id_3;
  parameter id_4 = -1;
  logic id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
  assign id_5 = id_3;
  bit id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_5 = $realtime;
  wire id_12;
  parameter id_13 = -1;
  always begin : LABEL_0
    id_8 <= id_12;
  end
endmodule
