Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:43:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mkSMAdapter4B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 wmi_mFlagF_c_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_mFlagF_q_1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.066ns (44.268%)  route 0.083ns (55.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Net Delay (Source):      1.105ns (routing 0.581ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.658ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.105     1.552    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y144                                                     r  wmi_mFlagF_c_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_FDRE_C_Q)         0.051     1.603 f  wmi_mFlagF_c_r_reg[1]/Q
                         net (fo=14, estimated)       0.067     1.670    wmi_mFlagF_c_r[1]
    SLICE_X32Y144                                                     f  wmi_mFlagF_q_1[23]_i_1/I3
    SLICE_X32Y144        LUT4 (Prop_LUT4_I3_O)        0.015     1.685 r  wmi_mFlagF_q_1[23]_i_1/O
                         net (fo=4, routed)           0.016     1.701    n_0_wmi_mFlagF_q_1[23]_i_1
    SLICE_X32Y144        FDRE                                         r  wmi_mFlagF_q_1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.277     1.966    wciS0_Clk_IBUF_BUFG
    SLICE_X32Y144                                                     r  wmi_mFlagF_q_1_reg[23]/C
                         clock pessimism             -0.358     1.608    
    SLICE_X32Y144        FDRE (Hold_FDRE_C_D)         0.056     1.664    wmi_mFlagF_q_1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 size_fifoc/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            size_fifoc/fifo_1/wp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      1.109ns (routing 0.581ns, distribution 0.528ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.658ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.109     1.556    size_fifoc/fifo_1/wciS0_Clk_IBUF_BUFG
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_FDRE_C_Q)         0.052     1.608 r  size_fifoc/fifo_1/wp_reg[1]/Q
                         net (fo=6, estimated)        0.029     1.636    size_fifoc/fifo_1/wp[1]
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp[1]_i_1/I1
    SLICE_X33Y145        LUT2 (Prop_LUT2_I1_O)        0.015     1.651 r  size_fifoc/fifo_1/wp[1]_i_1/O
                         net (fo=1, routed)           0.012     1.663    size_fifoc/fifo_1/wp_pl1[1]
    SLICE_X33Y145        FDRE                                         r  size_fifoc/fifo_1/wp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.277     1.966    size_fifoc/fifo_1/wciS0_Clk_IBUF_BUFG
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp_reg[1]/C
                         clock pessimism             -0.411     1.556    
    SLICE_X33Y145        FDRE (Hold_FDRE_C_D)         0.056     1.612    size_fifoc/fifo_1/wp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 wsiM_burstKind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_burstKind_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.122ns (routing 0.581ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.658ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.122     1.569    wciS0_Clk_IBUF_BUFG
    SLICE_X35Y147                                                     r  wsiM_burstKind_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y147        FDRE (Prop_FDRE_C_Q)         0.052     1.621 f  wsiM_burstKind_reg[0]/Q
                         net (fo=6, estimated)        0.029     1.649    n_0_wsiM_burstKind_reg[0]
    SLICE_X35Y147                                                     f  wsiM_burstKind[0]_i_1/I2
    SLICE_X35Y147        LUT3 (Prop_LUT3_I2_O)        0.015     1.664 r  wsiM_burstKind[0]_i_1/O
                         net (fo=1, routed)           0.012     1.676    wsiM_burstKind__D_IN[0]
    SLICE_X35Y147        FDRE                                         r  wsiM_burstKind_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.291     1.980    wciS0_Clk_IBUF_BUFG
    SLICE_X35Y147                                                     r  wsiM_burstKind_reg[0]/C
                         clock pessimism             -0.412     1.569    
    SLICE_X35Y147        FDRE (Hold_FDRE_C_D)         0.056     1.625    wsiM_burstKind_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 wsiS_burstKind_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiS_burstKind_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.122ns (routing 0.581ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.658ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.122     1.569    wciS0_Clk_IBUF_BUFG
    SLICE_X35Y148                                                     r  wsiS_burstKind_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_FDRE_C_Q)         0.052     1.621 f  wsiS_burstKind_reg[0]/Q
                         net (fo=6, estimated)        0.029     1.649    n_0_wsiS_burstKind_reg[0]
    SLICE_X35Y148                                                     f  wsiS_burstKind[0]_i_1/I2
    SLICE_X35Y148        LUT3 (Prop_LUT3_I2_O)        0.015     1.664 r  wsiS_burstKind[0]_i_1/O
                         net (fo=1, routed)           0.012     1.676    wsiS_burstKind__D_IN[0]
    SLICE_X35Y148        FDRE                                         r  wsiS_burstKind_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.291     1.980    wciS0_Clk_IBUF_BUFG
    SLICE_X35Y148                                                     r  wsiS_burstKind_reg[0]/C
                         clock pessimism             -0.412     1.569    
    SLICE_X35Y148        FDRE (Hold_FDRE_C_D)         0.056     1.625    wsiS_burstKind_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 wsiM_reqFifo_c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_c_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (60.043%)  route 0.045ns (39.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.086ns (routing 0.581ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.658ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.086     1.533    wciS0_Clk_IBUF_BUFG
    SLICE_X25Y138                                                     r  wsiM_reqFifo_c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y138        FDRE (Prop_FDRE_C_Q)         0.052     1.585 f  wsiM_reqFifo_c_r_reg[0]/Q
                         net (fo=130, estimated)      0.029     1.613    wsiM_reqFifo_c_r[0]
    SLICE_X25Y138                                                     f  wsiM_reqFifo_c_r[0]_i_1/I0
    SLICE_X25Y138        LUT1 (Prop_LUT1_I0_O)        0.015     1.628 r  wsiM_reqFifo_c_r[0]_i_1/O
                         net (fo=1, routed)           0.016     1.644    n_0_wsiM_reqFifo_c_r[0]_i_1
    SLICE_X25Y138        FDRE                                         r  wsiM_reqFifo_c_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.252     1.941    wciS0_Clk_IBUF_BUFG
    SLICE_X25Y138                                                     r  wsiM_reqFifo_c_r_reg[0]/C
                         clock pessimism             -0.409     1.533    
    SLICE_X25Y138        FDRE (Hold_FDRE_C_D)         0.056     1.589    wsiM_reqFifo_c_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 wmi_mFlagF_c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_mFlagF_c_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (60.043%)  route 0.045ns (39.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      1.105ns (routing 0.581ns, distribution 0.524ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.658ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.105     1.552    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y144                                                     r  wmi_mFlagF_c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y144        FDRE (Prop_FDRE_C_Q)         0.052     1.604 f  wmi_mFlagF_c_r_reg[0]/Q
                         net (fo=15, estimated)       0.029     1.632    wmi_mFlagF_c_r[0]
    SLICE_X31Y144                                                     f  wmi_mFlagF_c_r[0]_i_1/I0
    SLICE_X31Y144        LUT1 (Prop_LUT1_I0_O)        0.015     1.647 r  wmi_mFlagF_c_r[0]_i_1/O
                         net (fo=1, routed)           0.016     1.663    n_0_wmi_mFlagF_c_r[0]_i_1
    SLICE_X31Y144        FDRE                                         r  wmi_mFlagF_c_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.273     1.962    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y144                                                     r  wmi_mFlagF_c_r_reg[0]/C
                         clock pessimism             -0.411     1.552    
    SLICE_X31Y144        FDRE (Hold_FDRE_C_D)         0.056     1.608    wmi_mFlagF_c_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 wsiM_trafficSticky_reg/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_trafficSticky_reg/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.067ns (60.043%)  route 0.045ns (39.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.118ns (routing 0.581ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.288ns (routing 0.658ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.118     1.565    wciS0_Clk_IBUF_BUFG
    SLICE_X34Y144                                                     r  wsiM_trafficSticky_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y144        FDRE (Prop_FDRE_C_Q)         0.052     1.617 r  wsiM_trafficSticky_reg/Q
                         net (fo=2, estimated)        0.029     1.645    wsiM_trafficSticky
    SLICE_X34Y144                                                     r  wsiM_trafficSticky_i_1/I5
    SLICE_X34Y144        LUT6 (Prop_LUT6_I5_O)        0.015     1.660 r  wsiM_trafficSticky_i_1/O
                         net (fo=1, routed)           0.016     1.676    n_0_wsiM_trafficSticky_i_1
    SLICE_X34Y144        FDRE                                         r  wsiM_trafficSticky_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.288     1.977    wciS0_Clk_IBUF_BUFG
    SLICE_X34Y144                                                     r  wsiM_trafficSticky_reg/C
                         clock pessimism             -0.413     1.565    
    SLICE_X34Y144        FDRE (Hold_FDRE_C_D)         0.056     1.621    wsiM_trafficSticky_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 wmi_reqF_c_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_c_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.066ns (59.058%)  route 0.046ns (40.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.104ns (routing 0.581ns, distribution 0.523ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.658ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.104     1.551    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y141                                                     r  wmi_reqF_c_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y141        FDRE (Prop_FDRE_C_Q)         0.051     1.602 f  wmi_reqF_c_r_reg[0]/Q
                         net (fo=56, estimated)       0.030     1.631    wmi_reqF_c_r[0]
    SLICE_X31Y141                                                     f  wmi_reqF_c_r[0]_i_1/I0
    SLICE_X31Y141        LUT1 (Prop_LUT1_I0_O)        0.015     1.646 r  wmi_reqF_c_r[0]_i_1/O
                         net (fo=1, routed)           0.016     1.662    n_0_wmi_reqF_c_r[0]_i_1
    SLICE_X31Y141        FDRE                                         r  wmi_reqF_c_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.270     1.959    wciS0_Clk_IBUF_BUFG
    SLICE_X31Y141                                                     r  wmi_reqF_c_r_reg[0]/C
                         clock pessimism             -0.409     1.551    
    SLICE_X31Y141        FDRE (Hold_FDRE_C_D)         0.056     1.607    wmi_reqF_c_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 size_fifoc/fifo_1/wp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            size_fifoc/fifo_1/wp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.066ns (59.058%)  route 0.046ns (40.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Net Delay (Source):      1.108ns (routing 0.581ns, distribution 0.527ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.658ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.108     1.555    size_fifoc/fifo_1/wciS0_Clk_IBUF_BUFG
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y145        FDRE (Prop_FDRE_C_Q)         0.051     1.606 f  size_fifoc/fifo_1/wp_reg[0]/Q
                         net (fo=7, estimated)        0.030     1.635    size_fifoc/fifo_1/wp[0]
    SLICE_X33Y145                                                     f  size_fifoc/fifo_1/wp[0]_i_1/I0
    SLICE_X33Y145        LUT1 (Prop_LUT1_I0_O)        0.015     1.650 r  size_fifoc/fifo_1/wp[0]_i_1/O
                         net (fo=1, routed)           0.016     1.666    size_fifoc/fifo_1/wp_pl1[0]
    SLICE_X33Y145        FDRE                                         r  size_fifoc/fifo_1/wp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.274     1.963    size_fifoc/fifo_1/wciS0_Clk_IBUF_BUFG
    SLICE_X33Y145                                                     r  size_fifoc/fifo_1/wp_reg[0]/C
                         clock pessimism             -0.409     1.555    
    SLICE_X33Y145        FDRE (Hold_FDRE_C_D)         0.056     1.611    size_fifoc/fifo_1/wp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 wci_reqF_countReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wci_reqF_countReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.068ns (59.778%)  route 0.046ns (40.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.125ns (routing 0.581ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.658ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     0.218 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.245    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.245 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.420    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.447 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.125     1.572    wciS0_Clk_IBUF_BUFG
    SLICE_X36Y130                                                     r  wci_reqF_countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDRE (Prop_FDRE_C_Q)         0.052     1.624 f  wci_reqF_countReg_reg[0]/Q
                         net (fo=2, estimated)        0.030     1.653    wci_reqF_countReg[0]
    SLICE_X36Y130                                                     f  wci_reqF_countReg[0]_i_1/I0
    SLICE_X36Y130        LUT1 (Prop_LUT1_I0_O)        0.016     1.669 r  wci_reqF_countReg[0]_i_1/O
                         net (fo=1, routed)           0.016     1.685    n_0_wci_reqF_countReg[0]_i_1
    SLICE_X36Y130        FDRE                                         r  wci_reqF_countReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    G9                                                0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                                                                r  wciS0_Clk_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.436     0.436 r  wciS0_Clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.469    wciS0_Clk_IBUF_inst/OUT
    G9                                                                r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.469 r  wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.658    wciS0_Clk_IBUF
    BUFGCE_X1Y48                                                      r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.689 r  wciS0_Clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=805, estimated)      1.295     1.984    wciS0_Clk_IBUF_BUFG
    SLICE_X36Y130                                                     r  wci_reqF_countReg_reg[0]/C
                         clock pessimism             -0.413     1.572    
    SLICE_X36Y130        FDRE (Hold_FDRE_C_D)         0.056     1.628    wci_reqF_countReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.058    




