
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001102c  00004000  00004000  00004000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005ac  20000000  0001502c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205ac  2**0
                  CONTENTS
  4 .bss          00013d90  200005b0  000155e0  000205b0  2**4
                  ALLOC
  5 .stack        00010000  20014340  00029370  000205b0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000205da  2**0
                  CONTENTS, READONLY
  8 .debug_info   000a422b  00000000  00000000  00020633  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000ce85  00000000  00000000  000c485e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000322ab  00000000  00000000  000d16e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000025a0  00000000  00000000  0010398e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000038a8  00000000  00000000  00105f2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0004bba8  00000000  00000000  001097d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0004506a  00000000  00000000  0015537e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011ee96  00000000  00000000  0019a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00006dd0  00000000  00000000  002b9280  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <exception_table>:
    4000:	40 43 02 20 f1 42 00 00 ed 42 00 00 ed 42 00 00     @C. .B...B...B..
    4010:	ed 42 00 00 ed 42 00 00 ed 42 00 00 00 00 00 00     .B...B...B......
	...
    402c:	ed 42 00 00 ed 42 00 00 00 00 00 00 ed 42 00 00     .B...B.......B..
    403c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    404c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    405c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    406c:	55 e1 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     U....B...B...B..
    407c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    408c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    409c:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    40ac:	ed 42 00 00 ed 42 00 00 05 de 00 00 19 de 00 00     .B...B..........
    40bc:	25 da 00 00 31 da 00 00 3d da 00 00 49 da 00 00     %...1...=...I...
    40cc:	55 da 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     U....B...B...B..
    40dc:	ed 42 00 00 ed 42 00 00 ed 42 00 00 00 00 00 00     .B...B...B......
	...
    40f4:	0d e0 00 00 39 eb 00 00 4d eb 00 00 61 eb 00 00     ....9...M...a...
    4104:	75 eb 00 00 89 eb 00 00 9d eb 00 00 b1 eb 00 00     u...............
    4114:	c5 eb 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .....B...B...B..
    4124:	ed 42 00 00 d9 eb 00 00 ed eb 00 00 01 ec 00 00     .B..............
    4134:	15 ec 00 00 29 ec 00 00 3d ec 00 00 51 ec 00 00     ....)...=...Q...
    4144:	65 ec 00 00 79 ec 00 00 8d ec 00 00 a1 ec 00 00     e...y...........
    4154:	b5 ec 00 00 c9 ec 00 00 dd ec 00 00 f1 ec 00 00     ................
    4164:	05 ed 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .....B...B...B..
    4174:	ed 42 00 00 00 00 00 00 00 00 00 00 39 0a 01 00     .B..........9...
    4184:	45 0a 01 00 51 0a 01 00 5d 0a 01 00 00 00 00 00     E...Q...].......
    4194:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41a4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41b4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41c4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41d4:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    41e4:	ed 42 00 00 ed 42 00 00 91 f6 00 00 a5 f6 00 00     .B...B..........
    41f4:	b9 f6 00 00 cd f6 00 00 ed 42 00 00 ed 42 00 00     .........B...B..
    4204:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    4214:	ed 42 00 00 b9 d6 00 00 cd d6 00 00 e1 d6 00 00     .B..............
    4224:	f5 d6 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .....B...B...B..
    4234:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    4244:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..
    4254:	ed 42 00 00 ed 42 00 00 ed 42 00 00 ed 42 00 00     .B...B...B...B..

00004264 <__do_global_dtors_aux>:
    4264:	b510      	push	{r4, lr}
    4266:	4c05      	ldr	r4, [pc, #20]	; (427c <__do_global_dtors_aux+0x18>)
    4268:	7823      	ldrb	r3, [r4, #0]
    426a:	b933      	cbnz	r3, 427a <__do_global_dtors_aux+0x16>
    426c:	4b04      	ldr	r3, [pc, #16]	; (4280 <__do_global_dtors_aux+0x1c>)
    426e:	b113      	cbz	r3, 4276 <__do_global_dtors_aux+0x12>
    4270:	4804      	ldr	r0, [pc, #16]	; (4284 <__do_global_dtors_aux+0x20>)
    4272:	f3af 8000 	nop.w
    4276:	2301      	movs	r3, #1
    4278:	7023      	strb	r3, [r4, #0]
    427a:	bd10      	pop	{r4, pc}
    427c:	200005b0 	.word	0x200005b0
    4280:	00000000 	.word	0x00000000
    4284:	0001502c 	.word	0x0001502c

00004288 <frame_dummy>:
    4288:	4b0c      	ldr	r3, [pc, #48]	; (42bc <frame_dummy+0x34>)
    428a:	b143      	cbz	r3, 429e <frame_dummy+0x16>
    428c:	480c      	ldr	r0, [pc, #48]	; (42c0 <frame_dummy+0x38>)
    428e:	490d      	ldr	r1, [pc, #52]	; (42c4 <frame_dummy+0x3c>)
    4290:	b510      	push	{r4, lr}
    4292:	f3af 8000 	nop.w
    4296:	480c      	ldr	r0, [pc, #48]	; (42c8 <frame_dummy+0x40>)
    4298:	6803      	ldr	r3, [r0, #0]
    429a:	b923      	cbnz	r3, 42a6 <frame_dummy+0x1e>
    429c:	bd10      	pop	{r4, pc}
    429e:	480a      	ldr	r0, [pc, #40]	; (42c8 <frame_dummy+0x40>)
    42a0:	6803      	ldr	r3, [r0, #0]
    42a2:	b933      	cbnz	r3, 42b2 <frame_dummy+0x2a>
    42a4:	4770      	bx	lr
    42a6:	4b09      	ldr	r3, [pc, #36]	; (42cc <frame_dummy+0x44>)
    42a8:	2b00      	cmp	r3, #0
    42aa:	d0f7      	beq.n	429c <frame_dummy+0x14>
    42ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    42b0:	4718      	bx	r3
    42b2:	4b06      	ldr	r3, [pc, #24]	; (42cc <frame_dummy+0x44>)
    42b4:	2b00      	cmp	r3, #0
    42b6:	d0f5      	beq.n	42a4 <frame_dummy+0x1c>
    42b8:	4718      	bx	r3
    42ba:	bf00      	nop
    42bc:	00000000 	.word	0x00000000
    42c0:	0001502c 	.word	0x0001502c
    42c4:	200005b4 	.word	0x200005b4
    42c8:	0001502c 	.word	0x0001502c
    42cc:	00000000 	.word	0x00000000

000042d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
    42d0:	b508      	push	{r3, lr}
	system_init();
    42d2:	4b03      	ldr	r3, [pc, #12]	; (42e0 <atmel_start_init+0x10>)
    42d4:	4798      	blx	r3
	usb_init();
    42d6:	4b03      	ldr	r3, [pc, #12]	; (42e4 <atmel_start_init+0x14>)
    42d8:	4798      	blx	r3
	stdio_redirect_init();
    42da:	4b03      	ldr	r3, [pc, #12]	; (42e8 <atmel_start_init+0x18>)
    42dc:	4798      	blx	r3
    42de:	bd08      	pop	{r3, pc}
    42e0:	00004e15 	.word	0x00004e15
    42e4:	000126f5 	.word	0x000126f5
    42e8:	00011259 	.word	0x00011259

000042ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    42ec:	e7fe      	b.n	42ec <Dummy_Handler>
	...

000042f0 <Reset_Handler>:
{
    42f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
    42f2:	4b1c      	ldr	r3, [pc, #112]	; (4364 <Reset_Handler+0x74>)
    42f4:	4a1c      	ldr	r2, [pc, #112]	; (4368 <Reset_Handler+0x78>)
    42f6:	429a      	cmp	r2, r3
    42f8:	d010      	beq.n	431c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
    42fa:	4b1c      	ldr	r3, [pc, #112]	; (436c <Reset_Handler+0x7c>)
    42fc:	4a19      	ldr	r2, [pc, #100]	; (4364 <Reset_Handler+0x74>)
    42fe:	429a      	cmp	r2, r3
    4300:	d20c      	bcs.n	431c <Reset_Handler+0x2c>
    4302:	3b01      	subs	r3, #1
    4304:	1a9b      	subs	r3, r3, r2
    4306:	f023 0303 	bic.w	r3, r3, #3
    430a:	3304      	adds	r3, #4
    430c:	4413      	add	r3, r2
    430e:	4916      	ldr	r1, [pc, #88]	; (4368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
    4310:	f851 0b04 	ldr.w	r0, [r1], #4
    4314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
    4318:	429a      	cmp	r2, r3
    431a:	d1f9      	bne.n	4310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
    431c:	4b14      	ldr	r3, [pc, #80]	; (4370 <Reset_Handler+0x80>)
    431e:	4a15      	ldr	r2, [pc, #84]	; (4374 <Reset_Handler+0x84>)
    4320:	429a      	cmp	r2, r3
    4322:	d20a      	bcs.n	433a <Reset_Handler+0x4a>
    4324:	3b01      	subs	r3, #1
    4326:	1a9b      	subs	r3, r3, r2
    4328:	f023 0303 	bic.w	r3, r3, #3
    432c:	3304      	adds	r3, #4
    432e:	4413      	add	r3, r2
                *pDest++ = 0;
    4330:	2100      	movs	r1, #0
    4332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
    4336:	4293      	cmp	r3, r2
    4338:	d1fb      	bne.n	4332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    433a:	4b0f      	ldr	r3, [pc, #60]	; (4378 <Reset_Handler+0x88>)
    433c:	4a0f      	ldr	r2, [pc, #60]	; (437c <Reset_Handler+0x8c>)
    433e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    4342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
    4344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    4348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    434c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    4350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
    4358:	4b09      	ldr	r3, [pc, #36]	; (4380 <Reset_Handler+0x90>)
    435a:	4798      	blx	r3
        main();
    435c:	4b09      	ldr	r3, [pc, #36]	; (4384 <Reset_Handler+0x94>)
    435e:	4798      	blx	r3
    4360:	e7fe      	b.n	4360 <Reset_Handler+0x70>
    4362:	bf00      	nop
    4364:	20000000 	.word	0x20000000
    4368:	0001502c 	.word	0x0001502c
    436c:	200005ac 	.word	0x200005ac
    4370:	20014340 	.word	0x20014340
    4374:	200005b0 	.word	0x200005b0
    4378:	e000ed00 	.word	0xe000ed00
    437c:	00004000 	.word	0x00004000
    4380:	00012ed5 	.word	0x00012ed5
    4384:	00010c4d 	.word	0x00010c4d

00004388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
    4388:	b5f0      	push	{r4, r5, r6, r7, lr}
    438a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    438c:	4a1b      	ldr	r2, [pc, #108]	; (43fc <ADC_0_init+0x74>)
    438e:	6a13      	ldr	r3, [r2, #32]
    4390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    4396:	2241      	movs	r2, #65	; 0x41
    4398:	4b19      	ldr	r3, [pc, #100]	; (4400 <ADC_0_init+0x78>)
    439a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    439e:	4e19      	ldr	r6, [pc, #100]	; (4404 <ADC_0_init+0x7c>)
    43a0:	4d19      	ldr	r5, [pc, #100]	; (4408 <ADC_0_init+0x80>)
    43a2:	2400      	movs	r4, #0
    43a4:	9402      	str	r4, [sp, #8]
    43a6:	4b19      	ldr	r3, [pc, #100]	; (440c <ADC_0_init+0x84>)
    43a8:	9301      	str	r3, [sp, #4]
    43aa:	2301      	movs	r3, #1
    43ac:	9300      	str	r3, [sp, #0]
    43ae:	4623      	mov	r3, r4
    43b0:	4632      	mov	r2, r6
    43b2:	4917      	ldr	r1, [pc, #92]	; (4410 <ADC_0_init+0x88>)
    43b4:	4628      	mov	r0, r5
    43b6:	4f17      	ldr	r7, [pc, #92]	; (4414 <ADC_0_init+0x8c>)
    43b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
    43ba:	2310      	movs	r3, #16
    43bc:	1d32      	adds	r2, r6, #4
    43be:	4621      	mov	r1, r4
    43c0:	4628      	mov	r0, r5
    43c2:	4c15      	ldr	r4, [pc, #84]	; (4418 <ADC_0_init+0x90>)
    43c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    43c6:	4b15      	ldr	r3, [pc, #84]	; (441c <ADC_0_init+0x94>)
    43c8:	2280      	movs	r2, #128	; 0x80
    43ca:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    43cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    43d0:	629a      	str	r2, [r3, #40]	; 0x28
    43d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    43d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    43d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
    43dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    43e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    43e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    43e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    43ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    43f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    43f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
    43f8:	b005      	add	sp, #20
    43fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    43fc:	40000800 	.word	0x40000800
    4400:	40001c00 	.word	0x40001c00
    4404:	200005cc 	.word	0x200005cc
    4408:	20001154 	.word	0x20001154
    440c:	20001250 	.word	0x20001250
    4410:	43001c00 	.word	0x43001c00
    4414:	0000c045 	.word	0x0000c045
    4418:	0000c095 	.word	0x0000c095
    441c:	41008000 	.word	0x41008000

00004420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
    4420:	b5f0      	push	{r4, r5, r6, r7, lr}
    4422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    4424:	4a1e      	ldr	r2, [pc, #120]	; (44a0 <ADC_1_init+0x80>)
    4426:	6a13      	ldr	r3, [r2, #32]
    4428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    442c:	6213      	str	r3, [r2, #32]
    442e:	2241      	movs	r2, #65	; 0x41
    4430:	4b1c      	ldr	r3, [pc, #112]	; (44a4 <ADC_1_init+0x84>)
    4432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    4436:	4e1c      	ldr	r6, [pc, #112]	; (44a8 <ADC_1_init+0x88>)
    4438:	4d1c      	ldr	r5, [pc, #112]	; (44ac <ADC_1_init+0x8c>)
    443a:	2400      	movs	r4, #0
    443c:	9402      	str	r4, [sp, #8]
    443e:	4b1c      	ldr	r3, [pc, #112]	; (44b0 <ADC_1_init+0x90>)
    4440:	9301      	str	r3, [sp, #4]
    4442:	2301      	movs	r3, #1
    4444:	9300      	str	r3, [sp, #0]
    4446:	4623      	mov	r3, r4
    4448:	f106 0214 	add.w	r2, r6, #20
    444c:	4919      	ldr	r1, [pc, #100]	; (44b4 <ADC_1_init+0x94>)
    444e:	4628      	mov	r0, r5
    4450:	4f19      	ldr	r7, [pc, #100]	; (44b8 <ADC_1_init+0x98>)
    4452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
    4454:	2310      	movs	r3, #16
    4456:	f106 0218 	add.w	r2, r6, #24
    445a:	4621      	mov	r1, r4
    445c:	4628      	mov	r0, r5
    445e:	4c17      	ldr	r4, [pc, #92]	; (44bc <ADC_1_init+0x9c>)
    4460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4462:	4b17      	ldr	r3, [pc, #92]	; (44c0 <ADC_1_init+0xa0>)
    4464:	2204      	movs	r2, #4
    4466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    446a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    446e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    4476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    447a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
    447e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    448a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    448e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
    449a:	b005      	add	sp, #20
    449c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    449e:	bf00      	nop
    44a0:	40000800 	.word	0x40000800
    44a4:	40001c00 	.word	0x40001c00
    44a8:	200005cc 	.word	0x200005cc
    44ac:	20001328 	.word	0x20001328
    44b0:	200010f0 	.word	0x200010f0
    44b4:	43002000 	.word	0x43002000
    44b8:	0000c045 	.word	0x0000c045
    44bc:	0000c095 	.word	0x0000c095
    44c0:	41008000 	.word	0x41008000

000044c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
    44c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
    44c6:	4a05      	ldr	r2, [pc, #20]	; (44dc <CRC_0_init+0x18>)
    44c8:	6993      	ldr	r3, [r2, #24]
    44ca:	f043 0302 	orr.w	r3, r3, #2
    44ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
    44d0:	4903      	ldr	r1, [pc, #12]	; (44e0 <CRC_0_init+0x1c>)
    44d2:	4804      	ldr	r0, [pc, #16]	; (44e4 <CRC_0_init+0x20>)
    44d4:	4b04      	ldr	r3, [pc, #16]	; (44e8 <CRC_0_init+0x24>)
    44d6:	4798      	blx	r3
    44d8:	bd08      	pop	{r3, pc}
    44da:	bf00      	nop
    44dc:	40000800 	.word	0x40000800
    44e0:	41002000 	.word	0x41002000
    44e4:	200010ec 	.word	0x200010ec
    44e8:	0000c219 	.word	0x0000c219

000044ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
    44ec:	b508      	push	{r3, lr}
    44ee:	4b09      	ldr	r3, [pc, #36]	; (4514 <EVENT_SYSTEM_0_init+0x28>)
    44f0:	2240      	movs	r2, #64	; 0x40
    44f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    44f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    44fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    44fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    4502:	4a05      	ldr	r2, [pc, #20]	; (4518 <EVENT_SYSTEM_0_init+0x2c>)
    4504:	6993      	ldr	r3, [r2, #24]
    4506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    450a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
    450c:	4b03      	ldr	r3, [pc, #12]	; (451c <EVENT_SYSTEM_0_init+0x30>)
    450e:	4798      	blx	r3
    4510:	bd08      	pop	{r3, pc}
    4512:	bf00      	nop
    4514:	40001c00 	.word	0x40001c00
    4518:	40000800 	.word	0x40000800
    451c:	0000c279 	.word	0x0000c279

00004520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    4520:	4a02      	ldr	r2, [pc, #8]	; (452c <FLASH_0_CLOCK_init+0xc>)
    4522:	6913      	ldr	r3, [r2, #16]
    4524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4528:	6113      	str	r3, [r2, #16]
    452a:	4770      	bx	lr
    452c:	40000800 	.word	0x40000800

00004530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
    4530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
    4532:	4b03      	ldr	r3, [pc, #12]	; (4540 <FLASH_0_init+0x10>)
    4534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
    4536:	4903      	ldr	r1, [pc, #12]	; (4544 <FLASH_0_init+0x14>)
    4538:	4803      	ldr	r0, [pc, #12]	; (4548 <FLASH_0_init+0x18>)
    453a:	4b04      	ldr	r3, [pc, #16]	; (454c <FLASH_0_init+0x1c>)
    453c:	4798      	blx	r3
    453e:	bd08      	pop	{r3, pc}
    4540:	00004521 	.word	0x00004521
    4544:	41004000 	.word	0x41004000
    4548:	200010d0 	.word	0x200010d0
    454c:	0000c299 	.word	0x0000c299

00004550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
    4550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4552:	4b5a      	ldr	r3, [pc, #360]	; (46bc <QSPI_INSTANCE_PORT_init+0x16c>)
    4554:	f44f 6500 	mov.w	r5, #2048	; 0x800
    4558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    455c:	4a58      	ldr	r2, [pc, #352]	; (46c0 <QSPI_INSTANCE_PORT_init+0x170>)
    455e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4562:	4858      	ldr	r0, [pc, #352]	; (46c4 <QSPI_INSTANCE_PORT_init+0x174>)
    4564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
    456c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
    4578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    457c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    458c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4594:	f44f 7280 	mov.w	r2, #256	; 0x100
    4598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    459a:	494b      	ldr	r1, [pc, #300]	; (46c8 <QSPI_INSTANCE_PORT_init+0x178>)
    459c:	6299      	str	r1, [r3, #40]	; 0x28
    459e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
    45a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    45a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    45a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
    45aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    45ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    45b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
    45b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    45ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    45be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    45c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    45c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    45ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    45ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    45d2:	f44f 7200 	mov.w	r2, #512	; 0x200
    45d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    45d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
    45dc:	6299      	str	r1, [r3, #40]	; 0x28
    45de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    45e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    45e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
    45e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    45ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    45ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
    45f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    45f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    45fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    45fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    460a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    460e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    4612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4614:	4a2d      	ldr	r2, [pc, #180]	; (46cc <QSPI_INSTANCE_PORT_init+0x17c>)
    4616:	629a      	str	r2, [r3, #40]	; 0x28
    4618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    461a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    461c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
    4620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
    462c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    463c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    464a:	4a21      	ldr	r2, [pc, #132]	; (46d0 <QSPI_INSTANCE_PORT_init+0x180>)
    464c:	629a      	str	r2, [r3, #40]	; 0x28
    464e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
    4656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    465a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    465e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
    4662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    466a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    466e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    467a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    467e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4682:	4a14      	ldr	r2, [pc, #80]	; (46d4 <QSPI_INSTANCE_PORT_init+0x184>)
    4684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    468c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
    4690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
    469c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    46a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    46a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    46a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    46ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    46b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    46b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
    46b8:	bc30      	pop	{r4, r5}
    46ba:	4770      	bx	lr
    46bc:	41008000 	.word	0x41008000
    46c0:	40020800 	.word	0x40020800
    46c4:	c0020000 	.word	0xc0020000
    46c8:	40000100 	.word	0x40000100
    46cc:	40000400 	.word	0x40000400
    46d0:	40000800 	.word	0x40000800
    46d4:	40020400 	.word	0x40020400

000046d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
    46d8:	4b06      	ldr	r3, [pc, #24]	; (46f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
    46da:	691a      	ldr	r2, [r3, #16]
    46dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    46e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
    46e2:	691a      	ldr	r2, [r3, #16]
    46e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
    46e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
    46ea:	69da      	ldr	r2, [r3, #28]
    46ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    46f0:	61da      	str	r2, [r3, #28]
    46f2:	4770      	bx	lr
    46f4:	40000800 	.word	0x40000800

000046f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
    46f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
    46fa:	4b04      	ldr	r3, [pc, #16]	; (470c <QSPI_INSTANCE_init+0x14>)
    46fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
    46fe:	4904      	ldr	r1, [pc, #16]	; (4710 <QSPI_INSTANCE_init+0x18>)
    4700:	4804      	ldr	r0, [pc, #16]	; (4714 <QSPI_INSTANCE_init+0x1c>)
    4702:	4b05      	ldr	r3, [pc, #20]	; (4718 <QSPI_INSTANCE_init+0x20>)
    4704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
    4706:	4b05      	ldr	r3, [pc, #20]	; (471c <QSPI_INSTANCE_init+0x24>)
    4708:	4798      	blx	r3
    470a:	bd08      	pop	{r3, pc}
    470c:	000046d9 	.word	0x000046d9
    4710:	42003400 	.word	0x42003400
    4714:	20001394 	.word	0x20001394
    4718:	0000c4d9 	.word	0x0000c4d9
    471c:	00004551 	.word	0x00004551

00004720 <USART_EAST_CLOCK_init>:
    4720:	4b06      	ldr	r3, [pc, #24]	; (473c <USART_EAST_CLOCK_init+0x1c>)
    4722:	2241      	movs	r2, #65	; 0x41
    4724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    4728:	2242      	movs	r2, #66	; 0x42
    472a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
    472e:	4a04      	ldr	r2, [pc, #16]	; (4740 <USART_EAST_CLOCK_init+0x20>)
    4730:	6953      	ldr	r3, [r2, #20]
    4732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    4736:	6153      	str	r3, [r2, #20]
    4738:	4770      	bx	lr
    473a:	bf00      	nop
    473c:	40001c00 	.word	0x40001c00
    4740:	40000800 	.word	0x40000800

00004744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4744:	4b10      	ldr	r3, [pc, #64]	; (4788 <USART_EAST_PORT_init+0x44>)
    4746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
    474a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    474e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    475a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    475e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
    476a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    476e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    477a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    477e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
    4786:	4770      	bx	lr
    4788:	41008000 	.word	0x41008000

0000478c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
    478c:	b510      	push	{r4, lr}
    478e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
    4790:	4b06      	ldr	r3, [pc, #24]	; (47ac <USART_EAST_init+0x20>)
    4792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
    4794:	2300      	movs	r3, #0
    4796:	9300      	str	r3, [sp, #0]
    4798:	2310      	movs	r3, #16
    479a:	4a05      	ldr	r2, [pc, #20]	; (47b0 <USART_EAST_init+0x24>)
    479c:	4905      	ldr	r1, [pc, #20]	; (47b4 <USART_EAST_init+0x28>)
    479e:	4806      	ldr	r0, [pc, #24]	; (47b8 <USART_EAST_init+0x2c>)
    47a0:	4c06      	ldr	r4, [pc, #24]	; (47bc <USART_EAST_init+0x30>)
    47a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
    47a4:	4b06      	ldr	r3, [pc, #24]	; (47c0 <USART_EAST_init+0x34>)
    47a6:	4798      	blx	r3
}
    47a8:	b002      	add	sp, #8
    47aa:	bd10      	pop	{r4, pc}
    47ac:	00004721 	.word	0x00004721
    47b0:	200005f4 	.word	0x200005f4
    47b4:	40003000 	.word	0x40003000
    47b8:	20001180 	.word	0x20001180
    47bc:	0000cab9 	.word	0x0000cab9
    47c0:	00004745 	.word	0x00004745

000047c4 <USART_NORTH_CLOCK_init>:
    47c4:	4b06      	ldr	r3, [pc, #24]	; (47e0 <USART_NORTH_CLOCK_init+0x1c>)
    47c6:	2241      	movs	r2, #65	; 0x41
    47c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    47cc:	2242      	movs	r2, #66	; 0x42
    47ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
    47d2:	4a04      	ldr	r2, [pc, #16]	; (47e4 <USART_NORTH_CLOCK_init+0x20>)
    47d4:	6953      	ldr	r3, [r2, #20]
    47d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    47da:	6153      	str	r3, [r2, #20]
    47dc:	4770      	bx	lr
    47de:	bf00      	nop
    47e0:	40001c00 	.word	0x40001c00
    47e4:	40000800 	.word	0x40000800

000047e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    47e8:	4b10      	ldr	r3, [pc, #64]	; (482c <USART_NORTH_PORT_init+0x44>)
    47ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
    47ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    47f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    47f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    47fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    47fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    480a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
    480e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    481a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    481e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
    482a:	4770      	bx	lr
    482c:	41008000 	.word	0x41008000

00004830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
    4830:	b510      	push	{r4, lr}
    4832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
    4834:	4b06      	ldr	r3, [pc, #24]	; (4850 <USART_NORTH_init+0x20>)
    4836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
    4838:	2300      	movs	r3, #0
    483a:	9300      	str	r3, [sp, #0]
    483c:	2310      	movs	r3, #16
    483e:	4a05      	ldr	r2, [pc, #20]	; (4854 <USART_NORTH_init+0x24>)
    4840:	4905      	ldr	r1, [pc, #20]	; (4858 <USART_NORTH_init+0x28>)
    4842:	4806      	ldr	r0, [pc, #24]	; (485c <USART_NORTH_init+0x2c>)
    4844:	4c06      	ldr	r4, [pc, #24]	; (4860 <USART_NORTH_init+0x30>)
    4846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
    4848:	4b06      	ldr	r3, [pc, #24]	; (4864 <USART_NORTH_init+0x34>)
    484a:	4798      	blx	r3
}
    484c:	b002      	add	sp, #8
    484e:	bd10      	pop	{r4, pc}
    4850:	000047c5 	.word	0x000047c5
    4854:	20000604 	.word	0x20000604
    4858:	40003400 	.word	0x40003400
    485c:	200011d4 	.word	0x200011d4
    4860:	0000cab9 	.word	0x0000cab9
    4864:	000047e9 	.word	0x000047e9

00004868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4868:	4b10      	ldr	r3, [pc, #64]	; (48ac <GRID_AUX_PORT_init+0x44>)
    486a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
    486e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    487a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    487e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    488a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
    488e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    489a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    489e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    48a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    48a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
    48aa:	4770      	bx	lr
    48ac:	41008000 	.word	0x41008000

000048b0 <GRID_AUX_CLOCK_init>:
    48b0:	4b06      	ldr	r3, [pc, #24]	; (48cc <GRID_AUX_CLOCK_init+0x1c>)
    48b2:	2241      	movs	r2, #65	; 0x41
    48b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    48b8:	2242      	movs	r2, #66	; 0x42
    48ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
    48be:	4a04      	ldr	r2, [pc, #16]	; (48d0 <GRID_AUX_CLOCK_init+0x20>)
    48c0:	6993      	ldr	r3, [r2, #24]
    48c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    48c6:	6193      	str	r3, [r2, #24]
    48c8:	4770      	bx	lr
    48ca:	bf00      	nop
    48cc:	40001c00 	.word	0x40001c00
    48d0:	40000800 	.word	0x40000800

000048d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
    48d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
    48d6:	4b05      	ldr	r3, [pc, #20]	; (48ec <GRID_AUX_init+0x18>)
    48d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
    48da:	2200      	movs	r2, #0
    48dc:	4904      	ldr	r1, [pc, #16]	; (48f0 <GRID_AUX_init+0x1c>)
    48de:	4805      	ldr	r0, [pc, #20]	; (48f4 <GRID_AUX_init+0x20>)
    48e0:	4b05      	ldr	r3, [pc, #20]	; (48f8 <GRID_AUX_init+0x24>)
    48e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
    48e4:	4b05      	ldr	r3, [pc, #20]	; (48fc <GRID_AUX_init+0x28>)
    48e6:	4798      	blx	r3
    48e8:	bd08      	pop	{r3, pc}
    48ea:	bf00      	nop
    48ec:	000048b1 	.word	0x000048b1
    48f0:	41012000 	.word	0x41012000
    48f4:	20001148 	.word	0x20001148
    48f8:	0000cc35 	.word	0x0000cc35
    48fc:	00004869 	.word	0x00004869

00004900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4900:	4b2b      	ldr	r3, [pc, #172]	; (49b0 <UI_SPI_PORT_init+0xb0>)
    4902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    4906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    490a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    490e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
    4912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    4916:	4a27      	ldr	r2, [pc, #156]	; (49b4 <UI_SPI_PORT_init+0xb4>)
    4918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    491c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
    4920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    492c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    493c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    494c:	4a1a      	ldr	r2, [pc, #104]	; (49b8 <UI_SPI_PORT_init+0xb8>)
    494e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
    4956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    495a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    495e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    496a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    496e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4974:	4a11      	ldr	r2, [pc, #68]	; (49bc <UI_SPI_PORT_init+0xbc>)
    4976:	629a      	str	r2, [r3, #40]	; 0x28
    4978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    497c:	3210      	adds	r2, #16
    497e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
    4984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    498c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
    4990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    499c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    49a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    49a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    49a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    49ac:	4770      	bx	lr
    49ae:	bf00      	nop
    49b0:	41008000 	.word	0x41008000
    49b4:	c0000010 	.word	0xc0000010
    49b8:	c0000020 	.word	0xc0000020
    49bc:	40020000 	.word	0x40020000

000049c0 <UI_SPI_CLOCK_init>:
    49c0:	4b06      	ldr	r3, [pc, #24]	; (49dc <UI_SPI_CLOCK_init+0x1c>)
    49c2:	2241      	movs	r2, #65	; 0x41
    49c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    49c8:	2243      	movs	r2, #67	; 0x43
    49ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    49ce:	4a04      	ldr	r2, [pc, #16]	; (49e0 <UI_SPI_CLOCK_init+0x20>)
    49d0:	6993      	ldr	r3, [r2, #24]
    49d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    49d6:	6193      	str	r3, [r2, #24]
    49d8:	4770      	bx	lr
    49da:	bf00      	nop
    49dc:	40001c00 	.word	0x40001c00
    49e0:	40000800 	.word	0x40000800

000049e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
    49e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
    49e6:	4b04      	ldr	r3, [pc, #16]	; (49f8 <UI_SPI_init+0x14>)
    49e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
    49ea:	4904      	ldr	r1, [pc, #16]	; (49fc <UI_SPI_init+0x18>)
    49ec:	4804      	ldr	r0, [pc, #16]	; (4a00 <UI_SPI_init+0x1c>)
    49ee:	4b05      	ldr	r3, [pc, #20]	; (4a04 <UI_SPI_init+0x20>)
    49f0:	4798      	blx	r3
	UI_SPI_PORT_init();
    49f2:	4b05      	ldr	r3, [pc, #20]	; (4a08 <UI_SPI_init+0x24>)
    49f4:	4798      	blx	r3
    49f6:	bd08      	pop	{r3, pc}
    49f8:	000049c1 	.word	0x000049c1
    49fc:	41014000 	.word	0x41014000
    4a00:	20001048 	.word	0x20001048
    4a04:	0000c669 	.word	0x0000c669
    4a08:	00004901 	.word	0x00004901

00004a0c <USART_WEST_CLOCK_init>:
    4a0c:	4b06      	ldr	r3, [pc, #24]	; (4a28 <USART_WEST_CLOCK_init+0x1c>)
    4a0e:	2241      	movs	r2, #65	; 0x41
    4a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    4a14:	2242      	movs	r2, #66	; 0x42
    4a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
    4a1a:	4a04      	ldr	r2, [pc, #16]	; (4a2c <USART_WEST_CLOCK_init+0x20>)
    4a1c:	6a13      	ldr	r3, [r2, #32]
    4a1e:	f043 0301 	orr.w	r3, r3, #1
    4a22:	6213      	str	r3, [r2, #32]
    4a24:	4770      	bx	lr
    4a26:	bf00      	nop
    4a28:	40001c00 	.word	0x40001c00
    4a2c:	40000800 	.word	0x40000800

00004a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4a30:	4b10      	ldr	r3, [pc, #64]	; (4a74 <USART_WEST_PORT_init+0x44>)
    4a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
    4a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
    4a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
    4a72:	4770      	bx	lr
    4a74:	41008000 	.word	0x41008000

00004a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
    4a78:	b510      	push	{r4, lr}
    4a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
    4a7c:	4b07      	ldr	r3, [pc, #28]	; (4a9c <USART_WEST_init+0x24>)
    4a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
    4a80:	2300      	movs	r3, #0
    4a82:	9300      	str	r3, [sp, #0]
    4a84:	2310      	movs	r3, #16
    4a86:	4a06      	ldr	r2, [pc, #24]	; (4aa0 <USART_WEST_init+0x28>)
    4a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    4a8c:	4805      	ldr	r0, [pc, #20]	; (4aa4 <USART_WEST_init+0x2c>)
    4a8e:	4c06      	ldr	r4, [pc, #24]	; (4aa8 <USART_WEST_init+0x30>)
    4a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
    4a92:	4b06      	ldr	r3, [pc, #24]	; (4aac <USART_WEST_init+0x34>)
    4a94:	4798      	blx	r3
}
    4a96:	b002      	add	sp, #8
    4a98:	bd10      	pop	{r4, pc}
    4a9a:	bf00      	nop
    4a9c:	00004a0d 	.word	0x00004a0d
    4aa0:	20000614 	.word	0x20000614
    4aa4:	20001288 	.word	0x20001288
    4aa8:	0000cab9 	.word	0x0000cab9
    4aac:	00004a31 	.word	0x00004a31

00004ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4ab0:	4b16      	ldr	r3, [pc, #88]	; (4b0c <SYS_I2C_PORT_init+0x5c>)
    4ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
    4ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
    4ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
    4ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
    4aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
    4b0a:	4770      	bx	lr
    4b0c:	41008000 	.word	0x41008000

00004b10 <SYS_I2C_CLOCK_init>:
    4b10:	4b06      	ldr	r3, [pc, #24]	; (4b2c <SYS_I2C_CLOCK_init+0x1c>)
    4b12:	2241      	movs	r2, #65	; 0x41
    4b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    4b18:	2242      	movs	r2, #66	; 0x42
    4b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    4b1e:	4a04      	ldr	r2, [pc, #16]	; (4b30 <SYS_I2C_CLOCK_init+0x20>)
    4b20:	6a13      	ldr	r3, [r2, #32]
    4b22:	f043 0302 	orr.w	r3, r3, #2
    4b26:	6213      	str	r3, [r2, #32]
    4b28:	4770      	bx	lr
    4b2a:	bf00      	nop
    4b2c:	40001c00 	.word	0x40001c00
    4b30:	40000800 	.word	0x40000800

00004b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
    4b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
    4b36:	4b04      	ldr	r3, [pc, #16]	; (4b48 <SYS_I2C_init+0x14>)
    4b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
    4b3a:	4904      	ldr	r1, [pc, #16]	; (4b4c <SYS_I2C_init+0x18>)
    4b3c:	4804      	ldr	r0, [pc, #16]	; (4b50 <SYS_I2C_init+0x1c>)
    4b3e:	4b05      	ldr	r3, [pc, #20]	; (4b54 <SYS_I2C_init+0x20>)
    4b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
    4b42:	4b05      	ldr	r3, [pc, #20]	; (4b58 <SYS_I2C_init+0x24>)
    4b44:	4798      	blx	r3
    4b46:	bd08      	pop	{r3, pc}
    4b48:	00004b11 	.word	0x00004b11
    4b4c:	43000400 	.word	0x43000400
    4b50:	20001108 	.word	0x20001108
    4b54:	0000c479 	.word	0x0000c479
    4b58:	00004ab1 	.word	0x00004ab1

00004b5c <USART_SOUTH_CLOCK_init>:
    4b5c:	4b06      	ldr	r3, [pc, #24]	; (4b78 <USART_SOUTH_CLOCK_init+0x1c>)
    4b5e:	2241      	movs	r2, #65	; 0x41
    4b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    4b64:	2242      	movs	r2, #66	; 0x42
    4b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
    4b6a:	4a04      	ldr	r2, [pc, #16]	; (4b7c <USART_SOUTH_CLOCK_init+0x20>)
    4b6c:	6a13      	ldr	r3, [r2, #32]
    4b6e:	f043 0304 	orr.w	r3, r3, #4
    4b72:	6213      	str	r3, [r2, #32]
    4b74:	4770      	bx	lr
    4b76:	bf00      	nop
    4b78:	40001c00 	.word	0x40001c00
    4b7c:	40000800 	.word	0x40000800

00004b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4b80:	4b10      	ldr	r3, [pc, #64]	; (4bc4 <USART_SOUTH_PORT_init+0x44>)
    4b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
    4b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
    4ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
    4bc2:	4770      	bx	lr
    4bc4:	41008000 	.word	0x41008000

00004bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
    4bc8:	b510      	push	{r4, lr}
    4bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
    4bcc:	4b06      	ldr	r3, [pc, #24]	; (4be8 <USART_SOUTH_init+0x20>)
    4bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
    4bd0:	2300      	movs	r3, #0
    4bd2:	9300      	str	r3, [sp, #0]
    4bd4:	2310      	movs	r3, #16
    4bd6:	4a05      	ldr	r2, [pc, #20]	; (4bec <USART_SOUTH_init+0x24>)
    4bd8:	4905      	ldr	r1, [pc, #20]	; (4bf0 <USART_SOUTH_init+0x28>)
    4bda:	4806      	ldr	r0, [pc, #24]	; (4bf4 <USART_SOUTH_init+0x2c>)
    4bdc:	4c06      	ldr	r4, [pc, #24]	; (4bf8 <USART_SOUTH_init+0x30>)
    4bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
    4be0:	4b06      	ldr	r3, [pc, #24]	; (4bfc <USART_SOUTH_init+0x34>)
    4be2:	4798      	blx	r3
}
    4be4:	b002      	add	sp, #8
    4be6:	bd10      	pop	{r4, pc}
    4be8:	00004b5d 	.word	0x00004b5d
    4bec:	20000624 	.word	0x20000624
    4bf0:	43000800 	.word	0x43000800
    4bf4:	200012d8 	.word	0x200012d8
    4bf8:	0000cab9 	.word	0x0000cab9
    4bfc:	00004b81 	.word	0x00004b81

00004c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4c00:	4b29      	ldr	r3, [pc, #164]	; (4ca8 <GRID_LED_PORT_init+0xa8>)
    4c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4c12:	4926      	ldr	r1, [pc, #152]	; (4cac <GRID_LED_PORT_init+0xac>)
    4c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
    4c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
    4c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    4c48:	4919      	ldr	r1, [pc, #100]	; (4cb0 <GRID_LED_PORT_init+0xb0>)
    4c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
    4c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
    4c74:	629a      	str	r2, [r3, #40]	; 0x28
    4c76:	4a0f      	ldr	r2, [pc, #60]	; (4cb4 <GRID_LED_PORT_init+0xb4>)
    4c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
    4c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
    4c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    4ca6:	4770      	bx	lr
    4ca8:	41008000 	.word	0x41008000
    4cac:	c0004000 	.word	0xc0004000
    4cb0:	c0008000 	.word	0xc0008000
    4cb4:	c0024000 	.word	0xc0024000

00004cb8 <GRID_LED_CLOCK_init>:
    4cb8:	4b06      	ldr	r3, [pc, #24]	; (4cd4 <GRID_LED_CLOCK_init+0x1c>)
    4cba:	2241      	movs	r2, #65	; 0x41
    4cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    4cc0:	2242      	movs	r2, #66	; 0x42
    4cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
    4cc6:	4a04      	ldr	r2, [pc, #16]	; (4cd8 <GRID_LED_CLOCK_init+0x20>)
    4cc8:	6a13      	ldr	r3, [r2, #32]
    4cca:	f043 0308 	orr.w	r3, r3, #8
    4cce:	6213      	str	r3, [r2, #32]
    4cd0:	4770      	bx	lr
    4cd2:	bf00      	nop
    4cd4:	40001c00 	.word	0x40001c00
    4cd8:	40000800 	.word	0x40000800

00004cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
    4cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
    4cde:	4b04      	ldr	r3, [pc, #16]	; (4cf0 <GRID_LED_init+0x14>)
    4ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
    4ce2:	4904      	ldr	r1, [pc, #16]	; (4cf4 <GRID_LED_init+0x18>)
    4ce4:	4804      	ldr	r0, [pc, #16]	; (4cf8 <GRID_LED_init+0x1c>)
    4ce6:	4b05      	ldr	r3, [pc, #20]	; (4cfc <GRID_LED_init+0x20>)
    4ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
    4cea:	4b05      	ldr	r3, [pc, #20]	; (4d00 <GRID_LED_init+0x24>)
    4cec:	4798      	blx	r3
    4cee:	bd08      	pop	{r3, pc}
    4cf0:	00004cb9 	.word	0x00004cb9
    4cf4:	43000c00 	.word	0x43000c00
    4cf8:	20001224 	.word	0x20001224
    4cfc:	0000c7b9 	.word	0x0000c7b9
    4d00:	00004c01 	.word	0x00004c01

00004d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
    4d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
    4d06:	4802      	ldr	r0, [pc, #8]	; (4d10 <delay_driver_init+0xc>)
    4d08:	4b02      	ldr	r3, [pc, #8]	; (4d14 <delay_driver_init+0x10>)
    4d0a:	4798      	blx	r3
    4d0c:	bd08      	pop	{r3, pc}
    4d0e:	bf00      	nop
    4d10:	e000e010 	.word	0xe000e010
    4d14:	0000c225 	.word	0x0000c225

00004d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4d18:	4b1e      	ldr	r3, [pc, #120]	; (4d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
    4d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    4d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    4d24:	6299      	str	r1, [r3, #40]	; 0x28
    4d26:	481c      	ldr	r0, [pc, #112]	; (4d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
    4d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
    4d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
    4d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    4d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    4d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    4d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4d5e:	6299      	str	r1, [r3, #40]	; 0x28
    4d60:	490e      	ldr	r1, [pc, #56]	; (4d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
    4d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
    4d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
    4d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    4d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    4d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    4d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    4d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    4d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    4d92:	4770      	bx	lr
    4d94:	41008000 	.word	0x41008000
    4d98:	c0000100 	.word	0xc0000100
    4d9c:	c0000200 	.word	0xc0000200

00004da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
    4da0:	2241      	movs	r2, #65	; 0x41
    4da2:	4b07      	ldr	r3, [pc, #28]	; (4dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
    4da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
    4da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
    4dac:	691a      	ldr	r2, [r3, #16]
    4dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    4db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
    4db4:	699a      	ldr	r2, [r3, #24]
    4db6:	f042 0201 	orr.w	r2, r2, #1
    4dba:	619a      	str	r2, [r3, #24]
    4dbc:	4770      	bx	lr
    4dbe:	bf00      	nop
    4dc0:	40001c00 	.word	0x40001c00

00004dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
    4dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
    4dc6:	4b03      	ldr	r3, [pc, #12]	; (4dd4 <USB_DEVICE_INSTANCE_init+0x10>)
    4dc8:	4798      	blx	r3
	usb_d_init();
    4dca:	4b03      	ldr	r3, [pc, #12]	; (4dd8 <USB_DEVICE_INSTANCE_init+0x14>)
    4dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
    4dce:	4b03      	ldr	r3, [pc, #12]	; (4ddc <USB_DEVICE_INSTANCE_init+0x18>)
    4dd0:	4798      	blx	r3
    4dd2:	bd08      	pop	{r3, pc}
    4dd4:	00004da1 	.word	0x00004da1
    4dd8:	0000cec1 	.word	0x0000cec1
    4ddc:	00004d19 	.word	0x00004d19

00004de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    4de0:	4a02      	ldr	r2, [pc, #8]	; (4dec <WDT_0_CLOCK_init+0xc>)
    4de2:	6953      	ldr	r3, [r2, #20]
    4de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4de8:	6153      	str	r3, [r2, #20]
    4dea:	4770      	bx	lr
    4dec:	40000800 	.word	0x40000800

00004df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
    4df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
    4df2:	4b04      	ldr	r3, [pc, #16]	; (4e04 <WDT_0_init+0x14>)
    4df4:	4798      	blx	r3
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);

	wdt->dev.hw = (void *)hw;
    4df6:	4804      	ldr	r0, [pc, #16]	; (4e08 <WDT_0_init+0x18>)
    4df8:	4b04      	ldr	r3, [pc, #16]	; (4e0c <WDT_0_init+0x1c>)
    4dfa:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
    4dfc:	4b04      	ldr	r3, [pc, #16]	; (4e10 <WDT_0_init+0x20>)
    4dfe:	4798      	blx	r3
    4e00:	bd08      	pop	{r3, pc}
    4e02:	bf00      	nop
    4e04:	00004de1 	.word	0x00004de1
    4e08:	200011d0 	.word	0x200011d0
    4e0c:	40002000 	.word	0x40002000
    4e10:	00010a69 	.word	0x00010a69

00004e14 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
    4e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    4e18:	4ba3      	ldr	r3, [pc, #652]	; (50a8 <system_init+0x294>)
    4e1a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4e1c:	4ba3      	ldr	r3, [pc, #652]	; (50ac <system_init+0x298>)
    4e1e:	2220      	movs	r2, #32
    4e20:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4e22:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e24:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4e28:	629a      	str	r2, [r3, #40]	; 0x28
    4e2a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    4e2e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4e30:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    4e34:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4e38:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4e3c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
    4e40:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e42:	4e9b      	ldr	r6, [pc, #620]	; (50b0 <system_init+0x29c>)
    4e44:	629e      	str	r6, [r3, #40]	; 0x28
    4e46:	499b      	ldr	r1, [pc, #620]	; (50b4 <system_init+0x2a0>)
    4e48:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4e4a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
    4e4e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
    4e52:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4e56:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
    4e5a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4e5e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4e62:	2180      	movs	r1, #128	; 0x80
    4e64:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e68:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4e6c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
    4e70:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    4e74:	4d90      	ldr	r5, [pc, #576]	; (50b8 <system_init+0x2a4>)
    4e76:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4e7a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
    4e7e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
    4e82:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4e86:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
    4e8a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4e8e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4e92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    4e96:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4e9a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4e9e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4ea2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    4ea6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4eaa:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
    4eae:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4eb2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4eb6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    4eba:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4ebe:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4ec2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
    4ec6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
    4eca:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4ece:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
    4ed2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4ed6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4eda:	f44f 4400 	mov.w	r4, #32768	; 0x8000
    4ede:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4ee2:	4c76      	ldr	r4, [pc, #472]	; (50bc <system_init+0x2a8>)
    4ee4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
    4ee8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4eec:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
    4ef0:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
    4ef4:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4ef8:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
    4efc:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f00:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4f04:	f44f 6400 	mov.w	r4, #2048	; 0x800
    4f08:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f0c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 514c <system_init+0x338>
    4f10:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
    4f14:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    4f1c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
    4f20:	f045 0504 	orr.w	r5, r5, #4
    4f24:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4f28:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f2c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f30:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f34:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4f38:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4f3c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f40:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
    4f44:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f48:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f4c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f50:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    4f54:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    4f58:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f5c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
    4f60:	4a57      	ldr	r2, [pc, #348]	; (50c0 <system_init+0x2ac>)
    4f62:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    4f66:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
    4f6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    4f6e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f72:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4f7a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4f7e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4f82:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4f86:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4f8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4f8e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4f92:	494c      	ldr	r1, [pc, #304]	; (50c4 <system_init+0x2b0>)
    4f94:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4f98:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
    4f9c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4fa0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4fa4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    4fa8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4fac:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4fb0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4fb4:	4944      	ldr	r1, [pc, #272]	; (50c8 <system_init+0x2b4>)
    4fb6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4fba:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
    4fbe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4fc2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4fc6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    4fca:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4fce:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    4fd2:	4a3e      	ldr	r2, [pc, #248]	; (50cc <system_init+0x2b8>)
    4fd4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    4fd8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
    4fdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    4fe0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
    4fe4:	4b3a      	ldr	r3, [pc, #232]	; (50d0 <system_init+0x2bc>)
    4fe6:	4798      	blx	r3
	ADC_1_init();
    4fe8:	4b3a      	ldr	r3, [pc, #232]	; (50d4 <system_init+0x2c0>)
    4fea:	4798      	blx	r3

	CRC_0_init();
    4fec:	4b3a      	ldr	r3, [pc, #232]	; (50d8 <system_init+0x2c4>)
    4fee:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    4ff0:	4b3a      	ldr	r3, [pc, #232]	; (50dc <system_init+0x2c8>)
    4ff2:	4798      	blx	r3

	FLASH_0_init();
    4ff4:	4b3a      	ldr	r3, [pc, #232]	; (50e0 <system_init+0x2cc>)
    4ff6:	4798      	blx	r3

	QSPI_INSTANCE_init();
    4ff8:	4b3a      	ldr	r3, [pc, #232]	; (50e4 <system_init+0x2d0>)
    4ffa:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    4ffc:	4c3a      	ldr	r4, [pc, #232]	; (50e8 <system_init+0x2d4>)
    4ffe:	6963      	ldr	r3, [r4, #20]
    5000:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    5004:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    5006:	4b39      	ldr	r3, [pc, #228]	; (50ec <system_init+0x2d8>)
    5008:	4798      	blx	r3
    500a:	4602      	mov	r2, r0
    500c:	4938      	ldr	r1, [pc, #224]	; (50f0 <system_init+0x2dc>)
    500e:	4839      	ldr	r0, [pc, #228]	; (50f4 <system_init+0x2e0>)
    5010:	4d39      	ldr	r5, [pc, #228]	; (50f8 <system_init+0x2e4>)
    5012:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    5014:	4b39      	ldr	r3, [pc, #228]	; (50fc <system_init+0x2e8>)
    5016:	4798      	blx	r3
	USART_NORTH_init();
    5018:	4b39      	ldr	r3, [pc, #228]	; (5100 <system_init+0x2ec>)
    501a:	4798      	blx	r3

	GRID_AUX_init();
    501c:	4b39      	ldr	r3, [pc, #228]	; (5104 <system_init+0x2f0>)
    501e:	4798      	blx	r3

	UI_SPI_init();
    5020:	4b39      	ldr	r3, [pc, #228]	; (5108 <system_init+0x2f4>)
    5022:	4798      	blx	r3
	USART_WEST_init();
    5024:	4b39      	ldr	r3, [pc, #228]	; (510c <system_init+0x2f8>)
    5026:	4798      	blx	r3

	SYS_I2C_init();
    5028:	4b39      	ldr	r3, [pc, #228]	; (5110 <system_init+0x2fc>)
    502a:	4798      	blx	r3
	USART_SOUTH_init();
    502c:	4b39      	ldr	r3, [pc, #228]	; (5114 <system_init+0x300>)
    502e:	4798      	blx	r3

	GRID_LED_init();
    5030:	4b39      	ldr	r3, [pc, #228]	; (5118 <system_init+0x304>)
    5032:	4798      	blx	r3

	delay_driver_init();
    5034:	4b39      	ldr	r3, [pc, #228]	; (511c <system_init+0x308>)
    5036:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    5038:	6963      	ldr	r3, [r4, #20]
    503a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    503e:	6163      	str	r3, [r4, #20]
    5040:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    5044:	f04f 0840 	mov.w	r8, #64	; 0x40
    5048:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    504c:	4e34      	ldr	r6, [pc, #208]	; (5120 <system_init+0x30c>)
    504e:	47b0      	blx	r6
    5050:	4602      	mov	r2, r0
    5052:	4934      	ldr	r1, [pc, #208]	; (5124 <system_init+0x310>)
    5054:	4834      	ldr	r0, [pc, #208]	; (5128 <system_init+0x314>)
    5056:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    5058:	6963      	ldr	r3, [r4, #20]
    505a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    505e:	6163      	str	r3, [r4, #20]
    5060:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    5064:	47b0      	blx	r6
    5066:	4602      	mov	r2, r0
    5068:	4930      	ldr	r1, [pc, #192]	; (512c <system_init+0x318>)
    506a:	4831      	ldr	r0, [pc, #196]	; (5130 <system_init+0x31c>)
    506c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    506e:	69a3      	ldr	r3, [r4, #24]
    5070:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    5074:	61a3      	str	r3, [r4, #24]
    5076:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    507a:	47b0      	blx	r6
    507c:	4602      	mov	r2, r0
    507e:	492d      	ldr	r1, [pc, #180]	; (5134 <system_init+0x320>)
    5080:	482d      	ldr	r0, [pc, #180]	; (5138 <system_init+0x324>)
    5082:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    5084:	69a3      	ldr	r3, [r4, #24]
    5086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    508a:	61a3      	str	r3, [r4, #24]
    508c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    5090:	47b0      	blx	r6
    5092:	4602      	mov	r2, r0
    5094:	4929      	ldr	r1, [pc, #164]	; (513c <system_init+0x328>)
    5096:	482a      	ldr	r0, [pc, #168]	; (5140 <system_init+0x32c>)
    5098:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    509a:	4b2a      	ldr	r3, [pc, #168]	; (5144 <system_init+0x330>)
    509c:	4798      	blx	r3

	WDT_0_init();
    509e:	4b2a      	ldr	r3, [pc, #168]	; (5148 <system_init+0x334>)
    50a0:	4798      	blx	r3
    50a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    50a6:	bf00      	nop
    50a8:	0000d739 	.word	0x0000d739
    50ac:	41008000 	.word	0x41008000
    50b0:	40020000 	.word	0x40020000
    50b4:	c0020020 	.word	0xc0020020
    50b8:	c0020000 	.word	0xc0020000
    50bc:	40028000 	.word	0x40028000
    50c0:	c0020004 	.word	0xc0020004
    50c4:	c0000008 	.word	0xc0000008
    50c8:	c0000010 	.word	0xc0000010
    50cc:	c0000020 	.word	0xc0000020
    50d0:	00004389 	.word	0x00004389
    50d4:	00004421 	.word	0x00004421
    50d8:	000044c5 	.word	0x000044c5
    50dc:	000044ed 	.word	0x000044ed
    50e0:	00004531 	.word	0x00004531
    50e4:	000046f9 	.word	0x000046f9
    50e8:	40000800 	.word	0x40000800
    50ec:	0000e14d 	.word	0x0000e14d
    50f0:	40002400 	.word	0x40002400
    50f4:	20001090 	.word	0x20001090
    50f8:	0000c8e1 	.word	0x0000c8e1
    50fc:	0000478d 	.word	0x0000478d
    5100:	00004831 	.word	0x00004831
    5104:	000048d5 	.word	0x000048d5
    5108:	000049e5 	.word	0x000049e5
    510c:	00004a79 	.word	0x00004a79
    5110:	00004b35 	.word	0x00004b35
    5114:	00004bc9 	.word	0x00004bc9
    5118:	00004cdd 	.word	0x00004cdd
    511c:	00004d05 	.word	0x00004d05
    5120:	0000f689 	.word	0x0000f689
    5124:	40003800 	.word	0x40003800
    5128:	20001374 	.word	0x20001374
    512c:	40003c00 	.word	0x40003c00
    5130:	20001268 	.word	0x20001268
    5134:	4101a000 	.word	0x4101a000
    5138:	200010b0 	.word	0x200010b0
    513c:	4101c000 	.word	0x4101c000
    5140:	20001354 	.word	0x20001354
    5144:	00004dc5 	.word	0x00004dc5
    5148:	00004df1 	.word	0x00004df1
    514c:	40020800 	.word	0x40020800

00005150 <grid_d51_init>:
	
}



void grid_d51_init(){
    5150:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t hwid = grid_sys_get_hwcfg();
    5152:	4b08      	ldr	r3, [pc, #32]	; (5174 <grid_d51_init+0x24>)
    5154:	4798      	blx	r3
	
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    5156:	4601      	mov	r1, r0
    5158:	4807      	ldr	r0, [pc, #28]	; (5178 <grid_d51_init+0x28>)
    515a:	4c08      	ldr	r4, [pc, #32]	; (517c <grid_d51_init+0x2c>)
    515c:	47a0      	blx	r4
	
	#ifdef NDEBUG		
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "USER ROW CHECK!");
	grid_d51_verify_user_row();
	#else
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    515e:	4d08      	ldr	r5, [pc, #32]	; (5180 <grid_d51_init+0x30>)
    5160:	4908      	ldr	r1, [pc, #32]	; (5184 <grid_d51_init+0x34>)
    5162:	4628      	mov	r0, r5
    5164:	47a0      	blx	r4
	{
	}
	
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    5166:	4908      	ldr	r1, [pc, #32]	; (5188 <grid_d51_init+0x38>)
    5168:	4628      	mov	r0, r5
    516a:	47a0      	blx	r4
	
	#ifdef HARDWARETEST
	
	#include "grid/grid_hardwaretest.h"
	
	grid_hardwaretest_main();
    516c:	4b07      	ldr	r3, [pc, #28]	; (518c <grid_d51_init+0x3c>)
    516e:	4798      	blx	r3
    5170:	e7fe      	b.n	5170 <grid_d51_init+0x20>
    5172:	bf00      	nop
    5174:	0000a2d5 	.word	0x0000a2d5
    5178:	00014488 	.word	0x00014488
    517c:	000130ad 	.word	0x000130ad
    5180:	000144c0 	.word	0x000144c0
    5184:	000144ac 	.word	0x000144ac
    5188:	000144e8 	.word	0x000144e8
    518c:	00005685 	.word	0x00005685

00005190 <grid_hardwaretest_led_test_init>:
		
	}

}

void grid_hardwaretest_led_test_init(struct grid_led_model* mod, uint8_t num){
    5190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5194:	b082      	sub	sp, #8
    5196:	4680      	mov	r8, r0
    5198:	460e      	mov	r6, r1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    519a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    519e:	4b0d      	ldr	r3, [pc, #52]	; (51d4 <grid_hardwaretest_led_test_init+0x44>)
    51a0:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	gpio_set_pin_level(UI_PWR_EN, true);
	
	grid_led_lowlevel_init(mod, num);
    51a4:	4b0c      	ldr	r3, [pc, #48]	; (51d8 <grid_hardwaretest_led_test_init+0x48>)
    51a6:	4798      	blx	r3
	
	for(uint8_t i=0; i<num; i++){
    51a8:	b176      	cbz	r6, 51c8 <grid_hardwaretest_led_test_init+0x38>
    51aa:	3e01      	subs	r6, #1
    51ac:	b2f6      	uxtb	r6, r6
    51ae:	3601      	adds	r6, #1
    51b0:	2400      	movs	r4, #0
		
		grid_led_lowlevel_set_color(mod, i, 0, 0, 0);
    51b2:	4625      	mov	r5, r4
    51b4:	4f09      	ldr	r7, [pc, #36]	; (51dc <grid_hardwaretest_led_test_init+0x4c>)
    51b6:	9500      	str	r5, [sp, #0]
    51b8:	462b      	mov	r3, r5
    51ba:	462a      	mov	r2, r5
    51bc:	4621      	mov	r1, r4
    51be:	4640      	mov	r0, r8
    51c0:	47b8      	blx	r7
    51c2:	3401      	adds	r4, #1
	for(uint8_t i=0; i<num; i++){
    51c4:	42b4      	cmp	r4, r6
    51c6:	d1f6      	bne.n	51b6 <grid_hardwaretest_led_test_init+0x26>
		
	}

	grid_led_hardware_transfer_done = 1;
    51c8:	2201      	movs	r2, #1
    51ca:	4b05      	ldr	r3, [pc, #20]	; (51e0 <grid_hardwaretest_led_test_init+0x50>)
    51cc:	701a      	strb	r2, [r3, #0]
}
    51ce:	b002      	add	sp, #8
    51d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    51d4:	41008000 	.word	0x41008000
    51d8:	000080f5 	.word	0x000080f5
    51dc:	00007d35 	.word	0x00007d35
    51e0:	200013a4 	.word	0x200013a4

000051e4 <grid_hardwaretest_led_test>:


void grid_hardwaretest_led_test(struct grid_led_model* mod, uint32_t loop){
    51e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    51e8:	b083      	sub	sp, #12
    51ea:	4605      	mov	r5, r0
		
		
	for(uint8_t i=0; i<mod->led_number; i++){
    51ec:	7843      	ldrb	r3, [r0, #1]
    51ee:	b333      	cbz	r3, 523e <grid_hardwaretest_led_test+0x5a>
	
		grid_led_lowlevel_set_color(mod, i, loop/10%128*(loop/1280%3==0), loop/10%128*(loop/1280%3==1), loop/10%128*(loop/1280%3==2));
    51f0:	4e18      	ldr	r6, [pc, #96]	; (5254 <grid_hardwaretest_led_test+0x70>)
    51f2:	fba6 3601 	umull	r3, r6, r6, r1
    51f6:	f3c6 07c6 	ubfx	r7, r6, #3, #7
    51fa:	0ab6      	lsrs	r6, r6, #10
    51fc:	4b16      	ldr	r3, [pc, #88]	; (5258 <grid_hardwaretest_led_test+0x74>)
    51fe:	fba3 2306 	umull	r2, r3, r3, r6
    5202:	085b      	lsrs	r3, r3, #1
    5204:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    5208:	1ab3      	subs	r3, r6, r2
    520a:	4296      	cmp	r6, r2
    520c:	bf0c      	ite	eq
    520e:	46b9      	moveq	r9, r7
    5210:	f04f 0900 	movne.w	r9, #0
    5214:	2b01      	cmp	r3, #1
    5216:	bf0c      	ite	eq
    5218:	46b8      	moveq	r8, r7
    521a:	f04f 0800 	movne.w	r8, #0
    521e:	2b02      	cmp	r3, #2
    5220:	bf18      	it	ne
    5222:	2700      	movne	r7, #0
    5224:	2400      	movs	r4, #0
    5226:	4e0d      	ldr	r6, [pc, #52]	; (525c <grid_hardwaretest_led_test+0x78>)
    5228:	9700      	str	r7, [sp, #0]
    522a:	4643      	mov	r3, r8
    522c:	464a      	mov	r2, r9
    522e:	4621      	mov	r1, r4
    5230:	4628      	mov	r0, r5
    5232:	47b0      	blx	r6
	for(uint8_t i=0; i<mod->led_number; i++){
    5234:	3401      	adds	r4, #1
    5236:	b2e4      	uxtb	r4, r4
    5238:	786b      	ldrb	r3, [r5, #1]
    523a:	42a3      	cmp	r3, r4
    523c:	d8f4      	bhi.n	5228 <grid_hardwaretest_led_test+0x44>
		
		
	//grid_led_render_all(mod);
		
		
	while(grid_led_lowlevel_hardware_is_transfer_completed(mod) != 1){
    523e:	4c08      	ldr	r4, [pc, #32]	; (5260 <grid_hardwaretest_led_test+0x7c>)
    5240:	4628      	mov	r0, r5
    5242:	47a0      	blx	r4
    5244:	2801      	cmp	r0, #1
    5246:	d1fb      	bne.n	5240 <grid_hardwaretest_led_test+0x5c>
			
	}
	grid_led_lowlevel_hardware_start_transfer(mod);
    5248:	4628      	mov	r0, r5
    524a:	4b06      	ldr	r3, [pc, #24]	; (5264 <grid_hardwaretest_led_test+0x80>)
    524c:	4798      	blx	r3
	
}
    524e:	b003      	add	sp, #12
    5250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5254:	cccccccd 	.word	0xcccccccd
    5258:	aaaaaaab 	.word	0xaaaaaaab
    525c:	00007d35 	.word	0x00007d35
    5260:	000082b1 	.word	0x000082b1
    5264:	00008285 	.word	0x00008285

00005268 <grid_hardwaretest_led_test_photo>:

void grid_hardwaretest_led_test_photo(struct grid_led_model* mod, uint32_t loop){
    5268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    526c:	b08b      	sub	sp, #44	; 0x2c
    526e:	4680      	mov	r8, r0

	uint8_t color_r[4] = {255, 127, 255, 0};
    5270:	22ff      	movs	r2, #255	; 0xff
    5272:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
    5276:	237f      	movs	r3, #127	; 0x7f
    5278:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    527c:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
    5280:	2100      	movs	r1, #0
    5282:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
	uint8_t color_g[4] = {0, 255, 127, 127};
    5286:	f88d 1020 	strb.w	r1, [sp, #32]
    528a:	f88d 2021 	strb.w	r2, [sp, #33]	; 0x21
    528e:	f88d 3022 	strb.w	r3, [sp, #34]	; 0x22
    5292:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
	uint8_t color_b[4] = {127, 127, 0, 255};
    5296:	f88d 301c 	strb.w	r3, [sp, #28]
    529a:	f88d 301d 	strb.w	r3, [sp, #29]
    529e:	f88d 101e 	strb.w	r1, [sp, #30]
    52a2:	f88d 201f 	strb.w	r2, [sp, #31]
	
	
	for(uint8_t i=0; i<mod->led_number; i++){
    52a6:	7843      	ldrb	r3, [r0, #1]
    52a8:	2b00      	cmp	r3, #0
    52aa:	d067      	beq.n	537c <grid_hardwaretest_led_test_photo+0x114>
    52ac:	468a      	mov	sl, r1
		
		uint8_t intensity = (rand()%255)*(rand()%255)/256.0/2;
    52ae:	f8df 9108 	ldr.w	r9, [pc, #264]	; 53b8 <grid_hardwaretest_led_test_photo+0x150>
    52b2:	47c8      	blx	r9
    52b4:	4604      	mov	r4, r0
    52b6:	47c8      	blx	r9
    52b8:	4b36      	ldr	r3, [pc, #216]	; (5394 <grid_hardwaretest_led_test_photo+0x12c>)
    52ba:	fb83 1204 	smull	r1, r2, r3, r4
    52be:	1911      	adds	r1, r2, r4
    52c0:	17e2      	asrs	r2, r4, #31
    52c2:	ebc2 12e1 	rsb	r2, r2, r1, asr #7
    52c6:	ebc2 2202 	rsb	r2, r2, r2, lsl #8
    52ca:	1aa4      	subs	r4, r4, r2
    52cc:	fb83 2300 	smull	r2, r3, r3, r0
    52d0:	181a      	adds	r2, r3, r0
    52d2:	17c3      	asrs	r3, r0, #31
    52d4:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
    52d8:	ebc3 2303 	rsb	r3, r3, r3, lsl #8
    52dc:	1ac0      	subs	r0, r0, r3
    52de:	4e2e      	ldr	r6, [pc, #184]	; (5398 <grid_hardwaretest_led_test_photo+0x130>)
    52e0:	fb00 f004 	mul.w	r0, r0, r4
    52e4:	47b0      	blx	r6
    52e6:	4d2d      	ldr	r5, [pc, #180]	; (539c <grid_hardwaretest_led_test_photo+0x134>)
    52e8:	2200      	movs	r2, #0
    52ea:	4b2d      	ldr	r3, [pc, #180]	; (53a0 <grid_hardwaretest_led_test_photo+0x138>)
    52ec:	47a8      	blx	r5
    52ee:	2200      	movs	r2, #0
    52f0:	4b2c      	ldr	r3, [pc, #176]	; (53a4 <grid_hardwaretest_led_test_photo+0x13c>)
    52f2:	47a8      	blx	r5
    52f4:	4f2c      	ldr	r7, [pc, #176]	; (53a8 <grid_hardwaretest_led_test_photo+0x140>)
    52f6:	47b8      	blx	r7
    52f8:	b2c0      	uxtb	r0, r0
    52fa:	2805      	cmp	r0, #5
    52fc:	bf38      	it	cc
    52fe:	2005      	movcc	r0, #5
			intensity = 250;
		}
		
		uint8_t group = (i+4)%4;
		
		grid_led_lowlevel_set_color(mod, i, intensity/256.0*color_r[group], intensity/256.0*color_g[group], intensity/256.0*color_b[group]);
    5300:	28fa      	cmp	r0, #250	; 0xfa
    5302:	bf28      	it	cs
    5304:	20fa      	movcs	r0, #250	; 0xfa
    5306:	47b0      	blx	r6
    5308:	2200      	movs	r2, #0
    530a:	4b25      	ldr	r3, [pc, #148]	; (53a0 <grid_hardwaretest_led_test_photo+0x138>)
    530c:	47a8      	blx	r5
    530e:	e9cd 0102 	strd	r0, r1, [sp, #8]
		uint8_t group = (i+4)%4;
    5312:	f10a 0404 	add.w	r4, sl, #4
    5316:	4263      	negs	r3, r4
    5318:	f004 0403 	and.w	r4, r4, #3
    531c:	f003 0303 	and.w	r3, r3, #3
    5320:	bf58      	it	pl
    5322:	425c      	negpl	r4, r3
		grid_led_lowlevel_set_color(mod, i, intensity/256.0*color_r[group], intensity/256.0*color_g[group], intensity/256.0*color_b[group]);
    5324:	ab0a      	add	r3, sp, #40	; 0x28
    5326:	fa53 f484 	uxtab	r4, r3, r4
    532a:	f814 0c08 	ldrb.w	r0, [r4, #-8]
    532e:	47b0      	blx	r6
    5330:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5334:	47a8      	blx	r5
    5336:	47b8      	blx	r7
    5338:	fa1f fb80 	uxth.w	fp, r0
    533c:	f814 0c04 	ldrb.w	r0, [r4, #-4]
    5340:	47b0      	blx	r6
    5342:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5346:	47a8      	blx	r5
    5348:	47b8      	blx	r7
    534a:	b283      	uxth	r3, r0
    534c:	9305      	str	r3, [sp, #20]
    534e:	f814 0c0c 	ldrb.w	r0, [r4, #-12]
    5352:	47b0      	blx	r6
    5354:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    5358:	47a8      	blx	r5
    535a:	47b8      	blx	r7
    535c:	b280      	uxth	r0, r0
    535e:	9000      	str	r0, [sp, #0]
    5360:	465b      	mov	r3, fp
    5362:	9a05      	ldr	r2, [sp, #20]
    5364:	4651      	mov	r1, sl
    5366:	4640      	mov	r0, r8
    5368:	4c10      	ldr	r4, [pc, #64]	; (53ac <grid_hardwaretest_led_test_photo+0x144>)
    536a:	47a0      	blx	r4
	for(uint8_t i=0; i<mod->led_number; i++){
    536c:	f10a 0a01 	add.w	sl, sl, #1
    5370:	fa5f fa8a 	uxtb.w	sl, sl
    5374:	f898 3001 	ldrb.w	r3, [r8, #1]
    5378:	4553      	cmp	r3, sl
    537a:	d89a      	bhi.n	52b2 <grid_hardwaretest_led_test_photo+0x4a>
	
	
	//grid_led_render_all(mod);
	
	
	while(grid_led_lowlevel_hardware_is_transfer_completed(mod) != 1){
    537c:	4c0c      	ldr	r4, [pc, #48]	; (53b0 <grid_hardwaretest_led_test_photo+0x148>)
    537e:	4640      	mov	r0, r8
    5380:	47a0      	blx	r4
    5382:	2801      	cmp	r0, #1
    5384:	d1fb      	bne.n	537e <grid_hardwaretest_led_test_photo+0x116>
		
	}
	grid_led_lowlevel_hardware_start_transfer(mod);
    5386:	4640      	mov	r0, r8
    5388:	4b0a      	ldr	r3, [pc, #40]	; (53b4 <grid_hardwaretest_led_test_photo+0x14c>)
    538a:	4798      	blx	r3
	
}
    538c:	b00b      	add	sp, #44	; 0x2c
    538e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5392:	bf00      	nop
    5394:	80808081 	.word	0x80808081
    5398:	000129a5 	.word	0x000129a5
    539c:	00012a71 	.word	0x00012a71
    53a0:	3f700000 	.word	0x3f700000
    53a4:	3fe00000 	.word	0x3fe00000
    53a8:	00012e95 	.word	0x00012e95
    53ac:	00007d35 	.word	0x00007d35
    53b0:	000082b1 	.word	0x000082b1
    53b4:	00008285 	.word	0x00008285
    53b8:	000131a5 	.word	0x000131a5

000053bc <grid_hardwaretest_port_test>:


void grid_hardwaretest_port_test(uint32_t loop){
    53bc:	b410      	push	{r4}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    53be:	4baa      	ldr	r3, [pc, #680]	; (5668 <grid_hardwaretest_port_test+0x2ac>)
    53c0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    53c4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    53c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    53cc:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    53d0:	4aa6      	ldr	r2, [pc, #664]	; (566c <grid_hardwaretest_port_test+0x2b0>)
    53d2:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    53d6:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
    53da:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    53de:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    53e2:	2280      	movs	r2, #128	; 0x80
    53e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    53e8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    53ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
    53f0:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    53f4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    53f8:	f893 40c7 	ldrb.w	r4, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
    53fc:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    5400:	f883 40c7 	strb.w	r4, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    5404:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
    5408:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    540c:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    5410:	4c97      	ldr	r4, [pc, #604]	; (5670 <grid_hardwaretest_port_test+0x2b4>)
    5412:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    5416:	f893 415b 	ldrb.w	r4, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
    541a:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    541e:	f883 415b 	strb.w	r4, [r3, #347]	; 0x15b
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    5422:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
    5426:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    542a:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    542e:	4c91      	ldr	r4, [pc, #580]	; (5674 <grid_hardwaretest_port_test+0x2b8>)
    5430:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    5434:	f893 415c 	ldrb.w	r4, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
    5438:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    543c:	f883 415c 	strb.w	r4, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    5440:	f44f 3400 	mov.w	r4, #131072	; 0x20000
    5444:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    5448:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    544c:	4c8a      	ldr	r4, [pc, #552]	; (5678 <grid_hardwaretest_port_test+0x2bc>)
    544e:	f8c3 4128 	str.w	r4, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    5452:	f893 4151 	ldrb.w	r4, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
    5456:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    545a:	f883 4151 	strb.w	r4, [r3, #337]	; 0x151
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    545e:	f44f 3480 	mov.w	r4, #65536	; 0x10000
    5462:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    5466:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    546a:	4984      	ldr	r1, [pc, #528]	; (567c <grid_hardwaretest_port_test+0x2c0>)
    546c:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    5470:	f893 1150 	ldrb.w	r1, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
    5474:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    5478:	f883 1150 	strb.w	r1, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    547c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    5480:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    5484:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    5488:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    548c:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    5490:	f893 114d 	ldrb.w	r1, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
    5494:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    5498:	f883 114d 	strb.w	r1, [r3, #333]	; 0x14d
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    549c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    54a0:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    54a4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    54a8:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    54ac:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    54b0:	f893 114c 	ldrb.w	r1, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
    54b4:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    54b8:	f883 114c 	strb.w	r1, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    54bc:	f44f 7180 	mov.w	r1, #256	; 0x100
    54c0:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    54c4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    54c8:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    54cc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    54d0:	f893 10c8 	ldrb.w	r1, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
    54d4:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    54d8:	f883 10c8 	strb.w	r1, [r3, #200]	; 0xc8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    54dc:	f44f 7100 	mov.w	r1, #512	; 0x200
    54e0:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    54e4:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    54e8:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    54ec:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    54f0:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
    54f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    54f8:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	gpio_set_pin_direction(PB09, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(PB09, GPIO_PIN_FUNCTION_OFF);
			

		
	if (loop%1000 == 0){
    54fc:	4b60      	ldr	r3, [pc, #384]	; (5680 <grid_hardwaretest_port_test+0x2c4>)
    54fe:	fba3 2300 	umull	r2, r3, r3, r0
    5502:	099b      	lsrs	r3, r3, #6
    5504:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5508:	fb02 0313 	mls	r3, r2, r3, r0
    550c:	2b00      	cmp	r3, #0
    550e:	d154      	bne.n	55ba <grid_hardwaretest_port_test+0x1fe>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5510:	4a55      	ldr	r2, [pc, #340]	; (5668 <grid_hardwaretest_port_test+0x2ac>)
    5512:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    5516:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
    551a:	2180      	movs	r1, #128	; 0x80
    551c:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
    5520:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    5524:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
    5528:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    552c:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
    5530:	f44f 3100 	mov.w	r1, #131072	; 0x20000
    5534:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
    5538:	f8c2 4114 	str.w	r4, [r2, #276]	; 0x114
    553c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    5540:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
    5544:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    5548:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
    554c:	f44f 7180 	mov.w	r1, #256	; 0x100
    5550:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
    5554:	f44f 7100 	mov.w	r1, #512	; 0x200
    5558:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
			
		gpio_set_pin_level(PB08, true);
		gpio_set_pin_level(PB09, true);
			
	}
	if (loop%1000 == 750){
    555c:	f240 22ee 	movw	r2, #750	; 0x2ee
    5560:	4293      	cmp	r3, r2
    5562:	d127      	bne.n	55b4 <grid_hardwaretest_port_test+0x1f8>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5564:	4b40      	ldr	r3, [pc, #256]	; (5668 <grid_hardwaretest_port_test+0x2ac>)
    5566:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    556a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    556e:	2280      	movs	r2, #128	; 0x80
    5570:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5574:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    5578:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    557c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5580:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    5584:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    5588:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    558c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5590:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    5594:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    5598:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    559c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    55a0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    55a4:	f44f 7280 	mov.w	r2, #256	; 0x100
    55a8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    55ac:	f44f 7200 	mov.w	r2, #512	; 0x200
    55b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	}
		

	
	
}
    55b4:	f85d 4b04 	ldr.w	r4, [sp], #4
    55b8:	4770      	bx	lr
	if (loop%1000 == 250){
    55ba:	2bfa      	cmp	r3, #250	; 0xfa
    55bc:	d128      	bne.n	5610 <grid_hardwaretest_port_test+0x254>
    55be:	4b2a      	ldr	r3, [pc, #168]	; (5668 <grid_hardwaretest_port_test+0x2ac>)
    55c0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    55c4:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    55c8:	2280      	movs	r2, #128	; 0x80
    55ca:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    55ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    55d2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    55d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    55da:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    55de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    55e2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    55e6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    55ea:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    55ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    55f2:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    55f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    55fa:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    55fe:	f44f 7280 	mov.w	r2, #256	; 0x100
    5602:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    5606:	f44f 7200 	mov.w	r2, #512	; 0x200
    560a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    560e:	e7d1      	b.n	55b4 <grid_hardwaretest_port_test+0x1f8>
	if (loop%1000 == 500){
    5610:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
    5614:	d1a2      	bne.n	555c <grid_hardwaretest_port_test+0x1a0>
    5616:	4b14      	ldr	r3, [pc, #80]	; (5668 <grid_hardwaretest_port_test+0x2ac>)
    5618:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    561c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    5620:	2280      	movs	r2, #128	; 0x80
    5622:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    5626:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
    562a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    562e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5632:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    5636:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    563a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    563e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    5642:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    5646:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    564a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    564e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    5652:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    5656:	f44f 7280 	mov.w	r2, #256	; 0x100
    565a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    565e:	f44f 7200 	mov.w	r2, #512	; 0x200
    5662:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    5666:	e7a5      	b.n	55b4 <grid_hardwaretest_port_test+0x1f8>
    5668:	41008000 	.word	0x41008000
    566c:	c0000004 	.word	0xc0000004
    5670:	c0000800 	.word	0xc0000800
    5674:	c0001000 	.word	0xc0001000
    5678:	c0000002 	.word	0xc0000002
    567c:	c0000001 	.word	0xc0000001
    5680:	10624dd3 	.word	0x10624dd3

00005684 <grid_hardwaretest_main>:
void grid_hardwaretest_main(){
    5684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5688:	b083      	sub	sp, #12
	printf("Hardware Test Init");
    568a:	482f      	ldr	r0, [pc, #188]	; (5748 <grid_hardwaretest_main+0xc4>)
    568c:	4b2f      	ldr	r3, [pc, #188]	; (574c <grid_hardwaretest_main+0xc8>)
    568e:	4798      	blx	r3
	grid_hardwaretest_led_test_init(&grid_led_state, 16);
    5690:	2110      	movs	r1, #16
    5692:	482f      	ldr	r0, [pc, #188]	; (5750 <grid_hardwaretest_main+0xcc>)
    5694:	4b2f      	ldr	r3, [pc, #188]	; (5754 <grid_hardwaretest_main+0xd0>)
    5696:	4798      	blx	r3
	uint8_t mode_changed = 1;
    5698:	f04f 0801 	mov.w	r8, #1
	uint8_t button_last = 1;
    569c:	46c2      	mov	sl, r8
	uint8_t testmode = 1;
    569e:	4645      	mov	r5, r8
	uint32_t counter = 0;
    56a0:	2600      	movs	r6, #0
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    56a2:	f8df b0cc 	ldr.w	fp, [pc, #204]	; 5770 <grid_hardwaretest_main+0xec>
				grid_hardwaretest_led_test_photo(&grid_led_state, counter);
    56a6:	4f2c      	ldr	r7, [pc, #176]	; (5758 <grid_hardwaretest_main+0xd4>)
    56a8:	e028      	b.n	56fc <grid_hardwaretest_main+0x78>
			button_last = 1;
    56aa:	f04f 0a01 	mov.w	sl, #1
		if (testmode == 0){
    56ae:	2d00      	cmp	r5, #0
    56b0:	d140      	bne.n	5734 <grid_hardwaretest_main+0xb0>
			if (mode_changed){
    56b2:	f1b8 0f00 	cmp.w	r8, #0
    56b6:	d101      	bne.n	56bc <grid_hardwaretest_main+0x38>
    56b8:	4645      	mov	r5, r8
    56ba:	e019      	b.n	56f0 <grid_hardwaretest_main+0x6c>
				grid_hardwaretest_led_test_photo(&grid_led_state, counter);
    56bc:	4c24      	ldr	r4, [pc, #144]	; (5750 <grid_hardwaretest_main+0xcc>)
    56be:	4631      	mov	r1, r6
    56c0:	4620      	mov	r0, r4
    56c2:	47b8      	blx	r7
				grid_hardwaretest_led_test_photo(&grid_led_state, counter);
    56c4:	4631      	mov	r1, r6
    56c6:	4620      	mov	r0, r4
    56c8:	47b8      	blx	r7
				for (uint8_t i=0; i<grid_sys_get_hwcfg()/4; i++){
    56ca:	2500      	movs	r5, #0
    56cc:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 5774 <grid_hardwaretest_main+0xf0>
					grid_hardwaretest_led_test_photo(&grid_led_state, counter);
    56d0:	46a0      	mov	r8, r4
				for (uint8_t i=0; i<grid_sys_get_hwcfg()/4; i++){
    56d2:	e005      	b.n	56e0 <grid_hardwaretest_main+0x5c>
					grid_hardwaretest_led_test_photo(&grid_led_state, counter);
    56d4:	4631      	mov	r1, r6
    56d6:	4640      	mov	r0, r8
    56d8:	47b8      	blx	r7
					grid_hardwaretest_led_test_photo(&grid_led_state, counter);
    56da:	4631      	mov	r1, r6
    56dc:	4640      	mov	r0, r8
    56de:	47b8      	blx	r7
    56e0:	b2ec      	uxtb	r4, r5
				for (uint8_t i=0; i<grid_sys_get_hwcfg()/4; i++){
    56e2:	47c8      	blx	r9
    56e4:	ebb4 0f90 	cmp.w	r4, r0, lsr #2
    56e8:	f105 0501 	add.w	r5, r5, #1
    56ec:	d3f2      	bcc.n	56d4 <grid_hardwaretest_main+0x50>
    56ee:	2500      	movs	r5, #0
		delay_ms(1);
    56f0:	2001      	movs	r0, #1
    56f2:	4b1a      	ldr	r3, [pc, #104]	; (575c <grid_hardwaretest_main+0xd8>)
    56f4:	4798      	blx	r3
		counter++;			
    56f6:	3601      	adds	r6, #1
		mode_changed = 0;	
    56f8:	f04f 0800 	mov.w	r8, #0
    56fc:	a801      	add	r0, sp, #4
    56fe:	47d8      	blx	fp
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    5700:	4b17      	ldr	r3, [pc, #92]	; (5760 <grid_hardwaretest_main+0xdc>)
    5702:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    5706:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    570a:	f8d3 4110 	ldr.w	r4, [r3, #272]	; 0x110

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    570e:	4054      	eors	r4, r2
    5710:	400c      	ands	r4, r1
    5712:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    5714:	a801      	add	r0, sp, #4
    5716:	4b13      	ldr	r3, [pc, #76]	; (5764 <grid_hardwaretest_main+0xe0>)
    5718:	4798      	blx	r3
		if (gpio_get_pin_level(MAP_MODE) == 0){
    571a:	f414 6f00 	tst.w	r4, #2048	; 0x800
    571e:	d1c4      	bne.n	56aa <grid_hardwaretest_main+0x26>
			if (button_last == 1){
    5720:	f1ba 0f00 	cmp.w	sl, #0
    5724:	d0c3      	beq.n	56ae <grid_hardwaretest_main+0x2a>
				testmode++;
    5726:	f105 0a01 	add.w	sl, r5, #1
		if (testmode == 0){
    572a:	f01a 0a01 	ands.w	sl, sl, #1
    572e:	d0c5      	beq.n	56bc <grid_hardwaretest_main+0x38>
				button_last=0;
    5730:	f04f 0a00 	mov.w	sl, #0
			grid_hardwaretest_port_test(counter);
    5734:	4630      	mov	r0, r6
    5736:	4b0c      	ldr	r3, [pc, #48]	; (5768 <grid_hardwaretest_main+0xe4>)
    5738:	4798      	blx	r3
			grid_hardwaretest_led_test(&grid_led_state, counter);	
    573a:	4631      	mov	r1, r6
    573c:	4804      	ldr	r0, [pc, #16]	; (5750 <grid_hardwaretest_main+0xcc>)
    573e:	4b0b      	ldr	r3, [pc, #44]	; (576c <grid_hardwaretest_main+0xe8>)
    5740:	4798      	blx	r3
    5742:	2501      	movs	r5, #1
    5744:	e7d4      	b.n	56f0 <grid_hardwaretest_main+0x6c>
    5746:	bf00      	nop
    5748:	0001457c 	.word	0x0001457c
    574c:	000130ad 	.word	0x000130ad
    5750:	20013efc 	.word	0x20013efc
    5754:	00005191 	.word	0x00005191
    5758:	00005269 	.word	0x00005269
    575c:	0000c259 	.word	0x0000c259
    5760:	41008000 	.word	0x41008000
    5764:	0000c20b 	.word	0x0000c20b
    5768:	000053bd 	.word	0x000053bd
    576c:	000051e5 	.word	0x000051e5
    5770:	0000c1fd 	.word	0x0000c1fd
    5774:	0000a2d5 	.word	0x0000a2d5

00005778 <grid_msg_header_set_len>:

#include "grid_msg.h"


// ======================= GRID MSG LEN ======================//
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    5778:	b510      	push	{r4, lr}
    577a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    577c:	ab04      	add	r3, sp, #16
    577e:	2200      	movs	r2, #0
    5780:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    5784:	9300      	str	r3, [sp, #0]
    5786:	460b      	mov	r3, r1
    5788:	2202      	movs	r2, #2
    578a:	4611      	mov	r1, r2
    578c:	4c01      	ldr	r4, [pc, #4]	; (5794 <grid_msg_header_set_len+0x1c>)
    578e:	47a0      	blx	r4
	
}
    5790:	b004      	add	sp, #16
    5792:	bd10      	pop	{r4, pc}
    5794:	0000a429 	.word	0x0000a429

00005798 <grid_msg_header_set_id>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, &error);
}

// ======================= GRID MSG ID ======================//
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    5798:	b510      	push	{r4, lr}
    579a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    579c:	ab04      	add	r3, sp, #16
    579e:	2200      	movs	r2, #0
    57a0:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    57a4:	9300      	str	r3, [sp, #0]
    57a6:	460b      	mov	r3, r1
    57a8:	2202      	movs	r2, #2
    57aa:	2104      	movs	r1, #4
    57ac:	4c01      	ldr	r4, [pc, #4]	; (57b4 <grid_msg_header_set_id+0x1c>)
    57ae:	47a0      	blx	r4
	
}
    57b0:	b004      	add	sp, #16
    57b2:	bd10      	pop	{r4, pc}
    57b4:	0000a429 	.word	0x0000a429

000057b8 <grid_msg_header_set_dx>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
}

// ======================= GRID MSG DX ======================//
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    57b8:	b510      	push	{r4, lr}
    57ba:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    57bc:	ab04      	add	r3, sp, #16
    57be:	2200      	movs	r2, #0
    57c0:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    57c4:	9300      	str	r3, [sp, #0]
    57c6:	460b      	mov	r3, r1
    57c8:	2202      	movs	r2, #2
    57ca:	2106      	movs	r1, #6
    57cc:	4c01      	ldr	r4, [pc, #4]	; (57d4 <grid_msg_header_set_dx+0x1c>)
    57ce:	47a0      	blx	r4
	
}
    57d0:	b004      	add	sp, #16
    57d2:	bd10      	pop	{r4, pc}
    57d4:	0000a429 	.word	0x0000a429

000057d8 <grid_msg_header_get_dx>:


uint8_t grid_msg_header_get_dx(struct grid_msg* msg){
    57d8:	b510      	push	{r4, lr}
    57da:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    57dc:	ab02      	add	r3, sp, #8
    57de:	2200      	movs	r2, #0
    57e0:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    57e4:	2202      	movs	r2, #2
    57e6:	2106      	movs	r1, #6
    57e8:	4c02      	ldr	r4, [pc, #8]	; (57f4 <grid_msg_header_get_dx+0x1c>)
    57ea:	47a0      	blx	r4
}
    57ec:	b2c0      	uxtb	r0, r0
    57ee:	b002      	add	sp, #8
    57f0:	bd10      	pop	{r4, pc}
    57f2:	bf00      	nop
    57f4:	0000a415 	.word	0x0000a415

000057f8 <grid_msg_header_set_dy>:

// ======================= GRID MSG DY ======================//
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    57f8:	b510      	push	{r4, lr}
    57fa:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    57fc:	ab04      	add	r3, sp, #16
    57fe:	2200      	movs	r2, #0
    5800:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    5804:	9300      	str	r3, [sp, #0]
    5806:	460b      	mov	r3, r1
    5808:	2202      	movs	r2, #2
    580a:	2108      	movs	r1, #8
    580c:	4c01      	ldr	r4, [pc, #4]	; (5814 <grid_msg_header_set_dy+0x1c>)
    580e:	47a0      	blx	r4
	
}
    5810:	b004      	add	sp, #16
    5812:	bd10      	pop	{r4, pc}
    5814:	0000a429 	.word	0x0000a429

00005818 <grid_msg_header_get_dy>:


uint8_t grid_msg_header_get_dy(struct grid_msg* msg){
    5818:	b510      	push	{r4, lr}
    581a:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    581c:	ab02      	add	r3, sp, #8
    581e:	2200      	movs	r2, #0
    5820:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5824:	2202      	movs	r2, #2
    5826:	2108      	movs	r1, #8
    5828:	4c02      	ldr	r4, [pc, #8]	; (5834 <grid_msg_header_get_dy+0x1c>)
    582a:	47a0      	blx	r4
}
    582c:	b2c0      	uxtb	r0, r0
    582e:	b002      	add	sp, #8
    5830:	bd10      	pop	{r4, pc}
    5832:	bf00      	nop
    5834:	0000a415 	.word	0x0000a415

00005838 <grid_msg_header_set_rot>:

// ======================= GRID MSG ROT ======================//
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    5838:	b510      	push	{r4, lr}
    583a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    583c:	ab04      	add	r3, sp, #16
    583e:	2200      	movs	r2, #0
    5840:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    5844:	9300      	str	r3, [sp, #0]
    5846:	460b      	mov	r3, r1
    5848:	2202      	movs	r2, #2
    584a:	210c      	movs	r1, #12
    584c:	4c01      	ldr	r4, [pc, #4]	; (5854 <grid_msg_header_set_rot+0x1c>)
    584e:	47a0      	blx	r4
	
}
    5850:	b004      	add	sp, #16
    5852:	bd10      	pop	{r4, pc}
    5854:	0000a429 	.word	0x0000a429

00005858 <grid_msg_header_set_age>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
}

// ======================= GRID MSG AGE ======================//
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    5858:	b510      	push	{r4, lr}
    585a:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    585c:	ab04      	add	r3, sp, #16
    585e:	2200      	movs	r2, #0
    5860:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    5864:	9300      	str	r3, [sp, #0]
    5866:	460b      	mov	r3, r1
    5868:	2202      	movs	r2, #2
    586a:	210a      	movs	r1, #10
    586c:	4c01      	ldr	r4, [pc, #4]	; (5874 <grid_msg_header_set_age+0x1c>)
    586e:	47a0      	blx	r4
	
}
    5870:	b004      	add	sp, #16
    5872:	bd10      	pop	{r4, pc}
    5874:	0000a429 	.word	0x0000a429

00005878 <grid_msg_packet_get_length>:
}

// ======================= MSG GET PACKET LENGTH ======================//
uint32_t grid_msg_packet_get_length(struct grid_msg* msg){
	
	return (msg->header_length + msg->body_length + msg->footer_length);
    5878:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    587c:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    5880:	4413      	add	r3, r2
    5882:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
}
    5886:	4418      	add	r0, r3
    5888:	4770      	bx	lr

0000588a <grid_msg_body_get_length>:

// ======================= MSG GET BODY LENGTH ======================//
uint32_t grid_msg_body_get_length(struct grid_msg* msg){
	
	return (msg->body_length);
}
    588a:	f8d0 0194 	ldr.w	r0, [r0, #404]	; 0x194
    588e:	4770      	bx	lr

00005890 <grid_msg_body_append_text>:
	
	return (msg->footer_length);
}


void	grid_msg_body_append_text(struct grid_msg* msg, uint8_t* str, uint32_t len){
    5890:	b430      	push	{r4, r5}

	
	for(uint32_t i=0; i<len; i++){
    5892:	4615      	mov	r5, r2
    5894:	b162      	cbz	r2, 58b0 <grid_msg_body_append_text+0x20>
    5896:	1e4b      	subs	r3, r1, #1
    5898:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    589c:	3213      	adds	r2, #19
    589e:	4402      	add	r2, r0
    58a0:	1e6c      	subs	r4, r5, #1
    58a2:	4421      	add	r1, r4
		
		msg->body[msg->body_length + i] = str[i];
    58a4:	f813 4f01 	ldrb.w	r4, [r3, #1]!
    58a8:	f802 4f01 	strb.w	r4, [r2, #1]!
	for(uint32_t i=0; i<len; i++){
    58ac:	428b      	cmp	r3, r1
    58ae:	d1f9      	bne.n	58a4 <grid_msg_body_append_text+0x14>
	}
	
	msg->body_length += len;
    58b0:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    58b4:	442b      	add	r3, r5
    58b6:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    58ba:	bc30      	pop	{r4, r5}
    58bc:	4770      	bx	lr

000058be <grid_msg_body_append_text_escaped>:

void	grid_msg_body_append_text_escaped(struct grid_msg* msg, uint8_t* str, uint32_t len){
    58be:	b5f0      	push	{r4, r5, r6, r7, lr}
	
	for(uint32_t i=0; i<len; i++){
    58c0:	4617      	mov	r7, r2
    58c2:	b1fa      	cbz	r2, 5904 <grid_msg_body_append_text_escaped+0x46>
    58c4:	460c      	mov	r4, r1
    58c6:	188a      	adds	r2, r1, r2
		
		if (str[i] == GRID_CONST_STX){
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
		}
		else if (str[i] == GRID_CONST_ETX){
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    58c8:	f04f 0e83 	mov.w	lr, #131	; 0x83
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    58cc:	2682      	movs	r6, #130	; 0x82
    58ce:	e006      	b.n	58de <grid_msg_body_append_text_escaped+0x20>
    58d0:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194
    58d4:	4403      	add	r3, r0
    58d6:	442b      	add	r3, r5
    58d8:	751e      	strb	r6, [r3, #20]
	for(uint32_t i=0; i<len; i++){
    58da:	4291      	cmp	r1, r2
    58dc:	d012      	beq.n	5904 <grid_msg_body_append_text_escaped+0x46>
    58de:	1b0b      	subs	r3, r1, r4
		if (str[i] == GRID_CONST_STX){
    58e0:	f811 cb01 	ldrb.w	ip, [r1], #1
    58e4:	f1bc 0f02 	cmp.w	ip, #2
    58e8:	d0f2      	beq.n	58d0 <grid_msg_body_append_text_escaped+0x12>
		else if (str[i] == GRID_CONST_ETX){
    58ea:	f1bc 0f03 	cmp.w	ip, #3
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    58ee:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194
    58f2:	4403      	add	r3, r0
    58f4:	bf07      	ittee	eq
    58f6:	18ed      	addeq	r5, r5, r3
    58f8:	f885 e014 	strbeq.w	lr, [r5, #20]
		}		
		else{
			
			msg->body[msg->body_length + i] = str[i];
    58fc:	195b      	addne	r3, r3, r5
    58fe:	f883 c014 	strbne.w	ip, [r3, #20]
    5902:	e7ea      	b.n	58da <grid_msg_body_append_text_escaped+0x1c>
		}
		
	}
	
	msg->body_length += len;
    5904:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    5908:	441f      	add	r7, r3
    590a:	f8c0 7194 	str.w	r7, [r0, #404]	; 0x194
    590e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005910 <grid_msg_text_get_parameter>:

}


uint32_t grid_msg_text_get_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length){
    5910:	b510      	push	{r4, lr}
	
	uint8_t error;
	
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    5912:	3114      	adds	r1, #20
    5914:	188c      	adds	r4, r1, r2
    5916:	2200      	movs	r2, #0
    5918:	4619      	mov	r1, r3
    591a:	4420      	add	r0, r4
    591c:	4b01      	ldr	r3, [pc, #4]	; (5924 <grid_msg_text_get_parameter+0x14>)
    591e:	4798      	blx	r3
	
}
    5920:	bd10      	pop	{r4, pc}
    5922:	bf00      	nop
    5924:	0000a231 	.word	0x0000a231

00005928 <grid_msg_text_set_parameter>:

void grid_msg_text_set_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length, uint32_t value){
    5928:	b510      	push	{r4, lr}
	
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    592a:	3114      	adds	r1, #20
    592c:	188c      	adds	r4, r1, r2
    592e:	9a02      	ldr	r2, [sp, #8]
    5930:	4619      	mov	r1, r3
    5932:	4420      	add	r0, r4
    5934:	4b01      	ldr	r3, [pc, #4]	; (593c <grid_msg_text_set_parameter+0x14>)
    5936:	4798      	blx	r3
    5938:	bd10      	pop	{r4, pc}
    593a:	bf00      	nop
    593c:	0000a271 	.word	0x0000a271

00005940 <grid_msg_init>:


// ======================= GRID MSG INIT ======================//
void	grid_msg_init(struct grid_msg* msg){
	
	msg->header_length = 0;
    5940:	2300      	movs	r3, #0
    5942:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
	msg->body_length = 0;
    5946:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
	msg->footer_length = 0;
    594a:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    594e:	1e43      	subs	r3, r0, #1
    5950:	f100 0113 	add.w	r1, r0, #19
	
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
	{
		msg->header[i] = 0;
    5954:	2200      	movs	r2, #0
    5956:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    595a:	428b      	cmp	r3, r1
    595c:	d1fb      	bne.n	5956 <grid_msg_init+0x16>
    595e:	f100 0313 	add.w	r3, r0, #19
    5962:	f500 71c5 	add.w	r1, r0, #394	; 0x18a
	}
	
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
	{
		msg->body[i] = 0;
    5966:	2200      	movs	r2, #0
    5968:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
    596c:	428b      	cmp	r3, r1
    596e:	d1fb      	bne.n	5968 <grid_msg_init+0x28>
	}
	
	for (uint32_t i=0; i<GRID_MSG_FOOTER_maxlength; i++)
	{
		msg->footer[i] = 0;
    5970:	2300      	movs	r3, #0
    5972:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
    5976:	f880 318c 	strb.w	r3, [r0, #396]	; 0x18c
    597a:	f880 318d 	strb.w	r3, [r0, #397]	; 0x18d
    597e:	f880 318e 	strb.w	r3, [r0, #398]	; 0x18e
    5982:	f880 318f 	strb.w	r3, [r0, #399]	; 0x18f
    5986:	4770      	bx	lr

00005988 <grid_msg_init_header>:
		
}

// ======================= MSG INIT HEADER======================//

void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot, uint8_t age){
    5988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    598c:	b082      	sub	sp, #8
    598e:	4604      	mov	r4, r0
    5990:	460f      	mov	r7, r1
    5992:	4616      	mov	r6, r2
    5994:	4698      	mov	r8, r3
	
	sprintf(msg->header, GRID_BRC_frame);
    5996:	2317      	movs	r3, #23
    5998:	9300      	str	r3, [sp, #0]
    599a:	230f      	movs	r3, #15
    599c:	2201      	movs	r2, #1
    599e:	490e      	ldr	r1, [pc, #56]	; (59d8 <grid_msg_init_header+0x50>)
    59a0:	4d0e      	ldr	r5, [pc, #56]	; (59dc <grid_msg_init_header+0x54>)
    59a2:	47a8      	blx	r5
	msg->header_length = strlen(msg->header);
    59a4:	4620      	mov	r0, r4
    59a6:	4b0e      	ldr	r3, [pc, #56]	; (59e0 <grid_msg_init_header+0x58>)
    59a8:	4798      	blx	r3
    59aa:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
	
	grid_msg_header_set_dx(msg, dx);
    59ae:	4639      	mov	r1, r7
    59b0:	4620      	mov	r0, r4
    59b2:	4b0c      	ldr	r3, [pc, #48]	; (59e4 <grid_msg_init_header+0x5c>)
    59b4:	4798      	blx	r3
	grid_msg_header_set_dy(msg, dy);
    59b6:	4631      	mov	r1, r6
    59b8:	4620      	mov	r0, r4
    59ba:	4b0b      	ldr	r3, [pc, #44]	; (59e8 <grid_msg_init_header+0x60>)
    59bc:	4798      	blx	r3
	grid_msg_header_set_rot(msg, rot);
    59be:	4641      	mov	r1, r8
    59c0:	4620      	mov	r0, r4
    59c2:	4b0a      	ldr	r3, [pc, #40]	; (59ec <grid_msg_init_header+0x64>)
    59c4:	4798      	blx	r3
	grid_msg_header_set_age(msg, age);
    59c6:	f89d 1020 	ldrb.w	r1, [sp, #32]
    59ca:	4620      	mov	r0, r4
    59cc:	4b08      	ldr	r3, [pc, #32]	; (59f0 <grid_msg_init_header+0x68>)
    59ce:	4798      	blx	r3
	
	
}
    59d0:	b002      	add	sp, #8
    59d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    59d6:	bf00      	nop
    59d8:	00014590 	.word	0x00014590
    59dc:	0001340d 	.word	0x0001340d
    59e0:	00013455 	.word	0x00013455
    59e4:	000057b9 	.word	0x000057b9
    59e8:	000057f9 	.word	0x000057f9
    59ec:	00005839 	.word	0x00005839
    59f0:	00005859 	.word	0x00005859

000059f4 <grid_msg_packet_receive_char>:

// ======================= MSG RECEIVE CHAR ======================//
void	grid_msg_packet_receive_char(struct grid_msg* msg, uint8_t nextchar){
	
	if (msg->body_length == 0){
    59f4:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    59f8:	b973      	cbnz	r3, 5a18 <grid_msg_packet_receive_char+0x24>
		
		if (nextchar != GRID_CONST_EOB){
    59fa:	2917      	cmp	r1, #23
    59fc:	d006      	beq.n	5a0c <grid_msg_packet_receive_char+0x18>
			msg->header[msg->header_length] = nextchar;
    59fe:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    5a02:	54c1      	strb	r1, [r0, r3]
			msg->header_length++;
    5a04:	3301      	adds	r3, #1
    5a06:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
    5a0a:	4770      	bx	lr
		}
		else{
			msg->body[msg->body_length] = nextchar;
    5a0c:	2317      	movs	r3, #23
    5a0e:	7503      	strb	r3, [r0, #20]
			msg->body_length++;
    5a10:	2301      	movs	r3, #1
    5a12:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    5a16:	4770      	bx	lr
			
		}
		
	}
	else if(msg->footer_length == 0){
    5a18:	f8d0 2198 	ldr.w	r2, [r0, #408]	; 0x198
    5a1c:	b972      	cbnz	r2, 5a3c <grid_msg_packet_receive_char+0x48>
		
		if (nextchar != GRID_CONST_EOT){
    5a1e:	2904      	cmp	r1, #4
    5a20:	d005      	beq.n	5a2e <grid_msg_packet_receive_char+0x3a>
			msg->body[msg->body_length] = nextchar;
    5a22:	18c2      	adds	r2, r0, r3
    5a24:	7511      	strb	r1, [r2, #20]
			msg->body_length++;
    5a26:	3301      	adds	r3, #1
    5a28:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    5a2c:	4770      	bx	lr
		}
		else{
			msg->footer[msg->footer_length] = nextchar;
    5a2e:	2304      	movs	r3, #4
    5a30:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
			msg->footer_length++;
    5a34:	2301      	movs	r3, #1
    5a36:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    5a3a:	4770      	bx	lr
		}		
		
	}
	else{
		
		msg->footer[msg->footer_length] = nextchar;
    5a3c:	1883      	adds	r3, r0, r2
    5a3e:	f883 118b 	strb.w	r1, [r3, #395]	; 0x18b
		msg->footer_length++;
    5a42:	3201      	adds	r2, #1
    5a44:	f8c0 2198 	str.w	r2, [r0, #408]	; 0x198
    5a48:	4770      	bx	lr

00005a4a <grid_msg_packet_send_char>:

// ======================= GRID MSG SEND CHAR ======================//

uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
	
	if (charindex < msg->header_length){
    5a4a:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    5a4e:	428b      	cmp	r3, r1
    5a50:	d80d      	bhi.n	5a6e <grid_msg_packet_send_char+0x24>
uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
    5a52:	b430      	push	{r4, r5}
		
		return msg->header[charindex];
	}
	else if (charindex < msg->body_length + msg->header_length){
    5a54:	f8d0 4194 	ldr.w	r4, [r0, #404]	; 0x194
    5a58:	191a      	adds	r2, r3, r4
    5a5a:	4291      	cmp	r1, r2
    5a5c:	d309      	bcc.n	5a72 <grid_msg_packet_send_char+0x28>
	
		return msg->body[charindex - msg->header_length];
	}
	else if (charindex < msg->footer_length + msg->body_length + msg->header_length){
    5a5e:	f8d0 5198 	ldr.w	r5, [r0, #408]	; 0x198
    5a62:	442a      	add	r2, r5
    5a64:	4291      	cmp	r1, r2
    5a66:	d308      	bcc.n	5a7a <grid_msg_packet_send_char+0x30>
	
		return msg->footer[charindex - msg->header_length - msg->body_length];
	}
	else{
		// OVERRUN
		return -1;
    5a68:	20ff      	movs	r0, #255	; 0xff
	}
	
	
}
    5a6a:	bc30      	pop	{r4, r5}
    5a6c:	4770      	bx	lr
		return msg->header[charindex];
    5a6e:	5c40      	ldrb	r0, [r0, r1]
    5a70:	4770      	bx	lr
		return msg->body[charindex - msg->header_length];
    5a72:	1ac9      	subs	r1, r1, r3
    5a74:	4401      	add	r1, r0
    5a76:	7d08      	ldrb	r0, [r1, #20]
    5a78:	e7f7      	b.n	5a6a <grid_msg_packet_send_char+0x20>
		return msg->footer[charindex - msg->header_length - msg->body_length];
    5a7a:	1ac9      	subs	r1, r1, r3
    5a7c:	1b09      	subs	r1, r1, r4
    5a7e:	4401      	add	r1, r0
    5a80:	f891 018b 	ldrb.w	r0, [r1, #395]	; 0x18b
    5a84:	e7f1      	b.n	5a6a <grid_msg_packet_send_char+0x20>
	...

00005a88 <grid_msg_packet_close>:



uint8_t	grid_msg_packet_close(struct grid_msg* msg){
    5a88:	b538      	push	{r3, r4, r5, lr}
    5a8a:	4604      	mov	r4, r0
	
	
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    5a8c:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
    5a90:	f203 138b 	addw	r3, r3, #395	; 0x18b
    5a94:	2204      	movs	r2, #4
    5a96:	492e      	ldr	r1, [pc, #184]	; (5b50 <grid_msg_packet_close+0xc8>)
    5a98:	4418      	add	r0, r3
    5a9a:	4b2e      	ldr	r3, [pc, #184]	; (5b54 <grid_msg_packet_close+0xcc>)
    5a9c:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    5a9e:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    5aa2:	f205 108b 	addw	r0, r5, #395	; 0x18b
    5aa6:	4420      	add	r0, r4
    5aa8:	4b2b      	ldr	r3, [pc, #172]	; (5b58 <grid_msg_packet_close+0xd0>)
    5aaa:	4798      	blx	r3
    5aac:	1829      	adds	r1, r5, r0
    5aae:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
	
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    5ab2:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
    5ab6:	f8d4 2194 	ldr.w	r2, [r4, #404]	; 0x194
    5aba:	4413      	add	r3, r2
    5abc:	4419      	add	r1, r3
    5abe:	b2c9      	uxtb	r1, r1
    5ac0:	4620      	mov	r0, r4
    5ac2:	4b26      	ldr	r3, [pc, #152]	; (5b5c <grid_msg_packet_close+0xd4>)
    5ac4:	4798      	blx	r3
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    5ac6:	4d26      	ldr	r5, [pc, #152]	; (5b60 <grid_msg_packet_close+0xd8>)
    5ac8:	f895 10ad 	ldrb.w	r1, [r5, #173]	; 0xad
    5acc:	4620      	mov	r0, r4
    5ace:	4b25      	ldr	r3, [pc, #148]	; (5b64 <grid_msg_packet_close+0xdc>)
    5ad0:	4798      	blx	r3
	
	grid_sys_state.next_broadcast_message_id++;
    5ad2:	f895 30ad 	ldrb.w	r3, [r5, #173]	; 0xad
    5ad6:	3301      	adds	r3, #1
    5ad8:	b2db      	uxtb	r3, r3
    5ada:	f885 30ad 	strb.w	r3, [r5, #173]	; 0xad
	
	
	uint8_t checksum = 0;
	
	for (uint32_t i=0; i<msg->header_length; i++){
    5ade:	f8d4 2190 	ldr.w	r2, [r4, #400]	; 0x190
    5ae2:	b392      	cbz	r2, 5b4a <grid_msg_packet_close+0xc2>
    5ae4:	1e63      	subs	r3, r4, #1
    5ae6:	3a01      	subs	r2, #1
    5ae8:	18a0      	adds	r0, r4, r2
    5aea:	2200      	movs	r2, #0
		checksum ^= msg->header[i];
    5aec:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    5af0:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->header_length; i++){
    5af2:	4283      	cmp	r3, r0
    5af4:	d1fa      	bne.n	5aec <grid_msg_packet_close+0x64>
	}
		
	for (uint32_t i=0; i<msg->body_length; i++){
    5af6:	f8d4 1194 	ldr.w	r1, [r4, #404]	; 0x194
    5afa:	b141      	cbz	r1, 5b0e <grid_msg_packet_close+0x86>
    5afc:	f104 0313 	add.w	r3, r4, #19
    5b00:	3113      	adds	r1, #19
    5b02:	1860      	adds	r0, r4, r1
		checksum ^= msg->body[i];
    5b04:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    5b08:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->body_length; i++){
    5b0a:	4283      	cmp	r3, r0
    5b0c:	d1fa      	bne.n	5b04 <grid_msg_packet_close+0x7c>
	}
		
	for (uint32_t i=0; i<msg->footer_length; i++){
    5b0e:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    5b12:	b14d      	cbz	r5, 5b28 <grid_msg_packet_close+0xa0>
    5b14:	f204 138b 	addw	r3, r4, #395	; 0x18b
    5b18:	f205 108b 	addw	r0, r5, #395	; 0x18b
    5b1c:	4420      	add	r0, r4
		checksum ^= msg->footer[i];
    5b1e:	f813 1b01 	ldrb.w	r1, [r3], #1
    5b22:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->footer_length; i++){
    5b24:	4298      	cmp	r0, r3
    5b26:	d1fa      	bne.n	5b1e <grid_msg_packet_close+0x96>
	}
	
	sprintf(&msg->footer[msg->footer_length], "%02x\n", checksum);
    5b28:	f205 108b 	addw	r0, r5, #395	; 0x18b
    5b2c:	490e      	ldr	r1, [pc, #56]	; (5b68 <grid_msg_packet_close+0xe0>)
    5b2e:	4420      	add	r0, r4
    5b30:	4b08      	ldr	r3, [pc, #32]	; (5b54 <grid_msg_packet_close+0xcc>)
    5b32:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    5b34:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    5b38:	f205 108b 	addw	r0, r5, #395	; 0x18b
    5b3c:	4420      	add	r0, r4
    5b3e:	4b06      	ldr	r3, [pc, #24]	; (5b58 <grid_msg_packet_close+0xd0>)
    5b40:	4798      	blx	r3
    5b42:	4428      	add	r0, r5
    5b44:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	
	
}
    5b48:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t checksum = 0;
    5b4a:	2200      	movs	r2, #0
    5b4c:	e7d3      	b.n	5af6 <grid_msg_packet_close+0x6e>
    5b4e:	bf00      	nop
    5b50:	000145a0 	.word	0x000145a0
    5b54:	0001340d 	.word	0x0001340d
    5b58:	00013455 	.word	0x00013455
    5b5c:	00005779 	.word	0x00005779
    5b60:	20007260 	.word	0x20007260
    5b64:	00005799 	.word	0x00005799
    5b68:	000145a4 	.word	0x000145a4

00005b6c <grid_msg_packet_send_everywhere>:

uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    5b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5b70:	4681      	mov	r9, r0
	
	uint32_t message_length = grid_msg_packet_get_length(msg);
    5b72:	4b10      	ldr	r3, [pc, #64]	; (5bb4 <grid_msg_packet_send_everywhere+0x48>)
    5b74:	4798      	blx	r3
    5b76:	4605      	mov	r5, r0
	
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    5b78:	b281      	uxth	r1, r0
    5b7a:	480f      	ldr	r0, [pc, #60]	; (5bb8 <grid_msg_packet_send_everywhere+0x4c>)
    5b7c:	4b0f      	ldr	r3, [pc, #60]	; (5bbc <grid_msg_packet_send_everywhere+0x50>)
    5b7e:	4798      	blx	r3
    5b80:	b1a0      	cbz	r0, 5bac <grid_msg_packet_send_everywhere+0x40>

		for(uint32_t i = 0; i<message_length; i++){
    5b82:	b16d      	cbz	r5, 5ba0 <grid_msg_packet_send_everywhere+0x34>
    5b84:	2400      	movs	r4, #0

			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    5b86:	4e0e      	ldr	r6, [pc, #56]	; (5bc0 <grid_msg_packet_send_everywhere+0x54>)
    5b88:	f8df 802c 	ldr.w	r8, [pc, #44]	; 5bb8 <grid_msg_packet_send_everywhere+0x4c>
    5b8c:	4f0d      	ldr	r7, [pc, #52]	; (5bc4 <grid_msg_packet_send_everywhere+0x58>)
    5b8e:	4621      	mov	r1, r4
    5b90:	4648      	mov	r0, r9
    5b92:	47b0      	blx	r6
    5b94:	4601      	mov	r1, r0
    5b96:	4640      	mov	r0, r8
    5b98:	47b8      	blx	r7
		for(uint32_t i = 0; i<message_length; i++){
    5b9a:	3401      	adds	r4, #1
    5b9c:	42a5      	cmp	r5, r4
    5b9e:	d1f6      	bne.n	5b8e <grid_msg_packet_send_everywhere+0x22>
		}

		grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    5ba0:	4805      	ldr	r0, [pc, #20]	; (5bb8 <grid_msg_packet_send_everywhere+0x4c>)
    5ba2:	4b09      	ldr	r3, [pc, #36]	; (5bc8 <grid_msg_packet_send_everywhere+0x5c>)
    5ba4:	4798      	blx	r3

		return 1;
    5ba6:	2001      	movs	r0, #1
    5ba8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}
	else{
		
		return 0;
    5bac:	2000      	movs	r0, #0
	}
	
	
}
    5bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    5bb2:	bf00      	nop
    5bb4:	00005879 	.word	0x00005879
    5bb8:	20006e3c 	.word	0x20006e3c
    5bbc:	000061a9 	.word	0x000061a9
    5bc0:	00005a4b 	.word	0x00005a4b
    5bc4:	000061e5 	.word	0x000061e5
    5bc8:	00006205 	.word	0x00006205

00005bcc <grid_nvm_ui_bulk_read_init>:
}


void grid_nvm_ui_bulk_read_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->read_bulk_page_index = 0;
    5bcc:	2300      	movs	r3, #0
    5bce:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 1;
    5bd2:	2301      	movs	r3, #1
    5bd4:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
    5bd8:	4770      	bx	lr

00005bda <grid_nvm_ui_bulk_read_is_in_progress>:

uint8_t grid_nvm_ui_bulk_read_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->read_bulk_status;
	
}
    5bda:	f890 0428 	ldrb.w	r0, [r0, #1064]	; 0x428
    5bde:	4770      	bx	lr

00005be0 <grid_nvm_ui_bulk_read_next>:

void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->read_bulk_status == 1){
    5be0:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
    5be4:	2b01      	cmp	r3, #1
    5be6:	d000      	beq.n	5bea <grid_nvm_ui_bulk_read_next+0xa>
    5be8:	4770      	bx	lr
void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    5bea:	b570      	push	{r4, r5, r6, lr}
    5bec:	b0ec      	sub	sp, #432	; 0x1b0
    5bee:	460e      	mov	r6, r1
    5bf0:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    5bf2:	f8d0 1424 	ldr.w	r1, [r0, #1060]	; 0x424
    5bf6:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    5bfa:	fba3 2301 	umull	r2, r3, r3, r1
    5bfe:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    5c02:	7872      	ldrb	r2, [r6, #1]
    5c04:	429a      	cmp	r2, r3
    5c06:	d91b      	bls.n	5c40 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    5c08:	4d31      	ldr	r5, [pc, #196]	; (5cd0 <grid_nvm_ui_bulk_read_next+0xf0>)
    5c0a:	fba5 2501 	umull	r2, r5, r5, r1
    5c0e:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    5c12:	6872      	ldr	r2, [r6, #4]
    5c14:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    5c18:	7a5a      	ldrb	r2, [r3, #9]
    5c1a:	42aa      	cmp	r2, r5
    5c1c:	d910      	bls.n	5c40 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    5c1e:	4a2c      	ldr	r2, [pc, #176]	; (5cd0 <grid_nvm_ui_bulk_read_next+0xf0>)
    5c20:	fba2 0201 	umull	r0, r2, r2, r1
    5c24:	08d2      	lsrs	r2, r2, #3
    5c26:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    5c2a:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    5c2e:	68db      	ldr	r3, [r3, #12]
    5c30:	2164      	movs	r1, #100	; 0x64
    5c32:	fb01 3505 	mla	r5, r1, r5, r3
    5c36:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    5c3a:	b2d3      	uxtb	r3, r2
    5c3c:	4299      	cmp	r1, r3
    5c3e:	d80a      	bhi.n	5c56 <grid_nvm_ui_bulk_read_next+0x76>
			}
	
		}
		
		
		if (nvm->read_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    5c40:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
    5c44:	f240 227e 	movw	r2, #638	; 0x27e
    5c48:	4293      	cmp	r3, r2
    5c4a:	d80f      	bhi.n	5c6c <grid_nvm_ui_bulk_read_next+0x8c>
			
			nvm->read_bulk_page_index++;
    5c4c:	3301      	adds	r3, #1
    5c4e:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	}
	
	
	
	
}
    5c52:	b06c      	add	sp, #432	; 0x1b0
    5c54:	bd70      	pop	{r4, r5, r6, pc}
					int status = grid_ui_nvm_load_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);
    5c56:	461a      	mov	r2, r3
    5c58:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    5c5a:	f44f 7186 	mov.w	r1, #268	; 0x10c
    5c5e:	fb01 3202 	mla	r2, r1, r2, r3
    5c62:	4621      	mov	r1, r4
    5c64:	4630      	mov	r0, r6
    5c66:	4b1b      	ldr	r3, [pc, #108]	; (5cd4 <grid_nvm_ui_bulk_read_next+0xf4>)
    5c68:	4798      	blx	r3
    5c6a:	e7e9      	b.n	5c40 <grid_nvm_ui_bulk_read_next+0x60>
			nvm->read_bulk_page_index = 0;
    5c6c:	2500      	movs	r5, #0
    5c6e:	f8c4 5424 	str.w	r5, [r4, #1060]	; 0x424
			nvm->read_bulk_status = 0;
    5c72:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
			grid_msg_init(&response);
    5c76:	a805      	add	r0, sp, #20
    5c78:	4b17      	ldr	r3, [pc, #92]	; (5cd8 <grid_nvm_ui_bulk_read_next+0xf8>)
    5c7a:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5c7c:	9500      	str	r5, [sp, #0]
    5c7e:	462b      	mov	r3, r5
    5c80:	227f      	movs	r2, #127	; 0x7f
    5c82:	4611      	mov	r1, r2
    5c84:	a805      	add	r0, sp, #20
    5c86:	4c15      	ldr	r4, [pc, #84]	; (5cdc <grid_nvm_ui_bulk_read_next+0xfc>)
    5c88:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    5c8a:	9502      	str	r5, [sp, #8]
    5c8c:	9503      	str	r5, [sp, #12]
    5c8e:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    5c92:	2303      	movs	r3, #3
    5c94:	9300      	str	r3, [sp, #0]
    5c96:	2371      	movs	r3, #113	; 0x71
    5c98:	2202      	movs	r2, #2
    5c9a:	4911      	ldr	r1, [pc, #68]	; (5ce0 <grid_nvm_ui_bulk_read_next+0x100>)
    5c9c:	a802      	add	r0, sp, #8
    5c9e:	4c11      	ldr	r4, [pc, #68]	; (5ce4 <grid_nvm_ui_bulk_read_next+0x104>)
    5ca0:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ca2:	a802      	add	r0, sp, #8
    5ca4:	4b10      	ldr	r3, [pc, #64]	; (5ce8 <grid_nvm_ui_bulk_read_next+0x108>)
    5ca6:	4798      	blx	r3
    5ca8:	4602      	mov	r2, r0
    5caa:	a902      	add	r1, sp, #8
    5cac:	a805      	add	r0, sp, #20
    5cae:	4b0f      	ldr	r3, [pc, #60]	; (5cec <grid_nvm_ui_bulk_read_next+0x10c>)
    5cb0:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5cb2:	230a      	movs	r3, #10
    5cb4:	9300      	str	r3, [sp, #0]
    5cb6:	2301      	movs	r3, #1
    5cb8:	2204      	movs	r2, #4
    5cba:	4629      	mov	r1, r5
    5cbc:	a805      	add	r0, sp, #20
    5cbe:	4c0c      	ldr	r4, [pc, #48]	; (5cf0 <grid_nvm_ui_bulk_read_next+0x110>)
    5cc0:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    5cc2:	a805      	add	r0, sp, #20
    5cc4:	4b0b      	ldr	r3, [pc, #44]	; (5cf4 <grid_nvm_ui_bulk_read_next+0x114>)
    5cc6:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    5cc8:	a805      	add	r0, sp, #20
    5cca:	4b0b      	ldr	r3, [pc, #44]	; (5cf8 <grid_nvm_ui_bulk_read_next+0x118>)
    5ccc:	4798      	blx	r3
}
    5cce:	e7c0      	b.n	5c52 <grid_nvm_ui_bulk_read_next+0x72>
    5cd0:	cccccccd 	.word	0xcccccccd
    5cd4:	0000aad1 	.word	0x0000aad1
    5cd8:	00005941 	.word	0x00005941
    5cdc:	00005989 	.word	0x00005989
    5ce0:	000145ac 	.word	0x000145ac
    5ce4:	0001340d 	.word	0x0001340d
    5ce8:	00013455 	.word	0x00013455
    5cec:	00005891 	.word	0x00005891
    5cf0:	00005929 	.word	0x00005929
    5cf4:	00005a89 	.word	0x00005a89
    5cf8:	00005b6d 	.word	0x00005b6d

00005cfc <grid_nvm_ui_bulk_clear_init>:

void grid_nvm_ui_bulk_clear_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->clear_bulk_page_index = 0;
    5cfc:	2300      	movs	r3, #0
    5cfe:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 1;
    5d02:	2301      	movs	r3, #1
    5d04:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
    5d08:	4770      	bx	lr

00005d0a <grid_nvm_ui_bulk_clear_is_in_progress>:

uint8_t grid_nvm_ui_bulk_clear_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->clear_bulk_status;
	
}
    5d0a:	f890 0430 	ldrb.w	r0, [r0, #1072]	; 0x430
    5d0e:	4770      	bx	lr

00005d10 <grid_nvm_ui_bulk_clear_next>:

void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->clear_bulk_status == 1){
    5d10:	f890 3430 	ldrb.w	r3, [r0, #1072]	; 0x430
    5d14:	2b01      	cmp	r3, #1
    5d16:	d000      	beq.n	5d1a <grid_nvm_ui_bulk_clear_next+0xa>
    5d18:	4770      	bx	lr
void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    5d1a:	b570      	push	{r4, r5, r6, lr}
    5d1c:	b0ec      	sub	sp, #432	; 0x1b0
    5d1e:	460e      	mov	r6, r1
    5d20:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    5d22:	f8d0 142c 	ldr.w	r1, [r0, #1068]	; 0x42c
    5d26:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    5d2a:	fba3 2301 	umull	r2, r3, r3, r1
    5d2e:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    5d32:	7872      	ldrb	r2, [r6, #1]
    5d34:	429a      	cmp	r2, r3
    5d36:	d91b      	bls.n	5d70 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    5d38:	4d31      	ldr	r5, [pc, #196]	; (5e00 <grid_nvm_ui_bulk_clear_next+0xf0>)
    5d3a:	fba5 2501 	umull	r2, r5, r5, r1
    5d3e:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    5d42:	6872      	ldr	r2, [r6, #4]
    5d44:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    5d48:	7a5a      	ldrb	r2, [r3, #9]
    5d4a:	42aa      	cmp	r2, r5
    5d4c:	d910      	bls.n	5d70 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    5d4e:	4a2c      	ldr	r2, [pc, #176]	; (5e00 <grid_nvm_ui_bulk_clear_next+0xf0>)
    5d50:	fba2 0201 	umull	r0, r2, r2, r1
    5d54:	08d2      	lsrs	r2, r2, #3
    5d56:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    5d5a:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    5d5e:	68db      	ldr	r3, [r3, #12]
    5d60:	2164      	movs	r1, #100	; 0x64
    5d62:	fb01 3505 	mla	r5, r1, r5, r3
    5d66:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    5d6a:	b2d3      	uxtb	r3, r2
    5d6c:	4299      	cmp	r1, r3
    5d6e:	d80a      	bhi.n	5d86 <grid_nvm_ui_bulk_clear_next+0x76>
	
		}
		
		
		
		if (nvm->clear_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    5d70:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    5d74:	f240 227e 	movw	r2, #638	; 0x27e
    5d78:	4293      	cmp	r3, r2
    5d7a:	d80f      	bhi.n	5d9c <grid_nvm_ui_bulk_clear_next+0x8c>
			
			nvm->clear_bulk_page_index++;
    5d7c:	3301      	adds	r3, #1
    5d7e:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	}
	
	
	
	
}
    5d82:	b06c      	add	sp, #432	; 0x1b0
    5d84:	bd70      	pop	{r4, r5, r6, pc}
					grid_ui_nvm_clear_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);		
    5d86:	461a      	mov	r2, r3
    5d88:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    5d8a:	f44f 7186 	mov.w	r1, #268	; 0x10c
    5d8e:	fb01 3202 	mla	r2, r1, r2, r3
    5d92:	4621      	mov	r1, r4
    5d94:	4630      	mov	r0, r6
    5d96:	4b1b      	ldr	r3, [pc, #108]	; (5e04 <grid_nvm_ui_bulk_clear_next+0xf4>)
    5d98:	4798      	blx	r3
    5d9a:	e7e9      	b.n	5d70 <grid_nvm_ui_bulk_clear_next+0x60>
			nvm->clear_bulk_page_index = 0;
    5d9c:	2500      	movs	r5, #0
    5d9e:	f8c4 542c 	str.w	r5, [r4, #1068]	; 0x42c
			nvm->clear_bulk_status = 0;
    5da2:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
			grid_msg_init(&response);
    5da6:	a805      	add	r0, sp, #20
    5da8:	4b17      	ldr	r3, [pc, #92]	; (5e08 <grid_nvm_ui_bulk_clear_next+0xf8>)
    5daa:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5dac:	9500      	str	r5, [sp, #0]
    5dae:	462b      	mov	r3, r5
    5db0:	227f      	movs	r2, #127	; 0x7f
    5db2:	4611      	mov	r1, r2
    5db4:	a805      	add	r0, sp, #20
    5db6:	4c15      	ldr	r4, [pc, #84]	; (5e0c <grid_nvm_ui_bulk_clear_next+0xfc>)
    5db8:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    5dba:	9502      	str	r5, [sp, #8]
    5dbc:	9503      	str	r5, [sp, #12]
    5dbe:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    5dc2:	2303      	movs	r3, #3
    5dc4:	9300      	str	r3, [sp, #0]
    5dc6:	2372      	movs	r3, #114	; 0x72
    5dc8:	2202      	movs	r2, #2
    5dca:	4911      	ldr	r1, [pc, #68]	; (5e10 <grid_nvm_ui_bulk_clear_next+0x100>)
    5dcc:	a802      	add	r0, sp, #8
    5dce:	4c11      	ldr	r4, [pc, #68]	; (5e14 <grid_nvm_ui_bulk_clear_next+0x104>)
    5dd0:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5dd2:	a802      	add	r0, sp, #8
    5dd4:	4b10      	ldr	r3, [pc, #64]	; (5e18 <grid_nvm_ui_bulk_clear_next+0x108>)
    5dd6:	4798      	blx	r3
    5dd8:	4602      	mov	r2, r0
    5dda:	a902      	add	r1, sp, #8
    5ddc:	a805      	add	r0, sp, #20
    5dde:	4b0f      	ldr	r3, [pc, #60]	; (5e1c <grid_nvm_ui_bulk_clear_next+0x10c>)
    5de0:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5de2:	230a      	movs	r3, #10
    5de4:	9300      	str	r3, [sp, #0]
    5de6:	2301      	movs	r3, #1
    5de8:	2204      	movs	r2, #4
    5dea:	4629      	mov	r1, r5
    5dec:	a805      	add	r0, sp, #20
    5dee:	4c0c      	ldr	r4, [pc, #48]	; (5e20 <grid_nvm_ui_bulk_clear_next+0x110>)
    5df0:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    5df2:	a805      	add	r0, sp, #20
    5df4:	4b0b      	ldr	r3, [pc, #44]	; (5e24 <grid_nvm_ui_bulk_clear_next+0x114>)
    5df6:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    5df8:	a805      	add	r0, sp, #20
    5dfa:	4b0b      	ldr	r3, [pc, #44]	; (5e28 <grid_nvm_ui_bulk_clear_next+0x118>)
    5dfc:	4798      	blx	r3
}
    5dfe:	e7c0      	b.n	5d82 <grid_nvm_ui_bulk_clear_next+0x72>
    5e00:	cccccccd 	.word	0xcccccccd
    5e04:	0000ab69 	.word	0x0000ab69
    5e08:	00005941 	.word	0x00005941
    5e0c:	00005989 	.word	0x00005989
    5e10:	000145ac 	.word	0x000145ac
    5e14:	0001340d 	.word	0x0001340d
    5e18:	00013455 	.word	0x00013455
    5e1c:	00005891 	.word	0x00005891
    5e20:	00005929 	.word	0x00005929
    5e24:	00005a89 	.word	0x00005a89
    5e28:	00005b6d 	.word	0x00005b6d

00005e2c <grid_nvm_clear_read_buffer>:





void grid_nvm_clear_read_buffer(struct grid_nvm_model* mod){
    5e2c:	f100 0308 	add.w	r3, r0, #8
    5e30:	f500 7102 	add.w	r1, r0, #520	; 0x208
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->read_buffer[i] = 255;
    5e34:	22ff      	movs	r2, #255	; 0xff
    5e36:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    5e3a:	428b      	cmp	r3, r1
    5e3c:	d1fb      	bne.n	5e36 <grid_nvm_clear_read_buffer+0xa>
		
	}

	mod->read_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    5e3e:	2302      	movs	r3, #2
    5e40:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	mod->read_buffer_length = 0;
    5e44:	2300      	movs	r3, #0
    5e46:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
    5e4a:	4770      	bx	lr

00005e4c <grid_nvm_clear_write_buffer>:
	
}

void grid_nvm_clear_write_buffer(struct grid_nvm_model* mod){
    5e4c:	f200 2317 	addw	r3, r0, #535	; 0x217
    5e50:	f200 4117 	addw	r1, r0, #1047	; 0x417
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->write_buffer[i] = 255;
    5e54:	22ff      	movs	r2, #255	; 0xff
    5e56:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    5e5a:	428b      	cmp	r3, r1
    5e5c:	d1fb      	bne.n	5e56 <grid_nvm_clear_write_buffer+0xa>
		
	}
	
	mod->write_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    5e5e:	2302      	movs	r3, #2
    5e60:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	mod->write_buffer_length = 0;
    5e64:	2300      	movs	r3, #0
    5e66:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
	mod->write_target_address = -1;
    5e6a:	f04f 33ff 	mov.w	r3, #4294967295
    5e6e:	f8c0 3420 	str.w	r3, [r0, #1056]	; 0x420
    5e72:	4770      	bx	lr

00005e74 <grid_nvm_init>:
void grid_nvm_init(struct grid_nvm_model* nvm, struct flash_descriptor* flash_instance){
    5e74:	b510      	push	{r4, lr}
    5e76:	4604      	mov	r4, r0
	nvm->bank_settings_page_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    5e78:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
    5e7c:	6043      	str	r3, [r0, #4]
	nvm->flash = flash_instance;
    5e7e:	6001      	str	r1, [r0, #0]
	nvm->status = 1;
    5e80:	2301      	movs	r3, #1
    5e82:	7203      	strb	r3, [r0, #8]
	nvm->read_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    5e84:	2300      	movs	r3, #0
    5e86:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	nvm->write_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    5e8a:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	nvm->read_bulk_page_index = 0;
    5e8e:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 0;
    5e92:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
	nvm->clear_bulk_page_index = 0;
    5e96:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 0;	
    5e9a:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	nvm->write_bulk_page_index = 0;
    5e9e:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
	nvm->write_bulk_status = 0;
    5ea2:	f880 3438 	strb.w	r3, [r0, #1080]	; 0x438
	grid_nvm_clear_read_buffer(nvm);
    5ea6:	4b03      	ldr	r3, [pc, #12]	; (5eb4 <grid_nvm_init+0x40>)
    5ea8:	4798      	blx	r3
	grid_nvm_clear_write_buffer(nvm);
    5eaa:	4620      	mov	r0, r4
    5eac:	4b02      	ldr	r3, [pc, #8]	; (5eb8 <grid_nvm_init+0x44>)
    5eae:	4798      	blx	r3
    5eb0:	bd10      	pop	{r4, pc}
    5eb2:	bf00      	nop
    5eb4:	00005e2d 	.word	0x00005e2d
    5eb8:	00005e4d 	.word	0x00005e4d

00005ebc <grid_nvm_calculate_event_page_offset>:

uint32_t grid_nvm_calculate_event_page_offset(struct grid_nvm_model* nvm, struct grid_ui_event* eve){
	
	
	
	uint8_t bank_number		= eve->parent->parent->index;
    5ebc:	684a      	ldr	r2, [r1, #4]
    5ebe:	6853      	ldr	r3, [r2, #4]
	uint8_t element_number	= eve->parent->index;
	uint8_t event_number	= eve->index;

	return GRID_NVM_STRATEGY_BANK_size * bank_number + GRID_NVM_STRATEGY_ELEMENT_size * element_number + GRID_NVM_STRATEGY_EVENT_size * event_number;
    5ec0:	7a1b      	ldrb	r3, [r3, #8]
    5ec2:	eb03 0083 	add.w	r0, r3, r3, lsl #2
    5ec6:	7a13      	ldrb	r3, [r2, #8]
    5ec8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    5ecc:	005b      	lsls	r3, r3, #1
    5ece:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    5ed2:	7a08      	ldrb	r0, [r1, #8]
	
    5ed4:	4418      	add	r0, r3
    5ed6:	4770      	bx	lr

00005ed8 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    5ed8:	b538      	push	{r3, r4, r5, lr}
    5eda:	4604      	mov	r4, r0
    5edc:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    5ede:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    5ee0:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    5ee2:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    5ee4:	2300      	movs	r3, #0
    5ee6:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    5ee8:	0048      	lsls	r0, r1, #1
    5eea:	4b09      	ldr	r3, [pc, #36]	; (5f10 <grid_ain_channel_init+0x38>)
    5eec:	4798      	blx	r3
    5eee:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    5ef0:	b14d      	cbz	r5, 5f06 <grid_ain_channel_init+0x2e>
    5ef2:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    5ef4:	4619      	mov	r1, r3
    5ef6:	6822      	ldr	r2, [r4, #0]
    5ef8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    5efc:	3301      	adds	r3, #1
    5efe:	b2db      	uxtb	r3, r3
    5f00:	7922      	ldrb	r2, [r4, #4]
    5f02:	429a      	cmp	r2, r3
    5f04:	d8f7      	bhi.n	5ef6 <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    5f06:	2000      	movs	r0, #0
    5f08:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    5f0a:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    5f0c:	bd38      	pop	{r3, r4, r5, pc}
    5f0e:	bf00      	nop
    5f10:	00012f1d 	.word	0x00012f1d

00005f14 <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    5f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5f18:	4605      	mov	r5, r0
    5f1a:	4689      	mov	r9, r1
    5f1c:	4617      	mov	r7, r2
    5f1e:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    5f20:	0100      	lsls	r0, r0, #4
    5f22:	4b0c      	ldr	r3, [pc, #48]	; (5f54 <grid_ain_init+0x40>)
    5f24:	4798      	blx	r3
    5f26:	4b0c      	ldr	r3, [pc, #48]	; (5f58 <grid_ain_init+0x44>)
    5f28:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    5f2a:	b185      	cbz	r5, 5f4e <grid_ain_init+0x3a>
    5f2c:	3d01      	subs	r5, #1
    5f2e:	b2ed      	uxtb	r5, r5
    5f30:	3501      	adds	r5, #1
    5f32:	012d      	lsls	r5, r5, #4
    5f34:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    5f36:	469a      	mov	sl, r3
    5f38:	4e08      	ldr	r6, [pc, #32]	; (5f5c <grid_ain_init+0x48>)
    5f3a:	4643      	mov	r3, r8
    5f3c:	463a      	mov	r2, r7
    5f3e:	4649      	mov	r1, r9
    5f40:	f8da 0000 	ldr.w	r0, [sl]
    5f44:	4420      	add	r0, r4
    5f46:	47b0      	blx	r6
    5f48:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    5f4a:	42ac      	cmp	r4, r5
    5f4c:	d1f5      	bne.n	5f3a <grid_ain_init+0x26>
	}

	return 0;
}
    5f4e:	2000      	movs	r0, #0
    5f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5f54:	00012f1d 	.word	0x00012f1d
    5f58:	20004300 	.word	0x20004300
    5f5c:	00005ed9 	.word	0x00005ed9

00005f60 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    5f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    5f64:	0100      	lsls	r0, r0, #4
    5f66:	4b3c      	ldr	r3, [pc, #240]	; (6058 <grid_ain_add_sample+0xf8>)
    5f68:	f8d3 a000 	ldr.w	sl, [r3]
    5f6c:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    5f70:	f89c 6004 	ldrb.w	r6, [ip, #4]
    5f74:	2e00      	cmp	r6, #0
    5f76:	d05b      	beq.n	6030 <grid_ain_add_sample+0xd0>
    5f78:	f85a 5000 	ldr.w	r5, [sl, r0]
    5f7c:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    5f7e:	2200      	movs	r2, #0
    5f80:	4690      	mov	r8, r2
    5f82:	4691      	mov	r9, r2
    5f84:	4696      	mov	lr, r2
    5f86:	f64f 77ff 	movw	r7, #65535	; 0xffff
    5f8a:	4614      	mov	r4, r2
    5f8c:	fa5f fb82 	uxtb.w	fp, r2
    5f90:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    5f94:	441c      	add	r4, r3
		
		if (current > maximum){
    5f96:	4573      	cmp	r3, lr
    5f98:	bf84      	itt	hi
    5f9a:	46d8      	movhi	r8, fp
			maximum = current;
    5f9c:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    5f9e:	42bb      	cmp	r3, r7
    5fa0:	bf3c      	itt	cc
    5fa2:	46d9      	movcc	r9, fp
			minimum = current;
    5fa4:	461f      	movcc	r7, r3
    5fa6:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    5fa8:	b2d3      	uxtb	r3, r2
    5faa:	42b3      	cmp	r3, r6
    5fac:	d3ee      	bcc.n	5f8c <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    5fae:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    5fb2:	b2b6      	uxth	r6, r6
    5fb4:	428e      	cmp	r6, r1
    5fb6:	d23f      	bcs.n	6038 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    5fb8:	f85a 3000 	ldr.w	r3, [sl, r0]
    5fbc:	440c      	add	r4, r1
    5fbe:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    5fc2:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    5fc4:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    5fc8:	f89c 3004 	ldrb.w	r3, [ip, #4]
    5fcc:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    5fd0:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    5fd4:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    5fd8:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    5fda:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    5fde:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    5fe0:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    5fe2:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    5fe4:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    5fe8:	b29b      	uxth	r3, r3
    5fea:	408b      	lsls	r3, r1
    5fec:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    5fee:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    5ff2:	1b92      	subs	r2, r2, r6
    5ff4:	2a00      	cmp	r2, #0
    5ff6:	bfb8      	it	lt
    5ff8:	4252      	neglt	r2, r2
    5ffa:	2601      	movs	r6, #1
    5ffc:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    6000:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    6004:	42be      	cmp	r6, r7
    6006:	d020      	beq.n	604a <grid_ain_add_sample+0xea>
    6008:	4282      	cmp	r2, r0
    600a:	dc08      	bgt.n	601e <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    600c:	2201      	movs	r2, #1
    600e:	fa02 f505 	lsl.w	r5, r2, r5
    6012:	fa02 f101 	lsl.w	r1, r2, r1
    6016:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    6018:	428f      	cmp	r7, r1
    601a:	d000      	beq.n	601e <grid_ain_add_sample+0xbe>
    601c:	b9c7      	cbnz	r7, 6050 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    601e:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    6022:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    6026:	2001      	movs	r0, #1
    6028:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    602c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    6030:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    6032:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    6034:	2400      	movs	r4, #0
    6036:	e7ba      	b.n	5fae <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    6038:	f85a 3000 	ldr.w	r3, [sl, r0]
    603c:	440c      	add	r4, r1
    603e:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    6042:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    6044:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    6048:	e7be      	b.n	5fc8 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    604a:	2000      	movs	r0, #0
    604c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6050:	2000      	movs	r0, #0
	}
	
}
    6052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6056:	bf00      	nop
    6058:	20004300 	.word	0x20004300

0000605c <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    605c:	4b02      	ldr	r3, [pc, #8]	; (6068 <grid_ain_get_changed+0xc>)
    605e:	681b      	ldr	r3, [r3, #0]
    6060:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    6064:	7b00      	ldrb	r0, [r0, #12]
    6066:	4770      	bx	lr
    6068:	20004300 	.word	0x20004300

0000606c <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    606c:	4b09      	ldr	r3, [pc, #36]	; (6094 <grid_ain_get_average+0x28>)
    606e:	681b      	ldr	r3, [r3, #0]
    6070:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    6074:	2300      	movs	r3, #0
    6076:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    6078:	1fcb      	subs	r3, r1, #7
    607a:	b2db      	uxtb	r3, r3
    607c:	2b07      	cmp	r3, #7
    607e:	d806      	bhi.n	608e <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    6080:	8903      	ldrh	r3, [r0, #8]
    6082:	7940      	ldrb	r0, [r0, #5]
    6084:	1a40      	subs	r0, r0, r1
    6086:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    608a:	b280      	uxth	r0, r0
    608c:	4770      	bx	lr
    608e:	2000      	movs	r0, #0
    6090:	e7fb      	b.n	608a <grid_ain_get_average+0x1e>
    6092:	bf00      	nop
    6094:	20004300 	.word	0x20004300

00006098 <grid_port_reset_receiver>:
#include "grid_buf.h"

// PORTS


void grid_port_reset_receiver(struct grid_port* por){
    6098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    609a:	4604      	mov	r4, r0
	
	usart_async_disable(por->usart);
    609c:	6840      	ldr	r0, [r0, #4]
    609e:	4b1f      	ldr	r3, [pc, #124]	; (611c <grid_port_reset_receiver+0x84>)
    60a0:	4798      	blx	r3
	
	por->rx_double_buffer_seek_start_index = 0;
    60a2:	2500      	movs	r5, #0
    60a4:	6265      	str	r5, [r4, #36]	; 0x24
	por->rx_double_buffer_read_start_index = 0;
    60a6:	62a5      	str	r5, [r4, #40]	; 0x28
	por->partner_status = 0;
    60a8:	f642 734b 	movw	r3, #12107	; 0x2f4b
    60ac:	54e5      	strb	r5, [r4, r3]
	
	
	por->ping_partner_token = 255;
    60ae:	22ff      	movs	r2, #255	; 0xff
    60b0:	f642 7332 	movw	r3, #12082	; 0x2f32
    60b4:	54e2      	strb	r2, [r4, r3]
	por->ping_local_token = 255;
    60b6:	f642 7731 	movw	r7, #12081	; 0x2f31
    60ba:	55e2      	strb	r2, [r4, r7]
	
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    60bc:	2102      	movs	r1, #2
    60be:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    60c2:	303b      	adds	r0, #59	; 0x3b
    60c4:	4e16      	ldr	r6, [pc, #88]	; (6120 <grid_port_reset_receiver+0x88>)
    60c6:	47b0      	blx	r6
	grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    60c8:	5de2      	ldrb	r2, [r4, r7]
    60ca:	2102      	movs	r1, #2
    60cc:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    60d0:	3039      	adds	r0, #57	; 0x39
    60d2:	47b0      	blx	r6
	grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    60d4:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    60d8:	3633      	adds	r6, #51	; 0x33
    60da:	f642 7347 	movw	r3, #12103	; 0x2f47
    60de:	5ce7      	ldrb	r7, [r4, r3]
    60e0:	4639      	mov	r1, r7
    60e2:	4630      	mov	r0, r6
    60e4:	4b0f      	ldr	r3, [pc, #60]	; (6124 <grid_port_reset_receiver+0x8c>)
    60e6:	4798      	blx	r3
    60e8:	4602      	mov	r2, r0
    60ea:	4639      	mov	r1, r7
    60ec:	4630      	mov	r0, r6
    60ee:	4b0e      	ldr	r3, [pc, #56]	; (6128 <grid_port_reset_receiver+0x90>)
    60f0:	4798      	blx	r3


	
	por->rx_double_buffer_timeout = 0;
    60f2:	61e5      	str	r5, [r4, #28]
	grid_sys_port_reset_dma(por);
    60f4:	4620      	mov	r0, r4
    60f6:	4b0d      	ldr	r3, [pc, #52]	; (612c <grid_port_reset_receiver+0x94>)
    60f8:	4798      	blx	r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[por->rx_double_buffer_seek_start_index] = 0;
    60fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
    60fc:	f241 3388 	movw	r3, #5000	; 0x1388
    6100:	3b01      	subs	r3, #1
    6102:	b29b      	uxth	r3, r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    6104:	2b00      	cmp	r3, #0
    6106:	d1fb      	bne.n	6100 <grid_port_reset_receiver+0x68>
    6108:	18a3      	adds	r3, r4, r2
    610a:	2100      	movs	r1, #0
    610c:	f241 32b4 	movw	r2, #5044	; 0x13b4
    6110:	5499      	strb	r1, [r3, r2]
	}
	
	usart_async_enable(por->usart);
    6112:	6860      	ldr	r0, [r4, #4]
    6114:	4b06      	ldr	r3, [pc, #24]	; (6130 <grid_port_reset_receiver+0x98>)
    6116:	4798      	blx	r3
    6118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    611a:	bf00      	nop
    611c:	0000cb2d 	.word	0x0000cb2d
    6120:	0000a271 	.word	0x0000a271
    6124:	0000a3c5 	.word	0x0000a3c5
    6128:	0000a401 	.word	0x0000a401
    612c:	00009d35 	.word	0x00009d35
    6130:	0000cb1d 	.word	0x0000cb1d

00006134 <grid_buffer_init>:



uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
	
	grid_buffer_error_count = 0;
    6134:	2300      	movs	r3, #0
    6136:	4a0f      	ldr	r2, [pc, #60]	; (6174 <grid_buffer_init+0x40>)
    6138:	7013      	strb	r3, [r2, #0]
	
	buf->buffer_length = length;
    613a:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    613c:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	
	buf->read_start    = 0;
    6140:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
	buf->read_stop     = 0;
    6144:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
	buf->read_active   = 0;
    6148:	f8a0 33ee 	strh.w	r3, [r0, #1006]	; 0x3ee
	
	buf->write_start    = 0;
    614c:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
	buf->write_stop     = 0;
    6150:	f8a0 33f4 	strh.w	r3, [r0, #1012]	; 0x3f4
	buf->write_active   = 0;
    6154:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
	

	for (uint16_t i=0; i<buf->buffer_length; i++){
    6158:	b149      	cbz	r1, 616e <grid_buffer_init+0x3a>
    615a:	1c43      	adds	r3, r0, #1
    615c:	1e4a      	subs	r2, r1, #1
    615e:	b292      	uxth	r2, r2
    6160:	3202      	adds	r2, #2
    6162:	4402      	add	r2, r0
		buf->buffer_storage[i] = 0;
    6164:	2100      	movs	r1, #0
    6166:	f803 1f01 	strb.w	r1, [r3, #1]!
	for (uint16_t i=0; i<buf->buffer_length; i++){
    616a:	4293      	cmp	r3, r2
    616c:	d1fb      	bne.n	6166 <grid_buffer_init+0x32>
	}
	
	return 1;
	
}
    616e:	2001      	movs	r0, #1
    6170:	4770      	bx	lr
    6172:	bf00      	nop
    6174:	200042f4 	.word	0x200042f4

00006178 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    6178:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    617c:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    6180:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    6182:	bf8f      	iteee	hi
    6184:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    6186:	8800      	ldrhls	r0, [r0, #0]
    6188:	18c0      	addls	r0, r0, r3
    618a:	1a80      	subls	r0, r0, r2
    618c:	b280      	uxth	r0, r0

	return space;

	
	
}
    618e:	4770      	bx	lr

00006190 <grid_buffer_get_space>:

uint16_t grid_buffer_get_space(struct grid_buffer* buf){
	
	uint16_t space = 0;
		
	if (buf->read_start > buf->write_start){
    6190:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    6194:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    6198:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    619a:	bf8f      	iteee	hi
    619c:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    619e:	8800      	ldrhls	r0, [r0, #0]
    61a0:	18c0      	addls	r0, r0, r3
    61a2:	1a80      	subls	r0, r0, r2
    61a4:	b280      	uxth	r0, r0
	}
	
	return space;
}
    61a6:	4770      	bx	lr

000061a8 <grid_buffer_write_init>:





uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    61a8:	b538      	push	{r3, r4, r5, lr}
    61aa:	4605      	mov	r5, r0
    61ac:	460c      	mov	r4, r1
	
	
	
	uint16_t space = grid_buffer_get_space(buf);
    61ae:	4b0b      	ldr	r3, [pc, #44]	; (61dc <grid_buffer_write_init+0x34>)
    61b0:	4798      	blx	r3

	
	if (space>length){
    61b2:	42a0      	cmp	r0, r4
    61b4:	d806      	bhi.n	61c4 <grid_buffer_write_init+0x1c>
		
		return length;
	}
	else{
		
		grid_buffer_error_count++;
    61b6:	4a0a      	ldr	r2, [pc, #40]	; (61e0 <grid_buffer_write_init+0x38>)
    61b8:	7813      	ldrb	r3, [r2, #0]
    61ba:	3301      	adds	r3, #1
    61bc:	b2db      	uxtb	r3, r3
    61be:	7013      	strb	r3, [r2, #0]
		return 0; // failed
    61c0:	2000      	movs	r0, #0
	}
	
	
	
	
}
    61c2:	bd38      	pop	{r3, r4, r5, pc}
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    61c4:	f8b5 33f2 	ldrh.w	r3, [r5, #1010]	; 0x3f2
    61c8:	4423      	add	r3, r4
    61ca:	8829      	ldrh	r1, [r5, #0]
    61cc:	fb93 f2f1 	sdiv	r2, r3, r1
    61d0:	fb01 3312 	mls	r3, r1, r2, r3
    61d4:	f8a5 33f4 	strh.w	r3, [r5, #1012]	; 0x3f4
		return length;
    61d8:	4620      	mov	r0, r4
    61da:	bd38      	pop	{r3, r4, r5, pc}
    61dc:	00006191 	.word	0x00006191
    61e0:	200042f4 	.word	0x200042f4

000061e4 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    61e4:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    61e8:	18c2      	adds	r2, r0, r3
    61ea:	7091      	strb	r1, [r2, #2]
		
	buf->write_active++;
    61ec:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    61ee:	b29b      	uxth	r3, r3
    61f0:	8801      	ldrh	r1, [r0, #0]
    61f2:	fbb3 f2f1 	udiv	r2, r3, r1
    61f6:	fb01 3312 	mls	r3, r1, r2, r3
    61fa:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
		
	return 1;
		

}
    61fe:	2001      	movs	r0, #1
    6200:	4770      	bx	lr
	...

00006204 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    6204:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    6208:	f8b0 23f4 	ldrh.w	r2, [r0, #1012]	; 0x3f4
    620c:	429a      	cmp	r2, r3
    620e:	d006      	beq.n	621e <grid_buffer_write_acknowledge+0x1a>
		buf->write_start = buf->write_active;
		return 1;
	}
	else{
		
		grid_buffer_error_count++;
    6210:	4a05      	ldr	r2, [pc, #20]	; (6228 <grid_buffer_write_acknowledge+0x24>)
    6212:	7813      	ldrb	r3, [r2, #0]
    6214:	3301      	adds	r3, #1
    6216:	b2db      	uxtb	r3, r3
    6218:	7013      	strb	r3, [r2, #0]
		return 0;
    621a:	2000      	movs	r0, #0
	}
	
	
}
    621c:	4770      	bx	lr
		buf->write_start = buf->write_active;
    621e:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
		return 1;
    6222:	2001      	movs	r0, #1
    6224:	4770      	bx	lr
    6226:	bf00      	nop
    6228:	200042f4 	.word	0x200042f4

0000622c <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    622c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6230:	b08d      	sub	sp, #52	; 0x34
    6232:	af02      	add	r7, sp, #8
    6234:	4605      	mov	r5, r0
    6236:	4616      	mov	r6, r2
	uint8_t buffer[length];
    6238:	61ba      	str	r2, [r7, #24]
    623a:	1dd3      	adds	r3, r2, #7
    623c:	f023 0307 	bic.w	r3, r3, #7
    6240:	ebad 0d03 	sub.w	sp, sp, r3
    6244:	ab02      	add	r3, sp, #8
    6246:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i<length; i++){
    6248:	2a00      	cmp	r2, #0
    624a:	f000 8274 	beq.w	6736 <grid_port_receive_decode+0x50a>
    624e:	4698      	mov	r8, r3
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    6250:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    6252:	1e59      	subs	r1, r3, #1
    6254:	1e73      	subs	r3, r6, #1
    6256:	b29b      	uxth	r3, r3
    6258:	461c      	mov	r4, r3
    625a:	613b      	str	r3, [r7, #16]
    625c:	eb08 0a04 	add.w	sl, r8, r4
    6260:	1c53      	adds	r3, r2, #1
    6262:	617b      	str	r3, [r7, #20]
    6264:	eba3 0908 	sub.w	r9, r3, r8
    6268:	f8df c360 	ldr.w	ip, [pc, #864]	; 65cc <grid_port_receive_decode+0x3a0>
    626c:	f241 3e88 	movw	lr, #5000	; 0x1388
    6270:	f241 30b4 	movw	r0, #5044	; 0x13b4
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    6274:	2400      	movs	r4, #0
    6276:	60fa      	str	r2, [r7, #12]
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    6278:	eb09 0b01 	add.w	fp, r9, r1
    627c:	fbac 230b 	umull	r2, r3, ip, fp
    6280:	0b1b      	lsrs	r3, r3, #12
    6282:	fb0e b313 	mls	r3, lr, r3, fp
    6286:	442b      	add	r3, r5
    6288:	f813 b000 	ldrb.w	fp, [r3, r0]
    628c:	f801 bf01 	strb.w	fp, [r1, #1]!
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    6290:	541c      	strb	r4, [r3, r0]
	for (uint16_t i = 0; i<length; i++){
    6292:	4551      	cmp	r1, sl
    6294:	d1f0      	bne.n	6278 <grid_port_receive_decode+0x4c>
    6296:	68fa      	ldr	r2, [r7, #12]
	message = &buffer[0];
    6298:	f8d7 b01c 	ldr.w	fp, [r7, #28]
    629c:	697b      	ldr	r3, [r7, #20]
    629e:	6939      	ldr	r1, [r7, #16]
    62a0:	440b      	add	r3, r1
    62a2:	469c      	mov	ip, r3
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    62a4:	f8df e324 	ldr.w	lr, [pc, #804]	; 65cc <grid_port_receive_decode+0x3a0>
    62a8:	f241 3488 	movw	r4, #5000	; 0x1388
    62ac:	f241 30b4 	movw	r0, #5044	; 0x13b4
    62b0:	2100      	movs	r1, #0
    62b2:	fbae 9302 	umull	r9, r3, lr, r2
    62b6:	0b1b      	lsrs	r3, r3, #12
    62b8:	fb04 2313 	mls	r3, r4, r3, r2
    62bc:	442b      	add	r3, r5
    62be:	5419      	strb	r1, [r3, r0]
    62c0:	3201      	adds	r2, #1
	for (uint16_t i = 0; i<length; i++){
    62c2:	4594      	cmp	ip, r2
    62c4:	d1f5      	bne.n	62b2 <grid_port_receive_decode+0x86>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    62c6:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    62c8:	69bb      	ldr	r3, [r7, #24]
    62ca:	4413      	add	r3, r2
    62cc:	461a      	mov	r2, r3
    62ce:	4bbf      	ldr	r3, [pc, #764]	; (65cc <grid_port_receive_decode+0x3a0>)
    62d0:	fba3 1302 	umull	r1, r3, r3, r2
    62d4:	0b1b      	lsrs	r3, r3, #12
    62d6:	f241 3188 	movw	r1, #5000	; 0x1388
    62da:	fb01 2313 	mls	r3, r1, r3, r2
    62de:	62ab      	str	r3, [r5, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    62e0:	626b      	str	r3, [r5, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    62e2:	2300      	movs	r3, #0
    62e4:	622b      	str	r3, [r5, #32]
	for (uint16_t i = 1; i<length; i++){
    62e6:	2e01      	cmp	r6, #1
    62e8:	f240 8235 	bls.w	6756 <grid_port_receive_decode+0x52a>
    62ec:	2401      	movs	r4, #1
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    62ee:	f8df a31c 	ldr.w	sl, [pc, #796]	; 660c <grid_port_receive_decode+0x3e0>
    62f2:	f8df 931c 	ldr.w	r9, [pc, #796]	; 6610 <grid_port_receive_decode+0x3e4>
    62f6:	e004      	b.n	6302 <grid_port_receive_decode+0xd6>
	for (uint16_t i = 1; i<length; i++){
    62f8:	3401      	adds	r4, #1
    62fa:	b2a4      	uxth	r4, r4
    62fc:	42a6      	cmp	r6, r4
    62fe:	f240 822a 	bls.w	6756 <grid_port_receive_decode+0x52a>
		if (buffer[i] == GRID_CONST_SOH){
    6302:	f818 3004 	ldrb.w	r3, [r8, r4]
    6306:	2b01      	cmp	r3, #1
    6308:	d1f6      	bne.n	62f8 <grid_port_receive_decode+0xcc>
			length -= i;
    630a:	1b36      	subs	r6, r6, r4
    630c:	b2b6      	uxth	r6, r6
			message = &buffer[i];
    630e:	eb08 0b04 	add.w	fp, r8, r4
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    6312:	49af      	ldr	r1, [pc, #700]	; (65d0 <grid_port_receive_decode+0x3a4>)
    6314:	4650      	mov	r0, sl
    6316:	47c8      	blx	r9
    6318:	e7ee      	b.n	62f8 <grid_port_receive_decode+0xcc>
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    631a:	61fe      	str	r6, [r7, #28]
    631c:	eb0b 0306 	add.w	r3, fp, r6
    6320:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    6324:	2b0a      	cmp	r3, #10
    6326:	f040 821b 	bne.w	6760 <grid_port_receive_decode+0x534>
		checksum_received = grid_msg_checksum_read(message, length);
    632a:	4631      	mov	r1, r6
    632c:	4658      	mov	r0, fp
    632e:	4ba9      	ldr	r3, [pc, #676]	; (65d4 <grid_port_receive_decode+0x3a8>)
    6330:	4798      	blx	r3
    6332:	4604      	mov	r4, r0
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    6334:	4631      	mov	r1, r6
    6336:	4658      	mov	r0, fp
    6338:	4ba7      	ldr	r3, [pc, #668]	; (65d8 <grid_port_receive_decode+0x3ac>)
    633a:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    633c:	4284      	cmp	r4, r0
    633e:	d003      	beq.n	6348 <grid_port_receive_decode+0x11c>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    6340:	48a6      	ldr	r0, [pc, #664]	; (65dc <grid_port_receive_decode+0x3b0>)
    6342:	4ba7      	ldr	r3, [pc, #668]	; (65e0 <grid_port_receive_decode+0x3b4>)
    6344:	4798      	blx	r3
	return;
    6346:	e20b      	b.n	6760 <grid_port_receive_decode+0x534>
			if (message[1] == GRID_CONST_BRC){ // Broadcast message
    6348:	f89b 3001 	ldrb.w	r3, [fp, #1]
    634c:	2b0f      	cmp	r3, #15
    634e:	d04c      	beq.n	63ea <grid_port_receive_decode+0x1be>
			else if (message[1] == GRID_CONST_DCT){ // Direct Message
    6350:	2b0e      	cmp	r3, #14
    6352:	f040 81ec 	bne.w	672e <grid_port_receive_decode+0x502>
				if (message[2] == GRID_CONST_ACK){
    6356:	f89b 3002 	ldrb.w	r3, [fp, #2]
    635a:	2b07      	cmp	r3, #7
    635c:	f040 8200 	bne.w	6760 <grid_port_receive_decode+0x534>
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    6360:	2200      	movs	r2, #0
    6362:	2102      	movs	r1, #2
    6364:	f10b 0008 	add.w	r0, fp, #8
    6368:	4c9e      	ldr	r4, [pc, #632]	; (65e4 <grid_port_receive_decode+0x3b8>)
    636a:	47a0      	blx	r4
    636c:	fa5f f880 	uxtb.w	r8, r0
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    6370:	2200      	movs	r2, #0
    6372:	2102      	movs	r1, #2
    6374:	f10b 0006 	add.w	r0, fp, #6
    6378:	47a0      	blx	r4
    637a:	4681      	mov	r9, r0
    637c:	b2c6      	uxtb	r6, r0
					if (por->partner_status == 0){
    637e:	f642 734b 	movw	r3, #12107	; 0x2f4b
    6382:	5ceb      	ldrb	r3, [r5, r3]
    6384:	2b00      	cmp	r3, #0
    6386:	f040 817c 	bne.w	6682 <grid_port_receive_decode+0x456>
						if (por->ping_local_token == 255){ // I have no clue
    638a:	f642 7331 	movw	r3, #12081	; 0x2f31
    638e:	5ceb      	ldrb	r3, [r5, r3]
    6390:	2bff      	cmp	r3, #255	; 0xff
    6392:	f000 80fb 	beq.w	658c <grid_port_receive_decode+0x360>
						if (partner_token_received != por->ping_partner_token){
    6396:	f642 7332 	movw	r3, #12082	; 0x2f32
    639a:	5ceb      	ldrb	r3, [r5, r3]
    639c:	42b3      	cmp	r3, r6
    639e:	d019      	beq.n	63d4 <grid_port_receive_decode+0x1a8>
							por->ping_partner_token = partner_token_received;							
    63a0:	f642 7332 	movw	r3, #12082	; 0x2f32
    63a4:	54ee      	strb	r6, [r5, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    63a6:	fa5f f289 	uxtb.w	r2, r9
    63aa:	2102      	movs	r1, #2
    63ac:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    63b0:	303b      	adds	r0, #59	; 0x3b
    63b2:	4b8d      	ldr	r3, [pc, #564]	; (65e8 <grid_port_receive_decode+0x3bc>)
    63b4:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    63b6:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    63ba:	3433      	adds	r4, #51	; 0x33
    63bc:	f642 7347 	movw	r3, #12103	; 0x2f47
    63c0:	5cee      	ldrb	r6, [r5, r3]
    63c2:	4631      	mov	r1, r6
    63c4:	4620      	mov	r0, r4
    63c6:	4b84      	ldr	r3, [pc, #528]	; (65d8 <grid_port_receive_decode+0x3ac>)
    63c8:	4798      	blx	r3
    63ca:	4602      	mov	r2, r0
    63cc:	4631      	mov	r1, r6
    63ce:	4620      	mov	r0, r4
    63d0:	4b86      	ldr	r3, [pc, #536]	; (65ec <grid_port_receive_decode+0x3c0>)
    63d2:	4798      	blx	r3
						if (por->ping_local_token != local_token_received){
    63d4:	f642 7331 	movw	r3, #12081	; 0x2f31
    63d8:	5ceb      	ldrb	r3, [r5, r3]
    63da:	4543      	cmp	r3, r8
    63dc:	f000 811e 	beq.w	661c <grid_port_receive_decode+0x3f0>
						por->ping_flag = 1;
    63e0:	2201      	movs	r2, #1
    63e2:	f642 7348 	movw	r3, #12104	; 0x2f48
    63e6:	54ea      	strb	r2, [r5, r3]
    63e8:	e1ba      	b.n	6760 <grid_port_receive_decode+0x534>
				uint8_t error=0;
    63ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
    63ee:	461a      	mov	r2, r3
    63f0:	2300      	movs	r3, #0
    63f2:	f802 3d01 	strb.w	r3, [r2, #-1]!
    63f6:	4613      	mov	r3, r2
    63f8:	4614      	mov	r4, r2
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    63fa:	2202      	movs	r2, #2
    63fc:	2104      	movs	r1, #4
    63fe:	4658      	mov	r0, fp
    6400:	f8df a210 	ldr.w	sl, [pc, #528]	; 6614 <grid_port_receive_decode+0x3e8>
    6404:	47d0      	blx	sl
    6406:	61b8      	str	r0, [r7, #24]
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    6408:	4623      	mov	r3, r4
    640a:	2202      	movs	r2, #2
    640c:	210a      	movs	r1, #10
    640e:	4658      	mov	r0, fp
    6410:	47d0      	blx	sl
    6412:	6178      	str	r0, [r7, #20]
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    6414:	4623      	mov	r3, r4
    6416:	2202      	movs	r2, #2
    6418:	2106      	movs	r1, #6
    641a:	4658      	mov	r0, fp
    641c:	47d0      	blx	sl
    641e:	b2c3      	uxtb	r3, r0
    6420:	613b      	str	r3, [r7, #16]
    6422:	3b7f      	subs	r3, #127	; 0x7f
    6424:	b2db      	uxtb	r3, r3
    6426:	60fb      	str	r3, [r7, #12]
    6428:	fa4f f983 	sxtb.w	r9, r3
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    642c:	607c      	str	r4, [r7, #4]
    642e:	4623      	mov	r3, r4
    6430:	2202      	movs	r2, #2
    6432:	2108      	movs	r1, #8
    6434:	4658      	mov	r0, fp
    6436:	47d0      	blx	sl
    6438:	fa5f f880 	uxtb.w	r8, r0
    643c:	f1a8 037f 	sub.w	r3, r8, #127	; 0x7f
    6440:	b2da      	uxtb	r2, r3
    6442:	60ba      	str	r2, [r7, #8]
    6444:	b254      	sxtb	r4, r2
				uint8_t received_rot = grid_msg_get_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
    6446:	687b      	ldr	r3, [r7, #4]
    6448:	2202      	movs	r2, #2
    644a:	210c      	movs	r1, #12
    644c:	4658      	mov	r0, fp
    644e:	47d0      	blx	sl
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    6450:	f642 7330 	movw	r3, #12080	; 0x2f30
    6454:	5ceb      	ldrb	r3, [r5, r3]
    6456:	4418      	add	r0, r3
    6458:	f000 0203 	and.w	r2, r0, #3
    645c:	607a      	str	r2, [r7, #4]
				if (por->partner_fi == 0){ // 0 deg
    645e:	b133      	cbz	r3, 646e <grid_port_receive_decode+0x242>
				else if(por->partner_fi == 1){ // 90 deg
    6460:	2b01      	cmp	r3, #1
    6462:	d179      	bne.n	6558 <grid_port_receive_decode+0x32c>
					rotated_dx  -= received_dy;
    6464:	f1c8 087f 	rsb	r8, r8, #127	; 0x7f
					rotated_dy  += received_dx;
    6468:	464c      	mov	r4, r9
					rotated_dx  -= received_dy;
    646a:	fa4f f988 	sxtb.w	r9, r8
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    646e:	f642 7349 	movw	r3, #12105	; 0x2f49
    6472:	f815 8003 	ldrb.w	r8, [r5, r3]
    6476:	f108 087f 	add.w	r8, r8, #127	; 0x7f
    647a:	44c8      	add	r8, r9
    647c:	fa5f f888 	uxtb.w	r8, r8
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    6480:	f642 734a 	movw	r3, #12106	; 0x2f4a
    6484:	f815 a003 	ldrb.w	sl, [r5, r3]
    6488:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    648c:	4454      	add	r4, sl
    648e:	fa5f fa84 	uxtb.w	sl, r4
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    6492:	68fb      	ldr	r3, [r7, #12]
    6494:	2b81      	cmp	r3, #129	; 0x81
    6496:	d075      	beq.n	6584 <grid_port_receive_decode+0x358>
					grid_msg_set_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, updated_id, &error);
    6498:	f107 0927 	add.w	r9, r7, #39	; 0x27
    649c:	f8cd 9000 	str.w	r9, [sp]
    64a0:	7e3b      	ldrb	r3, [r7, #24]
    64a2:	2202      	movs	r2, #2
    64a4:	2104      	movs	r1, #4
    64a6:	4658      	mov	r0, fp
    64a8:	4c51      	ldr	r4, [pc, #324]	; (65f0 <grid_port_receive_decode+0x3c4>)
    64aa:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, updated_dx, &error);
    64ac:	f8cd 9000 	str.w	r9, [sp]
    64b0:	4643      	mov	r3, r8
    64b2:	2202      	movs	r2, #2
    64b4:	2106      	movs	r1, #6
    64b6:	4658      	mov	r0, fp
    64b8:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, updated_dy, &error);
    64ba:	f8cd 9000 	str.w	r9, [sp]
    64be:	4653      	mov	r3, sl
    64c0:	2202      	movs	r2, #2
    64c2:	2108      	movs	r1, #8
    64c4:	4658      	mov	r0, fp
    64c6:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, updated_age, &error);
    64c8:	f8cd 9000 	str.w	r9, [sp]
    64cc:	7d3b      	ldrb	r3, [r7, #20]
    64ce:	2202      	movs	r2, #2
    64d0:	210a      	movs	r1, #10
    64d2:	4658      	mov	r0, fp
    64d4:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, updated_rot, &error);
    64d6:	f8cd 9000 	str.w	r9, [sp]
    64da:	687b      	ldr	r3, [r7, #4]
    64dc:	2202      	movs	r2, #2
    64de:	210c      	movs	r1, #12
    64e0:	4658      	mov	r0, fp
    64e2:	47a0      	blx	r4
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    64e4:	7e3c      	ldrb	r4, [r7, #24]
    64e6:	eb08 2404 	add.w	r4, r8, r4, lsl #8
    64ea:	eb0a 2a04 	add.w	sl, sl, r4, lsl #8
    64ee:	7d3c      	ldrb	r4, [r7, #20]
    64f0:	eb04 240a 	add.w	r4, r4, sl, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    64f4:	4621      	mov	r1, r4
    64f6:	483f      	ldr	r0, [pc, #252]	; (65f4 <grid_port_receive_decode+0x3c8>)
    64f8:	4b3f      	ldr	r3, [pc, #252]	; (65f8 <grid_port_receive_decode+0x3cc>)
    64fa:	4798      	blx	r3
    64fc:	2800      	cmp	r0, #0
    64fe:	f040 812f 	bne.w	6760 <grid_port_receive_decode+0x534>
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    6502:	f8d7 801c 	ldr.w	r8, [r7, #28]
    6506:	4641      	mov	r1, r8
    6508:	4658      	mov	r0, fp
    650a:	4b33      	ldr	r3, [pc, #204]	; (65d8 <grid_port_receive_decode+0x3ac>)
    650c:	4798      	blx	r3
    650e:	4602      	mov	r2, r0
    6510:	4641      	mov	r1, r8
    6512:	4658      	mov	r0, fp
    6514:	4b35      	ldr	r3, [pc, #212]	; (65ec <grid_port_receive_decode+0x3c0>)
    6516:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    6518:	f505 552c 	add.w	r5, r5, #11008	; 0x2b00
    651c:	3534      	adds	r5, #52	; 0x34
    651e:	4631      	mov	r1, r6
    6520:	4628      	mov	r0, r5
    6522:	4b36      	ldr	r3, [pc, #216]	; (65fc <grid_port_receive_decode+0x3d0>)
    6524:	4798      	blx	r3
    6526:	2800      	cmp	r0, #0
    6528:	f000 811a 	beq.w	6760 <grid_port_receive_decode+0x534>
						for (uint16_t i=0; i<length; i++){
    652c:	b166      	cbz	r6, 6548 <grid_port_receive_decode+0x31c>
    652e:	f10b 38ff 	add.w	r8, fp, #4294967295
    6532:	3e01      	subs	r6, #1
    6534:	fa1b f686 	uxtah	r6, fp, r6
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    6538:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 6618 <grid_port_receive_decode+0x3ec>
    653c:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    6540:	4628      	mov	r0, r5
    6542:	47c8      	blx	r9
						for (uint16_t i=0; i<length; i++){
    6544:	4546      	cmp	r6, r8
    6546:	d1f9      	bne.n	653c <grid_port_receive_decode+0x310>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    6548:	4628      	mov	r0, r5
    654a:	4b2d      	ldr	r3, [pc, #180]	; (6600 <grid_port_receive_decode+0x3d4>)
    654c:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    654e:	4621      	mov	r1, r4
    6550:	4828      	ldr	r0, [pc, #160]	; (65f4 <grid_port_receive_decode+0x3c8>)
    6552:	4b2c      	ldr	r3, [pc, #176]	; (6604 <grid_port_receive_decode+0x3d8>)
    6554:	4798      	blx	r3
    6556:	e103      	b.n	6760 <grid_port_receive_decode+0x534>
				else if(por->partner_fi == 2){ // 180 deg
    6558:	2b02      	cmp	r3, #2
    655a:	d108      	bne.n	656e <grid_port_receive_decode+0x342>
					rotated_dx  -= received_dx;
    655c:	693b      	ldr	r3, [r7, #16]
    655e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
    6562:	fa4f f983 	sxtb.w	r9, r3
					rotated_dy  -= received_dy;
    6566:	f1c8 047f 	rsb	r4, r8, #127	; 0x7f
    656a:	b264      	sxtb	r4, r4
    656c:	e77f      	b.n	646e <grid_port_receive_decode+0x242>
				else if(por->partner_fi == 3){ // 270 deg
    656e:	2b03      	cmp	r3, #3
    6570:	d002      	beq.n	6578 <grid_port_receive_decode+0x34c>
				int8_t rotated_dy = 0;
    6572:	2400      	movs	r4, #0
				int8_t rotated_dx = 0;
    6574:	46a1      	mov	r9, r4
    6576:	e77a      	b.n	646e <grid_port_receive_decode+0x242>
					rotated_dy  -= received_dx;
    6578:	693b      	ldr	r3, [r7, #16]
    657a:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dx  += received_dy;
    657e:	46a1      	mov	r9, r4
					rotated_dy  -= received_dx;
    6580:	b25c      	sxtb	r4, r3
    6582:	e774      	b.n	646e <grid_port_receive_decode+0x242>
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    6584:	68bb      	ldr	r3, [r7, #8]
    6586:	2b81      	cmp	r3, #129	; 0x81
    6588:	d186      	bne.n	6498 <grid_port_receive_decode+0x26c>
    658a:	e7ab      	b.n	64e4 <grid_port_receive_decode+0x2b8>
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    658c:	4819      	ldr	r0, [pc, #100]	; (65f4 <grid_port_receive_decode+0x3c8>)
    658e:	4b1e      	ldr	r3, [pc, #120]	; (6608 <grid_port_receive_decode+0x3dc>)
    6590:	4798      	blx	r3
    6592:	f000 027f 	and.w	r2, r0, #127	; 0x7f
    6596:	f642 7331 	movw	r3, #12081	; 0x2f31
    659a:	54ea      	strb	r2, [r5, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    659c:	2102      	movs	r1, #2
    659e:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    65a2:	3039      	adds	r0, #57	; 0x39
    65a4:	4b10      	ldr	r3, [pc, #64]	; (65e8 <grid_port_receive_decode+0x3bc>)
    65a6:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    65a8:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    65ac:	3433      	adds	r4, #51	; 0x33
    65ae:	f642 7347 	movw	r3, #12103	; 0x2f47
    65b2:	f815 a003 	ldrb.w	sl, [r5, r3]
    65b6:	4651      	mov	r1, sl
    65b8:	4620      	mov	r0, r4
    65ba:	4b07      	ldr	r3, [pc, #28]	; (65d8 <grid_port_receive_decode+0x3ac>)
    65bc:	4798      	blx	r3
    65be:	4602      	mov	r2, r0
    65c0:	4651      	mov	r1, sl
    65c2:	4620      	mov	r0, r4
    65c4:	4b09      	ldr	r3, [pc, #36]	; (65ec <grid_port_receive_decode+0x3c0>)
    65c6:	4798      	blx	r3
    65c8:	e6e5      	b.n	6396 <grid_port_receive_decode+0x16a>
    65ca:	bf00      	nop
    65cc:	d1b71759 	.word	0xd1b71759
    65d0:	000145b8 	.word	0x000145b8
    65d4:	0000a3e1 	.word	0x0000a3e1
    65d8:	0000a3c5 	.word	0x0000a3c5
    65dc:	0001460c 	.word	0x0001460c
    65e0:	00013195 	.word	0x00013195
    65e4:	0000a231 	.word	0x0000a231
    65e8:	0000a271 	.word	0x0000a271
    65ec:	0000a401 	.word	0x0000a401
    65f0:	0000a429 	.word	0x0000a429
    65f4:	20007260 	.word	0x20007260
    65f8:	0000a43d 	.word	0x0000a43d
    65fc:	000061a9 	.word	0x000061a9
    6600:	00006205 	.word	0x00006205
    6604:	0000a467 	.word	0x0000a467
    6608:	0000a16d 	.word	0x0000a16d
    660c:	000144c0 	.word	0x000144c0
    6610:	000130ad 	.word	0x000130ad
    6614:	0000a415 	.word	0x0000a415
    6618:	000061e5 	.word	0x000061e5
							por->partner_fi = (message[3] - por->direction + 6)%4;
    661c:	f89b 3003 	ldrb.w	r3, [fp, #3]
    6620:	7a6a      	ldrb	r2, [r5, #9]
    6622:	1a9b      	subs	r3, r3, r2
    6624:	3306      	adds	r3, #6
    6626:	425a      	negs	r2, r3
    6628:	f003 0303 	and.w	r3, r3, #3
    662c:	f002 0203 	and.w	r2, r2, #3
    6630:	bf58      	it	pl
    6632:	4253      	negpl	r3, r2
    6634:	f642 7230 	movw	r2, #12080	; 0x2f30
    6638:	54ab      	strb	r3, [r5, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    663a:	69fb      	ldr	r3, [r7, #28]
    663c:	f1a3 000a 	sub.w	r0, r3, #10
    6640:	2200      	movs	r2, #0
    6642:	2102      	movs	r1, #2
    6644:	4458      	add	r0, fp
    6646:	4b48      	ldr	r3, [pc, #288]	; (6768 <grid_port_receive_decode+0x53c>)
    6648:	4798      	blx	r3
    664a:	f642 732c 	movw	r3, #12076	; 0x2f2c
    664e:	50e8      	str	r0, [r5, r3]
							por->partner_status = 1;
    6650:	2201      	movs	r2, #1
    6652:	f642 734b 	movw	r3, #12107	; 0x2f4b
    6656:	54ea      	strb	r2, [r5, r3]
							grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    6658:	4c44      	ldr	r4, [pc, #272]	; (676c <grid_port_receive_decode+0x540>)
    665a:	4620      	mov	r0, r4
    665c:	4b44      	ldr	r3, [pc, #272]	; (6770 <grid_port_receive_decode+0x544>)
    665e:	4798      	blx	r3
    6660:	b2c0      	uxtb	r0, r0
    6662:	7160      	strb	r0, [r4, #5]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    6664:	4943      	ldr	r1, [pc, #268]	; (6774 <grid_port_receive_decode+0x548>)
    6666:	4844      	ldr	r0, [pc, #272]	; (6778 <grid_port_receive_decode+0x54c>)
    6668:	4b44      	ldr	r3, [pc, #272]	; (677c <grid_port_receive_decode+0x550>)
    666a:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    666c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    6670:	9301      	str	r3, [sp, #4]
    6672:	2100      	movs	r1, #0
    6674:	9100      	str	r1, [sp, #0]
    6676:	460b      	mov	r3, r1
    6678:	22ff      	movs	r2, #255	; 0xff
    667a:	4620      	mov	r0, r4
    667c:	4c40      	ldr	r4, [pc, #256]	; (6780 <grid_port_receive_decode+0x554>)
    667e:	47a0      	blx	r4
    6680:	e6ae      	b.n	63e0 <grid_port_receive_decode+0x1b4>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    6682:	f89b 3003 	ldrb.w	r3, [fp, #3]
    6686:	7a6a      	ldrb	r2, [r5, #9]
    6688:	1a9b      	subs	r3, r3, r2
    668a:	3306      	adds	r3, #6
    668c:	425a      	negs	r2, r3
    668e:	f003 0303 	and.w	r3, r3, #3
    6692:	f002 0203 	and.w	r2, r2, #3
    6696:	bf58      	it	pl
    6698:	4253      	negpl	r3, r2
    669a:	f642 7230 	movw	r2, #12080	; 0x2f30
    669e:	5caa      	ldrb	r2, [r5, r2]
						validator &= local_token_received == por->ping_local_token;
    66a0:	f642 7131 	movw	r1, #12081	; 0x2f31
    66a4:	5c6c      	ldrb	r4, [r5, r1]
						validator &= partner_token_received == por->ping_partner_token;
    66a6:	f642 7132 	movw	r1, #12082	; 0x2f32
    66aa:	5c69      	ldrb	r1, [r5, r1]
    66ac:	4544      	cmp	r4, r8
    66ae:	bf08      	it	eq
    66b0:	42b1      	cmpeq	r1, r6
    66b2:	bf0c      	ite	eq
    66b4:	2401      	moveq	r4, #1
    66b6:	2400      	movne	r4, #0
    66b8:	4293      	cmp	r3, r2
    66ba:	bf14      	ite	ne
    66bc:	2400      	movne	r4, #0
    66be:	f004 0401 	andeq.w	r4, r4, #1
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    66c2:	f642 732c 	movw	r3, #12076	; 0x2f2c
    66c6:	58ee      	ldr	r6, [r5, r3]
    66c8:	69fb      	ldr	r3, [r7, #28]
    66ca:	f1a3 000a 	sub.w	r0, r3, #10
    66ce:	2200      	movs	r2, #0
    66d0:	2102      	movs	r1, #2
    66d2:	4458      	add	r0, fp
    66d4:	4b24      	ldr	r3, [pc, #144]	; (6768 <grid_port_receive_decode+0x53c>)
    66d6:	4798      	blx	r3
						if (validator == 1){
    66d8:	42b0      	cmp	r0, r6
    66da:	d101      	bne.n	66e0 <grid_port_receive_decode+0x4b4>
    66dc:	2c00      	cmp	r4, #0
    66de:	d13f      	bne.n	6760 <grid_port_receive_decode+0x534>
							por->partner_status = 0;
    66e0:	2200      	movs	r2, #0
    66e2:	f642 734b 	movw	r3, #12107	; 0x2f4b
    66e6:	54ea      	strb	r2, [r5, r3]
							por->ping_partner_token = 255;
    66e8:	22ff      	movs	r2, #255	; 0xff
    66ea:	f642 7332 	movw	r3, #12082	; 0x2f32
    66ee:	54ea      	strb	r2, [r5, r3]
							por->ping_local_token = 255;
    66f0:	f642 7631 	movw	r6, #12081	; 0x2f31
    66f4:	55aa      	strb	r2, [r5, r6]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    66f6:	2102      	movs	r1, #2
    66f8:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    66fc:	303b      	adds	r0, #59	; 0x3b
    66fe:	4c21      	ldr	r4, [pc, #132]	; (6784 <grid_port_receive_decode+0x558>)
    6700:	47a0      	blx	r4
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    6702:	5daa      	ldrb	r2, [r5, r6]
    6704:	2102      	movs	r1, #2
    6706:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    670a:	3039      	adds	r0, #57	; 0x39
    670c:	47a0      	blx	r4
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    670e:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    6712:	3433      	adds	r4, #51	; 0x33
    6714:	f642 7347 	movw	r3, #12103	; 0x2f47
    6718:	5ced      	ldrb	r5, [r5, r3]
    671a:	4629      	mov	r1, r5
    671c:	4620      	mov	r0, r4
    671e:	4b1a      	ldr	r3, [pc, #104]	; (6788 <grid_port_receive_decode+0x55c>)
    6720:	4798      	blx	r3
    6722:	4602      	mov	r2, r0
    6724:	4629      	mov	r1, r5
    6726:	4620      	mov	r0, r4
    6728:	4b18      	ldr	r3, [pc, #96]	; (678c <grid_port_receive_decode+0x560>)
    672a:	4798      	blx	r3
    672c:	e018      	b.n	6760 <grid_port_receive_decode+0x534>
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    672e:	4818      	ldr	r0, [pc, #96]	; (6790 <grid_port_receive_decode+0x564>)
    6730:	4b18      	ldr	r3, [pc, #96]	; (6794 <grid_port_receive_decode+0x568>)
    6732:	4798      	blx	r3
    6734:	e014      	b.n	6760 <grid_port_receive_decode+0x534>
	message = &buffer[0];
    6736:	f8d7 b01c 	ldr.w	fp, [r7, #28]
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    673a:	6a82      	ldr	r2, [r0, #40]	; 0x28
    673c:	4432      	add	r2, r6
    673e:	4b16      	ldr	r3, [pc, #88]	; (6798 <grid_port_receive_decode+0x56c>)
    6740:	fba3 1302 	umull	r1, r3, r3, r2
    6744:	0b1b      	lsrs	r3, r3, #12
    6746:	f241 3188 	movw	r1, #5000	; 0x1388
    674a:	fb01 2313 	mls	r3, r1, r3, r2
    674e:	6283      	str	r3, [r0, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    6750:	6243      	str	r3, [r0, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    6752:	2300      	movs	r3, #0
    6754:	6203      	str	r3, [r0, #32]
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    6756:	f89b 3000 	ldrb.w	r3, [fp]
    675a:	2b01      	cmp	r3, #1
    675c:	f43f addd 	beq.w	631a <grid_port_receive_decode+0xee>
}
    6760:	372c      	adds	r7, #44	; 0x2c
    6762:	46bd      	mov	sp, r7
    6764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6768:	0000a231 	.word	0x0000a231
    676c:	20007260 	.word	0x20007260
    6770:	0000a16d 	.word	0x0000a16d
    6774:	000145cc 	.word	0x000145cc
    6778:	000144c0 	.word	0x000144c0
    677c:	000130ad 	.word	0x000130ad
    6780:	0000a1dd 	.word	0x0000a1dd
    6784:	0000a271 	.word	0x0000a271
    6788:	0000a3c5 	.word	0x0000a3c5
    678c:	0000a401 	.word	0x0000a401
    6790:	000145d4 	.word	0x000145d4
    6794:	00013195 	.word	0x00013195
    6798:	d1b71759 	.word	0xd1b71759

0000679c <grid_port_receive_task>:
void grid_port_receive_task(struct grid_port* por){
    679c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    67a0:	b083      	sub	sp, #12
    67a2:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    67a4:	7e03      	ldrb	r3, [r0, #24]
    67a6:	2b01      	cmp	r3, #1
    67a8:	d01c      	beq.n	67e4 <grid_port_receive_task+0x48>
	if	(por->rx_double_buffer_status == 0){
    67aa:	6a23      	ldr	r3, [r4, #32]
    67ac:	2b00      	cmp	r3, #0
    67ae:	f040 809f 	bne.w	68f0 <grid_port_receive_task+0x154>
		if (por->usart!=NULL){ // His is GRID usart port
    67b2:	6863      	ldr	r3, [r4, #4]
    67b4:	2b00      	cmp	r3, #0
    67b6:	d039      	beq.n	682c <grid_port_receive_task+0x90>
			if (por->rx_double_buffer_timeout > 1000){
    67b8:	69e3      	ldr	r3, [r4, #28]
    67ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    67be:	d933      	bls.n	6828 <grid_port_receive_task+0x8c>
				if (por->partner_status == 1){
    67c0:	f642 734b 	movw	r3, #12107	; 0x2f4b
    67c4:	5ce3      	ldrb	r3, [r4, r3]
    67c6:	2b01      	cmp	r3, #1
    67c8:	d01b      	beq.n	6802 <grid_port_receive_task+0x66>
					if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    67ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    67cc:	b913      	cbnz	r3, 67d4 <grid_port_receive_task+0x38>
    67ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
    67d0:	2b00      	cmp	r3, #0
    67d2:	d02b      	beq.n	682c <grid_port_receive_task+0x90>
						GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    67d4:	4950      	ldr	r1, [pc, #320]	; (6918 <grid_port_receive_task+0x17c>)
    67d6:	4851      	ldr	r0, [pc, #324]	; (691c <grid_port_receive_task+0x180>)
    67d8:	4b51      	ldr	r3, [pc, #324]	; (6920 <grid_port_receive_task+0x184>)
    67da:	4798      	blx	r3
						grid_port_reset_receiver(por);
    67dc:	4620      	mov	r0, r4
    67de:	4b51      	ldr	r3, [pc, #324]	; (6924 <grid_port_receive_task+0x188>)
    67e0:	4798      	blx	r3
    67e2:	e023      	b.n	682c <grid_port_receive_task+0x90>
		por->usart_error_flag = 0;
    67e4:	2500      	movs	r5, #0
    67e6:	7605      	strb	r5, [r0, #24]
		grid_port_reset_receiver(por);
    67e8:	4b4e      	ldr	r3, [pc, #312]	; (6924 <grid_port_receive_task+0x188>)
    67ea:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500); // White triangle
    67ec:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    67f0:	9301      	str	r3, [sp, #4]
    67f2:	9500      	str	r5, [sp, #0]
    67f4:	23ff      	movs	r3, #255	; 0xff
    67f6:	461a      	mov	r2, r3
    67f8:	4619      	mov	r1, r3
    67fa:	484b      	ldr	r0, [pc, #300]	; (6928 <grid_port_receive_task+0x18c>)
    67fc:	4d4b      	ldr	r5, [pc, #300]	; (692c <grid_port_receive_task+0x190>)
    67fe:	47a8      	blx	r5
    6800:	e7d3      	b.n	67aa <grid_port_receive_task+0xe>
					GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    6802:	494b      	ldr	r1, [pc, #300]	; (6930 <grid_port_receive_task+0x194>)
    6804:	4845      	ldr	r0, [pc, #276]	; (691c <grid_port_receive_task+0x180>)
    6806:	4b46      	ldr	r3, [pc, #280]	; (6920 <grid_port_receive_task+0x184>)
    6808:	4798      	blx	r3
					grid_port_reset_receiver(por);
    680a:	4620      	mov	r0, r4
    680c:	4b45      	ldr	r3, [pc, #276]	; (6924 <grid_port_receive_task+0x188>)
    680e:	4798      	blx	r3
					grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500);
    6810:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    6814:	9301      	str	r3, [sp, #4]
    6816:	2300      	movs	r3, #0
    6818:	9300      	str	r3, [sp, #0]
    681a:	23ff      	movs	r3, #255	; 0xff
    681c:	461a      	mov	r2, r3
    681e:	4619      	mov	r1, r3
    6820:	4841      	ldr	r0, [pc, #260]	; (6928 <grid_port_receive_task+0x18c>)
    6822:	4d42      	ldr	r5, [pc, #264]	; (692c <grid_port_receive_task+0x190>)
    6824:	47a8      	blx	r5
    6826:	e001      	b.n	682c <grid_port_receive_task+0x90>
				por->rx_double_buffer_timeout++;
    6828:	3301      	adds	r3, #1
    682a:	61e3      	str	r3, [r4, #28]
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    682c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    682e:	18e1      	adds	r1, r4, r3
    6830:	f241 32b4 	movw	r2, #5044	; 0x13b4
    6834:	5c8a      	ldrb	r2, [r1, r2]
    6836:	2a0a      	cmp	r2, #10
    6838:	d013      	beq.n	6862 <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    683a:	2a00      	cmp	r2, #0
    683c:	d068      	beq.n	6910 <grid_port_receive_task+0x174>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    683e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    6840:	1e51      	subs	r1, r2, #1
    6842:	428b      	cmp	r3, r1
    6844:	d01f      	beq.n	6886 <grid_port_receive_task+0xea>
    6846:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    684a:	f241 3087 	movw	r0, #4999	; 0x1387
				por->rx_double_buffer_timeout = 0;
    684e:	2600      	movs	r6, #0
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    6850:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 693c <grid_port_receive_task+0x1a0>
    6854:	f241 3788 	movw	r7, #5000	; 0x1388
    6858:	f241 35b4 	movw	r5, #5044	; 0x13b4
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    685c:	f241 3c86 	movw	ip, #4998	; 0x1386
    6860:	e034      	b.n	68cc <grid_port_receive_task+0x130>
				por->rx_double_buffer_status = 1;
    6862:	2301      	movs	r3, #1
    6864:	6223      	str	r3, [r4, #32]
				por->rx_double_buffer_timeout = 0;
    6866:	2300      	movs	r3, #0
    6868:	61e3      	str	r3, [r4, #28]
				return;
    686a:	e051      	b.n	6910 <grid_port_receive_task+0x174>
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    686c:	b15a      	cbz	r2, 6886 <grid_port_receive_task+0xea>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    686e:	4402      	add	r2, r0
    6870:	fbae 8302 	umull	r8, r3, lr, r2
    6874:	0b1b      	lsrs	r3, r3, #12
    6876:	fb07 2213 	mls	r2, r7, r3, r2
    687a:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    687c:	5d53      	ldrb	r3, [r2, r5]
    687e:	b913      	cbnz	r3, 6886 <grid_port_receive_task+0xea>
				por->rx_double_buffer_timeout = 0;
    6880:	61e6      	str	r6, [r4, #28]
				por->rx_double_buffer_seek_start_index=0;
    6882:	6266      	str	r6, [r4, #36]	; 0x24
    6884:	e014      	b.n	68b0 <grid_port_receive_task+0x114>
				GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun");
    6886:	492b      	ldr	r1, [pc, #172]	; (6934 <grid_port_receive_task+0x198>)
    6888:	4824      	ldr	r0, [pc, #144]	; (691c <grid_port_receive_task+0x180>)
    688a:	4b25      	ldr	r3, [pc, #148]	; (6920 <grid_port_receive_task+0x184>)
    688c:	4798      	blx	r3
				grid_port_reset_receiver(por);
    688e:	4620      	mov	r0, r4
    6890:	4b24      	ldr	r3, [pc, #144]	; (6924 <grid_port_receive_task+0x188>)
    6892:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED
    6894:	23c8      	movs	r3, #200	; 0xc8
    6896:	9301      	str	r3, [sp, #4]
    6898:	2302      	movs	r3, #2
    689a:	9300      	str	r3, [sp, #0]
    689c:	2300      	movs	r3, #0
    689e:	461a      	mov	r2, r3
    68a0:	21ff      	movs	r1, #255	; 0xff
    68a2:	4821      	ldr	r0, [pc, #132]	; (6928 <grid_port_receive_task+0x18c>)
    68a4:	4c21      	ldr	r4, [pc, #132]	; (692c <grid_port_receive_task+0x190>)
    68a6:	47a0      	blx	r4
				return;
    68a8:	e032      	b.n	6910 <grid_port_receive_task+0x174>
				por->rx_double_buffer_timeout = 0;
    68aa:	61e6      	str	r6, [r4, #28]
				por->rx_double_buffer_seek_start_index++;
    68ac:	3301      	adds	r3, #1
    68ae:	6263      	str	r3, [r4, #36]	; 0x24
    68b0:	3901      	subs	r1, #1
    68b2:	b289      	uxth	r1, r1
		for(uint16_t i = 0; i<490; i++){
    68b4:	b1d1      	cbz	r1, 68ec <grid_port_receive_task+0x150>
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    68b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    68b8:	18e2      	adds	r2, r4, r3
    68ba:	5d52      	ldrb	r2, [r2, r5]
    68bc:	2a0a      	cmp	r2, #10
    68be:	d0d0      	beq.n	6862 <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    68c0:	b332      	cbz	r2, 6910 <grid_port_receive_task+0x174>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    68c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    68c4:	f102 38ff 	add.w	r8, r2, #4294967295
    68c8:	4543      	cmp	r3, r8
    68ca:	d0dc      	beq.n	6886 <grid_port_receive_task+0xea>
    68cc:	4283      	cmp	r3, r0
    68ce:	d0cd      	beq.n	686c <grid_port_receive_task+0xd0>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    68d0:	4402      	add	r2, r0
    68d2:	fbae 9802 	umull	r9, r8, lr, r2
    68d6:	ea4f 3818 	mov.w	r8, r8, lsr #12
    68da:	fb07 2218 	mls	r2, r7, r8, r2
    68de:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    68e0:	5d52      	ldrb	r2, [r2, r5]
    68e2:	2a00      	cmp	r2, #0
    68e4:	d1cf      	bne.n	6886 <grid_port_receive_task+0xea>
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    68e6:	4563      	cmp	r3, ip
    68e8:	d9df      	bls.n	68aa <grid_port_receive_task+0x10e>
    68ea:	e7c9      	b.n	6880 <grid_port_receive_task+0xe4>
	if (por->rx_double_buffer_status == 0){
    68ec:	6a23      	ldr	r3, [r4, #32]
    68ee:	b17b      	cbz	r3, 6910 <grid_port_receive_task+0x174>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    68f0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    68f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
    68f4:	4299      	cmp	r1, r3
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    68f6:	bf32      	itee	cc
    68f8:	3301      	addcc	r3, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    68fa:	f503 539c 	addcs.w	r3, r3, #4992	; 0x1380
    68fe:	3309      	addcs	r3, #9
    6900:	1a5a      	subs	r2, r3, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    6902:	b292      	uxth	r2, r2
    6904:	b289      	uxth	r1, r1
    6906:	4620      	mov	r0, r4
    6908:	4b0b      	ldr	r3, [pc, #44]	; (6938 <grid_port_receive_task+0x19c>)
    690a:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    690c:	2300      	movs	r3, #0
    690e:	6223      	str	r3, [r4, #32]
}
    6910:	b003      	add	sp, #12
    6912:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    6916:	bf00      	nop
    6918:	00014664 	.word	0x00014664
    691c:	000144c0 	.word	0x000144c0
    6920:	000130ad 	.word	0x000130ad
    6924:	00006099 	.word	0x00006099
    6928:	20007260 	.word	0x20007260
    692c:	0000a1dd 	.word	0x0000a1dd
    6930:	00014640 	.word	0x00014640
    6934:	00014680 	.word	0x00014680
    6938:	0000622d 	.word	0x0000622d
    693c:	d1b71759 	.word	0xd1b71759

00006940 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    6940:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    6944:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    6948:	429a      	cmp	r2, r3
    694a:	d000      	beq.n	694e <grid_buffer_read_size+0xe>
    694c:	e7fe      	b.n	694c <grid_buffer_read_size+0xc>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    694e:	f8b0 23ea 	ldrh.w	r2, [r0, #1002]	; 0x3ea
    6952:	429a      	cmp	r2, r3
    6954:	d000      	beq.n	6958 <grid_buffer_read_size+0x18>
    6956:	e7fe      	b.n	6956 <grid_buffer_read_size+0x16>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    6958:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    695a:	f8b0 53f2 	ldrh.w	r5, [r0, #1010]	; 0x3f2
    695e:	42ab      	cmp	r3, r5
    6960:	d028      	beq.n	69b4 <grid_buffer_read_size+0x74>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    6962:	8804      	ldrh	r4, [r0, #0]
    6964:	b314      	cbz	r4, 69ac <grid_buffer_read_size+0x6c>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    6966:	4626      	mov	r6, r4
    6968:	fb93 f2f4 	sdiv	r2, r3, r4
    696c:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    6970:	b291      	uxth	r1, r2
    6972:	428d      	cmp	r5, r1
    6974:	d020      	beq.n	69b8 <grid_buffer_read_size+0x78>
		
		if (buf->buffer_storage[index] == '\n'){
    6976:	fa10 f282 	uxtah	r2, r0, r2
    697a:	7892      	ldrb	r2, [r2, #2]
    697c:	2a0a      	cmp	r2, #10
    697e:	d116      	bne.n	69ae <grid_buffer_read_size+0x6e>
    6980:	2300      	movs	r3, #0
						
			return i+1; // packet length
    6982:	3301      	adds	r3, #1
    6984:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    6986:	bcf0      	pop	{r4, r5, r6, r7}
    6988:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    698a:	fb92 f1f6 	sdiv	r1, r2, r6
    698e:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    6992:	b28f      	uxth	r7, r1
    6994:	42bd      	cmp	r5, r7
    6996:	d011      	beq.n	69bc <grid_buffer_read_size+0x7c>
    6998:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    699a:	fa10 f181 	uxtah	r1, r0, r1
    699e:	7889      	ldrb	r1, [r1, #2]
    69a0:	290a      	cmp	r1, #10
    69a2:	d0ee      	beq.n	6982 <grid_buffer_read_size+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    69a4:	3301      	adds	r3, #1
    69a6:	b29b      	uxth	r3, r3
    69a8:	42a3      	cmp	r3, r4
    69aa:	d1ee      	bne.n	698a <grid_buffer_read_size+0x4a>
    69ac:	e7fe      	b.n	69ac <grid_buffer_read_size+0x6c>
    69ae:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    69b0:	2300      	movs	r3, #0
    69b2:	e7f7      	b.n	69a4 <grid_buffer_read_size+0x64>
		return 0;
    69b4:	2000      	movs	r0, #0
    69b6:	e7e6      	b.n	6986 <grid_buffer_read_size+0x46>
		if (index == buf->write_start) return 0;
    69b8:	2000      	movs	r0, #0
    69ba:	e7e4      	b.n	6986 <grid_buffer_read_size+0x46>
    69bc:	2000      	movs	r0, #0
    69be:	e7e2      	b.n	6986 <grid_buffer_read_size+0x46>

000069c0 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    69c0:	f8b0 23ee 	ldrh.w	r2, [r0, #1006]	; 0x3ee
    69c4:	f8b0 33ec 	ldrh.w	r3, [r0, #1004]	; 0x3ec
    69c8:	4293      	cmp	r3, r2
    69ca:	d000      	beq.n	69ce <grid_buffer_read_init+0xe>
    69cc:	e7fe      	b.n	69cc <grid_buffer_read_init+0xc>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    69ce:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    69d2:	4293      	cmp	r3, r2
    69d4:	d000      	beq.n	69d8 <grid_buffer_read_init+0x18>
    69d6:	e7fe      	b.n	69d6 <grid_buffer_read_init+0x16>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    69d8:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    69da:	f8b0 53f2 	ldrh.w	r5, [r0, #1010]	; 0x3f2
    69de:	42aa      	cmp	r2, r5
    69e0:	d032      	beq.n	6a48 <grid_buffer_read_init+0x88>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    69e2:	8804      	ldrh	r4, [r0, #0]
    69e4:	b364      	cbz	r4, 6a40 <grid_buffer_read_init+0x80>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    69e6:	4626      	mov	r6, r4
    69e8:	fb92 f3f4 	sdiv	r3, r2, r4
    69ec:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    69f0:	b299      	uxth	r1, r3
    69f2:	428d      	cmp	r5, r1
    69f4:	d02a      	beq.n	6a4c <grid_buffer_read_init+0x8c>
    69f6:	460b      	mov	r3, r1
					
		if (buf->buffer_storage[index] == '\n'){
    69f8:	1841      	adds	r1, r0, r1
    69fa:	7889      	ldrb	r1, [r1, #2]
    69fc:	290a      	cmp	r1, #10
    69fe:	d120      	bne.n	6a42 <grid_buffer_read_init+0x82>
    6a00:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    6a02:	3301      	adds	r3, #1
    6a04:	fb93 f2f4 	sdiv	r2, r3, r4
    6a08:	fb04 3312 	mls	r3, r4, r2, r3
    6a0c:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
					
			buf->read_length = i+1;
    6a10:	1c4b      	adds	r3, r1, #1
    6a12:	b29b      	uxth	r3, r3
    6a14:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    6a18:	4618      	mov	r0, r3
    6a1a:	bcf0      	pop	{r4, r5, r6, r7}
    6a1c:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    6a1e:	fb92 f3f6 	sdiv	r3, r2, r6
    6a22:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    6a26:	b29f      	uxth	r7, r3
    6a28:	42bd      	cmp	r5, r7
    6a2a:	d011      	beq.n	6a50 <grid_buffer_read_init+0x90>
    6a2c:	463b      	mov	r3, r7
    6a2e:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    6a30:	19c7      	adds	r7, r0, r7
    6a32:	78bf      	ldrb	r7, [r7, #2]
    6a34:	2f0a      	cmp	r7, #10
    6a36:	d0e4      	beq.n	6a02 <grid_buffer_read_init+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    6a38:	3101      	adds	r1, #1
    6a3a:	b289      	uxth	r1, r1
    6a3c:	42a1      	cmp	r1, r4
    6a3e:	d1ee      	bne.n	6a1e <grid_buffer_read_init+0x5e>
    6a40:	e7fe      	b.n	6a40 <grid_buffer_read_init+0x80>
    6a42:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    6a44:	2100      	movs	r1, #0
    6a46:	e7f7      	b.n	6a38 <grid_buffer_read_init+0x78>
		return 0;
    6a48:	2300      	movs	r3, #0
    6a4a:	e7e5      	b.n	6a18 <grid_buffer_read_init+0x58>
		if (index == buf->write_start) return 0;	
    6a4c:	2300      	movs	r3, #0
    6a4e:	e7e3      	b.n	6a18 <grid_buffer_read_init+0x58>
    6a50:	2300      	movs	r3, #0
    6a52:	e7e1      	b.n	6a18 <grid_buffer_read_init+0x58>

00006a54 <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    6a54:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    6a58:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    6a5c:	4299      	cmp	r1, r3
    6a5e:	d00f      	beq.n	6a80 <grid_buffer_read_character+0x2c>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    6a60:	b410      	push	{r4}
    6a62:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    6a64:	18c1      	adds	r1, r0, r3
    6a66:	7888      	ldrb	r0, [r1, #2]
		
		buf->read_active++;
    6a68:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    6a6a:	b29b      	uxth	r3, r3
    6a6c:	8814      	ldrh	r4, [r2, #0]
    6a6e:	fbb3 f1f4 	udiv	r1, r3, r4
    6a72:	fb04 3311 	mls	r3, r4, r1, r3
    6a76:	f8a2 33ee 	strh.w	r3, [r2, #1006]	; 0x3ee
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    6a7a:	f85d 4b04 	ldr.w	r4, [sp], #4
    6a7e:	4770      	bx	lr
    6a80:	e7fe      	b.n	6a80 <grid_buffer_read_character+0x2c>

00006a82 <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    6a82:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    6a86:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    6a8a:	429a      	cmp	r2, r3
    6a8c:	d000      	beq.n	6a90 <grid_buffer_read_acknowledge+0xe>
    6a8e:	e7fe      	b.n	6a8e <grid_buffer_read_acknowledge+0xc>
		buf->read_start = buf->read_stop;
    6a90:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    6a94:	2001      	movs	r0, #1
    6a96:	4770      	bx	lr

00006a98 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    6a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6a9c:	b086      	sub	sp, #24
    6a9e:	4604      	mov	r4, r0
    6aa0:	460f      	mov	r7, r1
    6aa2:	4615      	mov	r5, r2
    6aa4:	4698      	mov	r8, r3
	
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    6aa6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    6aaa:	f500 501c 	add.w	r0, r0, #9984	; 0x2700
    6aae:	303c      	adds	r0, #60	; 0x3c
    6ab0:	4e53      	ldr	r6, [pc, #332]	; (6c00 <grid_port_init+0x168>)
    6ab2:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, GRID_BUFFER_SIZE);
    6ab4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    6ab8:	f504 502c 	add.w	r0, r4, #11008	; 0x2b00
    6abc:	3034      	adds	r0, #52	; 0x34
    6abe:	47b0      	blx	r6
	
	
	por->cooldown = 0;
    6ac0:	2300      	movs	r3, #0
    6ac2:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    6ac4:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    6ac8:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    6aca:	f884 8009 	strb.w	r8, [r4, #9]
	
	por->usart	= usart;
    6ace:	6067      	str	r7, [r4, #4]
	por->type		= type;
    6ad0:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    6ad2:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    6ad4:	6223      	str	r3, [r4, #32]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    6ad6:	4618      	mov	r0, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    6ad8:	f241 3188 	movw	r1, #5000	; 0x1388
		por->tx_double_buffer[i] = 0;		
    6adc:	18e2      	adds	r2, r4, r3
    6ade:	f882 002c 	strb.w	r0, [r2, #44]	; 0x2c
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    6ae2:	3301      	adds	r3, #1
    6ae4:	428b      	cmp	r3, r1
    6ae6:	d1f9      	bne.n	6adc <grid_port_init+0x44>
    6ae8:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    6aea:	f241 36b4 	movw	r6, #5044	; 0x13b4
    6aee:	4618      	mov	r0, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    6af0:	f241 3188 	movw	r1, #5000	; 0x1388
		por->rx_double_buffer[i] = 0;
    6af4:	18e2      	adds	r2, r4, r3
    6af6:	5590      	strb	r0, [r2, r6]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    6af8:	3301      	adds	r3, #1
    6afa:	428b      	cmp	r3, r1
    6afc:	d1fa      	bne.n	6af4 <grid_port_init+0x5c>
	}
	
	por->partner_fi = 0;
    6afe:	2300      	movs	r3, #0
    6b00:	f642 7230 	movw	r2, #12080	; 0x2f30
    6b04:	54a3      	strb	r3, [r4, r2]
	
	por->partner_hwcfg = 0;
    6b06:	f642 722c 	movw	r2, #12076	; 0x2f2c
    6b0a:	50a3      	str	r3, [r4, r2]
	por->partner_status = 1;
    6b0c:	2101      	movs	r1, #1
    6b0e:	f642 724b 	movw	r2, #12107	; 0x2f4b
    6b12:	54a1      	strb	r1, [r4, r2]
	
	por->ping_local_token = 255;
    6b14:	22ff      	movs	r2, #255	; 0xff
    6b16:	f642 7131 	movw	r1, #12081	; 0x2f31
    6b1a:	5462      	strb	r2, [r4, r1]
	por->ping_partner_token = 255;
    6b1c:	f642 7132 	movw	r1, #12082	; 0x2f32
    6b20:	5462      	strb	r2, [r4, r1]
	
	por->ping_flag = 0;
    6b22:	f642 7248 	movw	r2, #12104	; 0x2f48
    6b26:	54a3      	strb	r3, [r4, r2]
	
	if (type == GRID_PORT_TYPE_USART){	
    6b28:	2d01      	cmp	r5, #1
    6b2a:	d006      	beq.n	6b3a <grid_port_init+0xa2>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    6b2c:	2201      	movs	r2, #1
    6b2e:	f642 734b 	movw	r3, #12107	; 0x2f4b
    6b32:	54e2      	strb	r2, [r4, r3]
	}
	
}
    6b34:	b006      	add	sp, #24
    6b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    6b3a:	f642 724b 	movw	r2, #12107	; 0x2f4b
    6b3e:	54a3      	strb	r3, [r4, r2]
		por->partner_fi = 0;
    6b40:	f642 7230 	movw	r2, #12080	; 0x2f30
    6b44:	54a3      	strb	r3, [r4, r2]
		sprintf(por->ping_packet, "%c%c%c%c%02x%02x%02x%c00\n", GRID_CONST_SOH, GRID_CONST_DCT, GRID_CONST_BELL, por->direction, grid_sys_get_hwcfg(), 255, 255, GRID_CONST_EOT);
    6b46:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    6b4a:	3533      	adds	r5, #51	; 0x33
    6b4c:	7a66      	ldrb	r6, [r4, #9]
    6b4e:	b2f6      	uxtb	r6, r6
    6b50:	4b2c      	ldr	r3, [pc, #176]	; (6c04 <grid_port_init+0x16c>)
    6b52:	4798      	blx	r3
    6b54:	2304      	movs	r3, #4
    6b56:	9305      	str	r3, [sp, #20]
    6b58:	23ff      	movs	r3, #255	; 0xff
    6b5a:	9304      	str	r3, [sp, #16]
    6b5c:	9303      	str	r3, [sp, #12]
    6b5e:	9002      	str	r0, [sp, #8]
    6b60:	9601      	str	r6, [sp, #4]
    6b62:	2307      	movs	r3, #7
    6b64:	9300      	str	r3, [sp, #0]
    6b66:	230e      	movs	r3, #14
    6b68:	2201      	movs	r2, #1
    6b6a:	4927      	ldr	r1, [pc, #156]	; (6c08 <grid_port_init+0x170>)
    6b6c:	4628      	mov	r0, r5
    6b6e:	4e27      	ldr	r6, [pc, #156]	; (6c0c <grid_port_init+0x174>)
    6b70:	47b0      	blx	r6
		por->ping_packet_length = strlen(por->ping_packet);	
    6b72:	4628      	mov	r0, r5
    6b74:	4b26      	ldr	r3, [pc, #152]	; (6c10 <grid_port_init+0x178>)
    6b76:	4798      	blx	r3
    6b78:	b2c0      	uxtb	r0, r0
    6b7a:	f642 7347 	movw	r3, #12103	; 0x2f47
    6b7e:	54e0      	strb	r0, [r4, r3]
		grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    6b80:	5ce6      	ldrb	r6, [r4, r3]
    6b82:	b2f6      	uxtb	r6, r6
    6b84:	5ce1      	ldrb	r1, [r4, r3]
    6b86:	4628      	mov	r0, r5
    6b88:	4b22      	ldr	r3, [pc, #136]	; (6c14 <grid_port_init+0x17c>)
    6b8a:	4798      	blx	r3
    6b8c:	4602      	mov	r2, r0
    6b8e:	4631      	mov	r1, r6
    6b90:	4628      	mov	r0, r5
    6b92:	4b21      	ldr	r3, [pc, #132]	; (6c18 <grid_port_init+0x180>)
    6b94:	4798      	blx	r3
		if (por->direction == GRID_CONST_NORTH){
    6b96:	7a63      	ldrb	r3, [r4, #9]
    6b98:	b2db      	uxtb	r3, r3
    6b9a:	2b11      	cmp	r3, #17
    6b9c:	d014      	beq.n	6bc8 <grid_port_init+0x130>
		else if (por->direction == GRID_CONST_EAST){
    6b9e:	7a63      	ldrb	r3, [r4, #9]
    6ba0:	b2db      	uxtb	r3, r3
    6ba2:	2b12      	cmp	r3, #18
    6ba4:	d019      	beq.n	6bda <grid_port_init+0x142>
		else if (por->direction == GRID_CONST_SOUTH){
    6ba6:	7a63      	ldrb	r3, [r4, #9]
    6ba8:	b2db      	uxtb	r3, r3
    6baa:	2b13      	cmp	r3, #19
    6bac:	d01e      	beq.n	6bec <grid_port_init+0x154>
		else if (por->direction == GRID_CONST_WEST){
    6bae:	7a63      	ldrb	r3, [r4, #9]
    6bb0:	b2db      	uxtb	r3, r3
    6bb2:	2b14      	cmp	r3, #20
    6bb4:	d1be      	bne.n	6b34 <grid_port_init+0x9c>
			por->dx = -1;
    6bb6:	22ff      	movs	r2, #255	; 0xff
    6bb8:	f642 7349 	movw	r3, #12105	; 0x2f49
    6bbc:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    6bbe:	2200      	movs	r2, #0
    6bc0:	f642 734a 	movw	r3, #12106	; 0x2f4a
    6bc4:	54e2      	strb	r2, [r4, r3]
    6bc6:	e7b5      	b.n	6b34 <grid_port_init+0x9c>
			por->dx = 0;
    6bc8:	2200      	movs	r2, #0
    6bca:	f642 7349 	movw	r3, #12105	; 0x2f49
    6bce:	54e2      	strb	r2, [r4, r3]
			por->dy = 1;
    6bd0:	2201      	movs	r2, #1
    6bd2:	f642 734a 	movw	r3, #12106	; 0x2f4a
    6bd6:	54e2      	strb	r2, [r4, r3]
    6bd8:	e7ac      	b.n	6b34 <grid_port_init+0x9c>
			por->dx = 1;
    6bda:	2201      	movs	r2, #1
    6bdc:	f642 7349 	movw	r3, #12105	; 0x2f49
    6be0:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    6be2:	2200      	movs	r2, #0
    6be4:	f642 734a 	movw	r3, #12106	; 0x2f4a
    6be8:	54e2      	strb	r2, [r4, r3]
    6bea:	e7a3      	b.n	6b34 <grid_port_init+0x9c>
			por->dx = 0;
    6bec:	2200      	movs	r2, #0
    6bee:	f642 7349 	movw	r3, #12105	; 0x2f49
    6bf2:	54e2      	strb	r2, [r4, r3]
			por->dy = -1;
    6bf4:	22ff      	movs	r2, #255	; 0xff
    6bf6:	f642 734a 	movw	r3, #12106	; 0x2f4a
    6bfa:	54e2      	strb	r2, [r4, r3]
    6bfc:	e79a      	b.n	6b34 <grid_port_init+0x9c>
    6bfe:	bf00      	nop
    6c00:	00006135 	.word	0x00006135
    6c04:	0000a2d5 	.word	0x0000a2d5
    6c08:	0001469c 	.word	0x0001469c
    6c0c:	0001340d 	.word	0x0001340d
    6c10:	00013455 	.word	0x00013455
    6c14:	0000a3c5 	.word	0x0000a3c5
    6c18:	0000a401 	.word	0x0000a401

00006c1c <grid_port_init_all>:

void grid_port_init_all(void){
    6c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    6c20:	b082      	sub	sp, #8
	
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    6c22:	2600      	movs	r6, #0
    6c24:	9600      	str	r6, [sp, #0]
    6c26:	2311      	movs	r3, #17
    6c28:	2201      	movs	r2, #1
    6c2a:	491b      	ldr	r1, [pc, #108]	; (6c98 <grid_port_init_all+0x7c>)
    6c2c:	481b      	ldr	r0, [pc, #108]	; (6c9c <grid_port_init_all+0x80>)
    6c2e:	4d1c      	ldr	r5, [pc, #112]	; (6ca0 <grid_port_init_all+0x84>)
    6c30:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    6c32:	2401      	movs	r4, #1
    6c34:	9400      	str	r4, [sp, #0]
    6c36:	2312      	movs	r3, #18
    6c38:	4622      	mov	r2, r4
    6c3a:	491a      	ldr	r1, [pc, #104]	; (6ca4 <grid_port_init_all+0x88>)
    6c3c:	481a      	ldr	r0, [pc, #104]	; (6ca8 <grid_port_init_all+0x8c>)
    6c3e:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    6c40:	f04f 0902 	mov.w	r9, #2
    6c44:	f8cd 9000 	str.w	r9, [sp]
    6c48:	2313      	movs	r3, #19
    6c4a:	4622      	mov	r2, r4
    6c4c:	4917      	ldr	r1, [pc, #92]	; (6cac <grid_port_init_all+0x90>)
    6c4e:	4818      	ldr	r0, [pc, #96]	; (6cb0 <grid_port_init_all+0x94>)
    6c50:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    6c52:	2703      	movs	r7, #3
    6c54:	9700      	str	r7, [sp, #0]
    6c56:	2314      	movs	r3, #20
    6c58:	4622      	mov	r2, r4
    6c5a:	4916      	ldr	r1, [pc, #88]	; (6cb4 <grid_port_init_all+0x98>)
    6c5c:	4816      	ldr	r0, [pc, #88]	; (6cb8 <grid_port_init_all+0x9c>)
    6c5e:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    6c60:	f8df 805c 	ldr.w	r8, [pc, #92]	; 6cc0 <grid_port_init_all+0xa4>
    6c64:	f04f 0aff 	mov.w	sl, #255	; 0xff
    6c68:	f8cd a000 	str.w	sl, [sp]
    6c6c:	4633      	mov	r3, r6
    6c6e:	463a      	mov	r2, r7
    6c70:	4631      	mov	r1, r6
    6c72:	4640      	mov	r0, r8
    6c74:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    6c76:	4f11      	ldr	r7, [pc, #68]	; (6cbc <grid_port_init_all+0xa0>)
    6c78:	f8cd a000 	str.w	sl, [sp]
    6c7c:	4633      	mov	r3, r6
    6c7e:	464a      	mov	r2, r9
    6c80:	4631      	mov	r1, r6
    6c82:	4638      	mov	r0, r7
    6c84:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    6c86:	f642 734b 	movw	r3, #12107	; 0x2f4b
    6c8a:	f808 4003 	strb.w	r4, [r8, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    6c8e:	54fc      	strb	r4, [r7, r3]
	
	
}
    6c90:	b002      	add	sp, #8
    6c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    6c96:	bf00      	nop
    6c98:	200011d4 	.word	0x200011d4
    6c9c:	200013a8 	.word	0x200013a8
    6ca0:	00006a99 	.word	0x00006a99
    6ca4:	20001180 	.word	0x20001180
    6ca8:	20010f38 	.word	0x20010f38
    6cac:	200012d8 	.word	0x200012d8
    6cb0:	2000af9c 	.word	0x2000af9c
    6cb4:	20001288 	.word	0x20001288
    6cb8:	20007b9c 	.word	0x20007b9c
    6cbc:	2000deec 	.word	0x2000deec
    6cc0:	20004308 	.word	0x20004308

00006cc4 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    6cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6cc8:	b095      	sub	sp, #84	; 0x54
    6cca:	af02      	add	r7, sp, #8
    6ccc:	4605      	mov	r5, r0
    6cce:	60f9      	str	r1, [r7, #12]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    6cd0:	f500 532c 	add.w	r3, r0, #11008	; 0x2b00
    6cd4:	3334      	adds	r3, #52	; 0x34
    6cd6:	613b      	str	r3, [r7, #16]
    6cd8:	4618      	mov	r0, r3
    6cda:	4b60      	ldr	r3, [pc, #384]	; (6e5c <grid_port_process_inbound+0x198>)
    6cdc:	4798      	blx	r3
	
	if (!packet_size){
    6cde:	b920      	cbnz	r0, 6cea <grid_port_process_inbound+0x26>
		
		// NO PACKET IN RX BUFFER
		return 0;
    6ce0:	2000      	movs	r0, #0
		}	

		return 1;
	}
		
}
    6ce2:	374c      	adds	r7, #76	; 0x4c
    6ce4:	46bd      	mov	sp, r7
    6ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6cea:	4680      	mov	r8, r0
	}else{
    6cec:	f8c7 d004 	str.w	sp, [r7, #4]
		port_array_default[0] = &GRID_PORT_N;
    6cf0:	4b5b      	ldr	r3, [pc, #364]	; (6e60 <grid_port_process_inbound+0x19c>)
    6cf2:	61bb      	str	r3, [r7, #24]
		port_array_default[1] = &GRID_PORT_E;
    6cf4:	4b5b      	ldr	r3, [pc, #364]	; (6e64 <grid_port_process_inbound+0x1a0>)
    6cf6:	61fb      	str	r3, [r7, #28]
		port_array_default[2] = &GRID_PORT_S;
    6cf8:	4b5b      	ldr	r3, [pc, #364]	; (6e68 <grid_port_process_inbound+0x1a4>)
    6cfa:	623b      	str	r3, [r7, #32]
		port_array_default[3] = &GRID_PORT_W;
    6cfc:	4b5b      	ldr	r3, [pc, #364]	; (6e6c <grid_port_process_inbound+0x1a8>)
    6cfe:	627b      	str	r3, [r7, #36]	; 0x24
		port_array_default[4] = &GRID_PORT_U;
    6d00:	4b5b      	ldr	r3, [pc, #364]	; (6e70 <grid_port_process_inbound+0x1ac>)
    6d02:	62bb      	str	r3, [r7, #40]	; 0x28
		port_array_default[5] = &GRID_PORT_H;
    6d04:	4b5b      	ldr	r3, [pc, #364]	; (6e74 <grid_port_process_inbound+0x1b0>)
    6d06:	62fb      	str	r3, [r7, #44]	; 0x2c
    6d08:	f107 0318 	add.w	r3, r7, #24
    6d0c:	f107 0030 	add.w	r0, r7, #48	; 0x30
		uint8_t j=0;
    6d10:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    6d12:	f642 714b 	movw	r1, #12107	; 0x2f4b
    6d16:	e001      	b.n	6d1c <grid_port_process_inbound+0x58>
		for(uint8_t i=0; i<port_count; i++){
    6d18:	4283      	cmp	r3, r0
    6d1a:	d00d      	beq.n	6d38 <grid_port_process_inbound+0x74>
			if (port_array_default[i]->partner_status != 0){
    6d1c:	f853 2b04 	ldr.w	r2, [r3], #4
    6d20:	5c56      	ldrb	r6, [r2, r1]
    6d22:	2e00      	cmp	r6, #0
    6d24:	d0f8      	beq.n	6d18 <grid_port_process_inbound+0x54>
				port_array[j] = port_array_default[i];
    6d26:	f107 0648 	add.w	r6, r7, #72	; 0x48
    6d2a:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    6d2e:	f846 2c18 	str.w	r2, [r6, #-24]
				j++;
    6d32:	3401      	adds	r4, #1
    6d34:	b2e4      	uxtb	r4, r4
    6d36:	e7ef      	b.n	6d18 <grid_port_process_inbound+0x54>
		for (uint8_t i=0; i<port_count; i++)
    6d38:	2c00      	cmp	r4, #0
    6d3a:	d07d      	beq.n	6e38 <grid_port_process_inbound+0x174>
    6d3c:	f107 0930 	add.w	r9, r7, #48	; 0x30
    6d40:	1e66      	subs	r6, r4, #1
    6d42:	b2f6      	uxtb	r6, r6
    6d44:	3601      	adds	r6, #1
    6d46:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    6d4a:	f242 7b3c 	movw	fp, #10044	; 0x273c
    6d4e:	f8df a144 	ldr.w	sl, [pc, #324]	; 6e94 <grid_port_process_inbound+0x1d0>
    6d52:	f8c7 9014 	str.w	r9, [r7, #20]
    6d56:	e006      	b.n	6d66 <grid_port_process_inbound+0xa2>
    6d58:	4458      	add	r0, fp
    6d5a:	47d0      	blx	sl
    6d5c:	4580      	cmp	r8, r0
    6d5e:	d80c      	bhi.n	6d7a <grid_port_process_inbound+0xb6>
		for (uint8_t i=0; i<port_count; i++)
    6d60:	697b      	ldr	r3, [r7, #20]
    6d62:	42b3      	cmp	r3, r6
    6d64:	d017      	beq.n	6d96 <grid_port_process_inbound+0xd2>
			if (port_array[i] != por || loopback){
    6d66:	697b      	ldr	r3, [r7, #20]
    6d68:	f853 0b04 	ldr.w	r0, [r3], #4
    6d6c:	617b      	str	r3, [r7, #20]
    6d6e:	4285      	cmp	r5, r0
    6d70:	d1f2      	bne.n	6d58 <grid_port_process_inbound+0x94>
    6d72:	68fb      	ldr	r3, [r7, #12]
    6d74:	2b00      	cmp	r3, #0
    6d76:	d0f3      	beq.n	6d60 <grid_port_process_inbound+0x9c>
    6d78:	e7ee      	b.n	6d58 <grid_port_process_inbound+0x94>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    6d7a:	23c8      	movs	r3, #200	; 0xc8
    6d7c:	9301      	str	r3, [sp, #4]
    6d7e:	2302      	movs	r3, #2
    6d80:	9300      	str	r3, [sp, #0]
    6d82:	2300      	movs	r3, #0
    6d84:	2264      	movs	r2, #100	; 0x64
    6d86:	4611      	mov	r1, r2
    6d88:	483b      	ldr	r0, [pc, #236]	; (6e78 <grid_port_process_inbound+0x1b4>)
    6d8a:	4c3c      	ldr	r4, [pc, #240]	; (6e7c <grid_port_process_inbound+0x1b8>)
    6d8c:	47a0      	blx	r4
					return 0;
    6d8e:	2000      	movs	r0, #0
    6d90:	f8d7 d004 	ldr.w	sp, [r7, #4]
    6d94:	e7a5      	b.n	6ce2 <grid_port_process_inbound+0x1e>
    6d96:	469b      	mov	fp, r3
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    6d98:	6938      	ldr	r0, [r7, #16]
    6d9a:	4b39      	ldr	r3, [pc, #228]	; (6e80 <grid_port_process_inbound+0x1bc>)
    6d9c:	4798      	blx	r3
    6d9e:	4580      	cmp	r8, r0
    6da0:	d000      	beq.n	6da4 <grid_port_process_inbound+0xe0>
    6da2:	e7fe      	b.n	6da2 <grid_port_process_inbound+0xde>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    6da4:	f242 7a3c 	movw	sl, #10044	; 0x273c
    6da8:	4e36      	ldr	r6, [pc, #216]	; (6e84 <grid_port_process_inbound+0x1c0>)
    6daa:	e003      	b.n	6db4 <grid_port_process_inbound+0xf0>
			if (port_array[i] != por || loopback){
    6dac:	68fb      	ldr	r3, [r7, #12]
    6dae:	b92b      	cbnz	r3, 6dbc <grid_port_process_inbound+0xf8>
		for (uint8_t i=0; i<port_count; i++)
    6db0:	45d9      	cmp	r9, fp
    6db2:	d046      	beq.n	6e42 <grid_port_process_inbound+0x17e>
			if (port_array[i] != por || loopback){
    6db4:	f859 0b04 	ldr.w	r0, [r9], #4
    6db8:	4285      	cmp	r5, r0
    6dba:	d0f7      	beq.n	6dac <grid_port_process_inbound+0xe8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    6dbc:	4641      	mov	r1, r8
    6dbe:	4450      	add	r0, sl
    6dc0:	47b0      	blx	r6
    6dc2:	e7f5      	b.n	6db0 <grid_port_process_inbound+0xec>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    6dc4:	68b9      	ldr	r1, [r7, #8]
    6dc6:	4448      	add	r0, r9
    6dc8:	47d0      	blx	sl
			for (uint8_t i=0; i<port_count; i++){
    6dca:	697b      	ldr	r3, [r7, #20]
    6dcc:	42b3      	cmp	r3, r6
    6dce:	d007      	beq.n	6de0 <grid_port_process_inbound+0x11c>
				if (port_array[i] != por || loopback){
    6dd0:	f856 0b04 	ldr.w	r0, [r6], #4
    6dd4:	4285      	cmp	r5, r0
    6dd6:	d1f5      	bne.n	6dc4 <grid_port_process_inbound+0x100>
    6dd8:	68fb      	ldr	r3, [r7, #12]
    6dda:	2b00      	cmp	r3, #0
    6ddc:	d0f5      	beq.n	6dca <grid_port_process_inbound+0x106>
    6dde:	e7f1      	b.n	6dc4 <grid_port_process_inbound+0x100>
    6de0:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t j=0; j<packet_size; j++)
    6de4:	fa1f f38b 	uxth.w	r3, fp
    6de8:	4543      	cmp	r3, r8
    6dea:	d20a      	bcs.n	6e02 <grid_port_process_inbound+0x13e>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    6dec:	6938      	ldr	r0, [r7, #16]
    6dee:	4b26      	ldr	r3, [pc, #152]	; (6e88 <grid_port_process_inbound+0x1c4>)
    6df0:	4798      	blx	r3
    6df2:	60b8      	str	r0, [r7, #8]
			for (uint8_t i=0; i<port_count; i++){
    6df4:	2c00      	cmp	r4, #0
    6df6:	d0f3      	beq.n	6de0 <grid_port_process_inbound+0x11c>
    6df8:	f107 0630 	add.w	r6, r7, #48	; 0x30
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    6dfc:	f242 793c 	movw	r9, #10044	; 0x273c
    6e00:	e7e6      	b.n	6dd0 <grid_port_process_inbound+0x10c>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    6e02:	6938      	ldr	r0, [r7, #16]
    6e04:	4b21      	ldr	r3, [pc, #132]	; (6e8c <grid_port_process_inbound+0x1c8>)
    6e06:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    6e08:	b1a4      	cbz	r4, 6e34 <grid_port_process_inbound+0x170>
    6e0a:	f107 0430 	add.w	r4, r7, #48	; 0x30
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    6e0e:	f242 783c 	movw	r8, #10044	; 0x273c
    6e12:	4e1f      	ldr	r6, [pc, #124]	; (6e90 <grid_port_process_inbound+0x1cc>)
    6e14:	697b      	ldr	r3, [r7, #20]
    6e16:	4699      	mov	r9, r3
    6e18:	e003      	b.n	6e22 <grid_port_process_inbound+0x15e>
			if (port_array[i] != por || loopback){
    6e1a:	68fb      	ldr	r3, [r7, #12]
    6e1c:	b92b      	cbnz	r3, 6e2a <grid_port_process_inbound+0x166>
		for (uint8_t i=0; i<port_count; i++)
    6e1e:	45a1      	cmp	r9, r4
    6e20:	d006      	beq.n	6e30 <grid_port_process_inbound+0x16c>
			if (port_array[i] != por || loopback){
    6e22:	f854 0b04 	ldr.w	r0, [r4], #4
    6e26:	4285      	cmp	r5, r0
    6e28:	d0f7      	beq.n	6e1a <grid_port_process_inbound+0x156>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    6e2a:	4440      	add	r0, r8
    6e2c:	47b0      	blx	r6
    6e2e:	e7f6      	b.n	6e1e <grid_port_process_inbound+0x15a>
		return 1;
    6e30:	2001      	movs	r0, #1
    6e32:	e7ad      	b.n	6d90 <grid_port_process_inbound+0xcc>
    6e34:	2001      	movs	r0, #1
    6e36:	e7ab      	b.n	6d90 <grid_port_process_inbound+0xcc>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    6e38:	6938      	ldr	r0, [r7, #16]
    6e3a:	4b11      	ldr	r3, [pc, #68]	; (6e80 <grid_port_process_inbound+0x1bc>)
    6e3c:	4798      	blx	r3
    6e3e:	4540      	cmp	r0, r8
    6e40:	d1af      	bne.n	6da2 <grid_port_process_inbound+0xde>
    6e42:	1e63      	subs	r3, r4, #1
    6e44:	b2db      	uxtb	r3, r3
    6e46:	f107 0248 	add.w	r2, r7, #72	; 0x48
    6e4a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    6e4e:	3b14      	subs	r3, #20
		for (uint8_t i=0; i<port_count; i++)
    6e50:	f04f 0b00 	mov.w	fp, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    6e54:	f8df a040 	ldr.w	sl, [pc, #64]	; 6e98 <grid_port_process_inbound+0x1d4>
    6e58:	617b      	str	r3, [r7, #20]
    6e5a:	e7c7      	b.n	6dec <grid_port_process_inbound+0x128>
    6e5c:	00006941 	.word	0x00006941
    6e60:	200013a8 	.word	0x200013a8
    6e64:	20010f38 	.word	0x20010f38
    6e68:	2000af9c 	.word	0x2000af9c
    6e6c:	20007b9c 	.word	0x20007b9c
    6e70:	20004308 	.word	0x20004308
    6e74:	2000deec 	.word	0x2000deec
    6e78:	20007260 	.word	0x20007260
    6e7c:	0000a1dd 	.word	0x0000a1dd
    6e80:	000069c1 	.word	0x000069c1
    6e84:	000061a9 	.word	0x000061a9
    6e88:	00006a55 	.word	0x00006a55
    6e8c:	00006a83 	.word	0x00006a83
    6e90:	00006205 	.word	0x00006205
    6e94:	00006179 	.word	0x00006179
    6e98:	000061e5 	.word	0x000061e5

00006e9c <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    6e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6ea0:	b0ed      	sub	sp, #436	; 0x1b4
    6ea2:	9001      	str	r0, [sp, #4]
			

	// OLD DEBUG IMPLEMENTATION
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    6ea4:	f500 591c 	add.w	r9, r0, #9984	; 0x2700
    6ea8:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    6eac:	4648      	mov	r0, r9
    6eae:	4b81      	ldr	r3, [pc, #516]	; (70b4 <grid_port_process_outbound_usb+0x218>)
    6eb0:	4798      	blx	r3
	
	if (!length){		
    6eb2:	2800      	cmp	r0, #0
    6eb4:	f000 80fa 	beq.w	70ac <grid_port_process_outbound_usb+0x210>
    6eb8:	4680      	mov	r8, r0
    6eba:	9a01      	ldr	r2, [sp, #4]
    6ebc:	f102 042b 	add.w	r4, r2, #43	; 0x2b
    6ec0:	f502 529d 	add.w	r2, r2, #5024	; 0x13a0
    6ec4:	3213      	adds	r2, #19
    6ec6:	4623      	mov	r3, r4
	}
	
	
	// Clear the tx double buffer	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;
    6ec8:	2100      	movs	r1, #0
    6eca:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    6ece:	4293      	cmp	r3, r2
    6ed0:	d1fb      	bne.n	6eca <grid_port_process_outbound_usb+0x2e>
	}
		
	struct grid_msg message;
	grid_msg_init(&message);
    6ed2:	a805      	add	r0, sp, #20
    6ed4:	4b78      	ldr	r3, [pc, #480]	; (70b8 <grid_port_process_outbound_usb+0x21c>)
    6ed6:	4798      	blx	r3
		

	// Let's transfer the packet to local memory
	grid_buffer_read_init(&por->tx_buffer);
    6ed8:	4648      	mov	r0, r9
    6eda:	4b78      	ldr	r3, [pc, #480]	; (70bc <grid_port_process_outbound_usb+0x220>)
    6edc:	4798      	blx	r3
    6ede:	f108 38ff 	add.w	r8, r8, #4294967295
    6ee2:	fa1f f888 	uxth.w	r8, r8
    6ee6:	f108 082c 	add.w	r8, r8, #44	; 0x2c
    6eea:	9b01      	ldr	r3, [sp, #4]
    6eec:	4498      	add	r8, r3
    6eee:	4625      	mov	r5, r4
		
	for (uint16_t i = 0; i<length; i++){
			
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    6ef0:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 70ec <grid_port_process_outbound_usb+0x250>
		
		grid_msg_packet_receive_char(&message, nextchar);
    6ef4:	4f72      	ldr	r7, [pc, #456]	; (70c0 <grid_port_process_outbound_usb+0x224>)
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    6ef6:	4648      	mov	r0, r9
    6ef8:	47d8      	blx	fp
    6efa:	4606      	mov	r6, r0
		grid_msg_packet_receive_char(&message, nextchar);
    6efc:	4601      	mov	r1, r0
    6efe:	a805      	add	r0, sp, #20
    6f00:	47b8      	blx	r7
		por->tx_double_buffer[i] = nextchar;	
    6f02:	f805 6f01 	strb.w	r6, [r5, #1]!
	for (uint16_t i = 0; i<length; i++){
    6f06:	4545      	cmp	r5, r8
    6f08:	d1f5      	bne.n	6ef6 <grid_port_process_outbound_usb+0x5a>
			
	}
				
	// Let's acknowledge the transactions	(should wait for partner to send ack)
	grid_buffer_read_acknowledge(&por->tx_buffer);
    6f0a:	4648      	mov	r0, r9
    6f0c:	4b6d      	ldr	r3, [pc, #436]	; (70c4 <grid_port_process_outbound_usb+0x228>)
    6f0e:	4798      	blx	r3

	// GRID-2-HOST TRANSLATOR
		
	uint8_t error=0;
			
	int8_t dx = grid_msg_header_get_dx(&message) - GRID_SYS_DEFAULT_POSITION;
    6f10:	a805      	add	r0, sp, #20
    6f12:	4b6d      	ldr	r3, [pc, #436]	; (70c8 <grid_port_process_outbound_usb+0x22c>)
    6f14:	4798      	blx	r3
    6f16:	387f      	subs	r0, #127	; 0x7f
    6f18:	fa4f f980 	sxtb.w	r9, r0
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    6f1c:	a805      	add	r0, sp, #20
    6f1e:	4b6b      	ldr	r3, [pc, #428]	; (70cc <grid_port_process_outbound_usb+0x230>)
    6f20:	4798      	blx	r3
    6f22:	387f      	subs	r0, #127	; 0x7f
    6f24:	b246      	sxtb	r6, r0
	uint8_t current_stop		= 0;
		
		
	uint8_t error_flag = 0;
							
	for (uint16_t i=0; i<message.body_length; i++){
    6f26:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
    6f28:	2b00      	cmp	r3, #0
    6f2a:	f000 80ab 	beq.w	7084 <grid_port_process_outbound_usb+0x1e8>
				// Relative midi translation magic
			//	midi_channel = ((256-dy*2)%8+grid_sys_state.bank_active*8)%16;		  2bank			
						
						
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    6f2e:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
    6f32:	4273      	negs	r3, r6
    6f34:	f006 0603 	and.w	r6, r6, #3
    6f38:	f003 0303 	and.w	r3, r3, #3
    6f3c:	bf58      	it	pl
    6f3e:	425e      	negpl	r6, r3
					
					
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    6f40:	ea4f 1909 	mov.w	r9, r9, lsl #4
    6f44:	2500      	movs	r5, #0
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    6f46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 70f0 <grid_port_process_outbound_usb+0x254>
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    6f4a:	4f61      	ldr	r7, [pc, #388]	; (70d0 <grid_port_process_outbound_usb+0x234>)
    6f4c:	46b3      	mov	fp, r6
    6f4e:	462e      	mov	r6, r5
    6f50:	e006      	b.n	6f60 <grid_port_process_outbound_usb+0xc4>
			current_start = i;
    6f52:	b2ee      	uxtb	r6, r5
	for (uint16_t i=0; i<message.body_length; i++){
    6f54:	3501      	adds	r5, #1
    6f56:	b2ad      	uxth	r5, r5
    6f58:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
    6f5a:	429d      	cmp	r5, r3
    6f5c:	f080 8092 	bcs.w	7084 <grid_port_process_outbound_usb+0x1e8>
		if (message.body[i] == GRID_CONST_STX){
    6f60:	ab05      	add	r3, sp, #20
    6f62:	442b      	add	r3, r5
    6f64:	7d1b      	ldrb	r3, [r3, #20]
    6f66:	2b02      	cmp	r3, #2
    6f68:	d0f3      	beq.n	6f52 <grid_port_process_outbound_usb+0xb6>
		else if (message.body[i] == GRID_CONST_ETX && current_start!=0){
    6f6a:	2b03      	cmp	r3, #3
    6f6c:	d1f2      	bne.n	6f54 <grid_port_process_outbound_usb+0xb8>
    6f6e:	2e00      	cmp	r6, #0
    6f70:	d0f0      	beq.n	6f54 <grid_port_process_outbound_usb+0xb8>
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    6f72:	46b2      	mov	sl, r6
    6f74:	9602      	str	r6, [sp, #8]
    6f76:	2201      	movs	r2, #1
    6f78:	4631      	mov	r1, r6
    6f7a:	a805      	add	r0, sp, #20
    6f7c:	47c0      	blx	r8
    6f7e:	b2c6      	uxtb	r6, r0
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    6f80:	2301      	movs	r3, #1
    6f82:	2204      	movs	r2, #4
    6f84:	4651      	mov	r1, sl
    6f86:	a805      	add	r0, sp, #20
    6f88:	47c0      	blx	r8
    6f8a:	b2c0      	uxtb	r0, r0
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    6f8c:	2e00      	cmp	r6, #0
    6f8e:	d146      	bne.n	701e <grid_port_process_outbound_usb+0x182>
    6f90:	280e      	cmp	r0, #14
    6f92:	d1df      	bne.n	6f54 <grid_port_process_outbound_usb+0xb8>
				uint8_t midi_cablecommand = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_offset,		GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_length);
    6f94:	2302      	movs	r3, #2
    6f96:	2205      	movs	r2, #5
    6f98:	f8dd a008 	ldr.w	sl, [sp, #8]
    6f9c:	4651      	mov	r1, sl
    6f9e:	a805      	add	r0, sp, #20
    6fa0:	47c0      	blx	r8
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    6fa2:	2302      	movs	r3, #2
    6fa4:	2207      	movs	r2, #7
    6fa6:	f8cd a008 	str.w	sl, [sp, #8]
    6faa:	4651      	mov	r1, sl
    6fac:	a805      	add	r0, sp, #20
    6fae:	47c0      	blx	r8
    6fb0:	4682      	mov	sl, r0
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    6fb2:	2302      	movs	r3, #2
    6fb4:	2209      	movs	r2, #9
    6fb6:	9902      	ldr	r1, [sp, #8]
    6fb8:	a805      	add	r0, sp, #20
    6fba:	47c0      	blx	r8
    6fbc:	9003      	str	r0, [sp, #12]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    6fbe:	2302      	movs	r3, #2
    6fc0:	220b      	movs	r2, #11
    6fc2:	9902      	ldr	r1, [sp, #8]
    6fc4:	a805      	add	r0, sp, #20
    6fc6:	47c0      	blx	r8
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
    6fc8:	f3ca 1a03 	ubfx	sl, sl, #4, #4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    6fcc:	4b41      	ldr	r3, [pc, #260]	; (70d4 <grid_port_process_outbound_usb+0x238>)
    6fce:	7bdb      	ldrb	r3, [r3, #15]
				
				//grid_keyboard_keychange(&grid_keyboard_state, &key);
				
				struct grid_midi_event_desc midievent;
								
				midievent.byte0 = 0<<4|midi_command;
    6fd0:	f88d a010 	strb.w	sl, [sp, #16]
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    6fd4:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
    6fd8:	425a      	negs	r2, r3
    6fda:	f003 030f 	and.w	r3, r3, #15
    6fde:	f002 020f 	and.w	r2, r2, #15
    6fe2:	bf58      	it	pl
    6fe4:	4253      	negpl	r3, r2
				midievent.byte1 = midi_command<<4|midi_channel;
    6fe6:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
    6fea:	f88d 3011 	strb.w	r3, [sp, #17]
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    6fee:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6ff2:	33e0      	adds	r3, #224	; 0xe0
    6ff4:	444b      	add	r3, r9
    6ff6:	fb87 2103 	smull	r2, r1, r7, r3
    6ffa:	17da      	asrs	r2, r3, #31
    6ffc:	ebc2 1221 	rsb	r2, r2, r1, asr #4
    7000:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    7004:	eba3 1342 	sub.w	r3, r3, r2, lsl #5
    7008:	f88d 3012 	strb.w	r3, [sp, #18]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    700c:	f88d 0013 	strb.w	r0, [sp, #19]
				midievent.byte2 = midi_param1;
				midievent.byte3 = midi_param2;
				
				grid_midi_tx_push(midievent);
    7010:	9804      	ldr	r0, [sp, #16]
    7012:	4b31      	ldr	r3, [pc, #196]	; (70d8 <grid_port_process_outbound_usb+0x23c>)
    7014:	4798      	blx	r3
				grid_midi_tx_pop(midievent);				
    7016:	9804      	ldr	r0, [sp, #16]
    7018:	4b30      	ldr	r3, [pc, #192]	; (70dc <grid_port_process_outbound_usb+0x240>)
    701a:	4798      	blx	r3
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    701c:	e79a      	b.n	6f54 <grid_port_process_outbound_usb+0xb8>
// 				
// 				audiodf_midi_write(0<<4|midi_command, midi_command<<4|midi_channel, midi_param1, midi_param2);	
				
													
			}
			else if (msg_class == GRID_CLASS_MIDIABSOLUTE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    701e:	2e01      	cmp	r6, #1
    7020:	d12e      	bne.n	7080 <grid_port_process_outbound_usb+0x1e4>
    7022:	280e      	cmp	r0, #14
    7024:	d001      	beq.n	702a <grid_port_process_outbound_usb+0x18e>
// 					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
// 					
// 					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
			}
				
			current_start = 0;
    7026:	2600      	movs	r6, #0
    7028:	e794      	b.n	6f54 <grid_port_process_outbound_usb+0xb8>
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    702a:	2302      	movs	r3, #2
    702c:	2205      	movs	r2, #5
    702e:	9e02      	ldr	r6, [sp, #8]
    7030:	4631      	mov	r1, r6
    7032:	a805      	add	r0, sp, #20
    7034:	47c0      	blx	r8
    7036:	9003      	str	r0, [sp, #12]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    7038:	2302      	movs	r3, #2
    703a:	2207      	movs	r2, #7
    703c:	4631      	mov	r1, r6
    703e:	a805      	add	r0, sp, #20
    7040:	47c0      	blx	r8
    7042:	4682      	mov	sl, r0
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    7044:	2302      	movs	r3, #2
    7046:	2209      	movs	r2, #9
    7048:	9602      	str	r6, [sp, #8]
    704a:	4631      	mov	r1, r6
    704c:	a805      	add	r0, sp, #20
    704e:	47c0      	blx	r8
    7050:	4606      	mov	r6, r0
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    7052:	2302      	movs	r3, #2
    7054:	220b      	movs	r2, #11
    7056:	9902      	ldr	r1, [sp, #8]
    7058:	a805      	add	r0, sp, #20
    705a:	47c0      	blx	r8
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    705c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7060:	f88d 3010 	strb.w	r3, [sp, #16]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    7064:	f88d a011 	strb.w	sl, [sp, #17]
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    7068:	f88d 6012 	strb.w	r6, [sp, #18]
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    706c:	f88d 0013 	strb.w	r0, [sp, #19]
				grid_midi_tx_push(midievent);
    7070:	9804      	ldr	r0, [sp, #16]
    7072:	4b19      	ldr	r3, [pc, #100]	; (70d8 <grid_port_process_outbound_usb+0x23c>)
    7074:	4798      	blx	r3
				grid_midi_tx_pop(midievent);	
    7076:	9804      	ldr	r0, [sp, #16]
    7078:	4b18      	ldr	r3, [pc, #96]	; (70dc <grid_port_process_outbound_usb+0x240>)
    707a:	4798      	blx	r3
			current_start = 0;
    707c:	2600      	movs	r6, #0
    707e:	e769      	b.n	6f54 <grid_port_process_outbound_usb+0xb8>
    7080:	2600      	movs	r6, #0
    7082:	e767      	b.n	6f54 <grid_port_process_outbound_usb+0xb8>
			
						
	}		
		
		
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    7084:	a805      	add	r0, sp, #20
    7086:	4b16      	ldr	r3, [pc, #88]	; (70e0 <grid_port_process_outbound_usb+0x244>)
    7088:	4798      	blx	r3
	
	for (uint32_t i=0; i<packet_length; i++){
    708a:	4606      	mov	r6, r0
    708c:	b148      	cbz	r0, 70a2 <grid_port_process_outbound_usb+0x206>
    708e:	2500      	movs	r5, #0
		
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    7090:	4f14      	ldr	r7, [pc, #80]	; (70e4 <grid_port_process_outbound_usb+0x248>)
    7092:	4629      	mov	r1, r5
    7094:	a805      	add	r0, sp, #20
    7096:	47b8      	blx	r7
    7098:	f804 0f01 	strb.w	r0, [r4, #1]!
	for (uint32_t i=0; i<packet_length; i++){
    709c:	3501      	adds	r5, #1
    709e:	42ae      	cmp	r6, r5
    70a0:	d1f7      	bne.n	7092 <grid_port_process_outbound_usb+0x1f6>

	}
			
	// Let's send the packet through USB
	cdcdf_acm_write(por->tx_double_buffer, packet_length);
    70a2:	4631      	mov	r1, r6
    70a4:	9801      	ldr	r0, [sp, #4]
    70a6:	302c      	adds	r0, #44	; 0x2c
    70a8:	4b0f      	ldr	r3, [pc, #60]	; (70e8 <grid_port_process_outbound_usb+0x24c>)
    70aa:	4798      	blx	r3

	
}
    70ac:	b06d      	add	sp, #436	; 0x1b4
    70ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    70b2:	bf00      	nop
    70b4:	00006941 	.word	0x00006941
    70b8:	00005941 	.word	0x00005941
    70bc:	000069c1 	.word	0x000069c1
    70c0:	000059f5 	.word	0x000059f5
    70c4:	00006a83 	.word	0x00006a83
    70c8:	000057d9 	.word	0x000057d9
    70cc:	00005819 	.word	0x00005819
    70d0:	2aaaaaab 	.word	0x2aaaaaab
    70d4:	20007260 	.word	0x20007260
    70d8:	0000bf31 	.word	0x0000bf31
    70dc:	0000bf6d 	.word	0x0000bf6d
    70e0:	00005879 	.word	0x00005879
    70e4:	00005a4b 	.word	0x00005a4b
    70e8:	00011545 	.word	0x00011545
    70ec:	00006a55 	.word	0x00006a55
    70f0:	00005911 	.word	0x00005911

000070f4 <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    70f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    70f8:	f5ad 7d79 	sub.w	sp, sp, #996	; 0x3e4
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    70fc:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    7100:	353c      	adds	r5, #60	; 0x3c
    7102:	4628      	mov	r0, r5
    7104:	4b92      	ldr	r3, [pc, #584]	; (7350 <grid_port_process_outbound_ui+0x25c>)
    7106:	4798      	blx	r3
	
	if (!length){
    7108:	b918      	cbnz	r0, 7112 <grid_port_process_outbound_ui+0x1e>

		
	}
	
	
}
    710a:	f50d 7d79 	add.w	sp, sp, #996	; 0x3e4
    710e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7112:	4682      	mov	sl, r0
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    7114:	f44f 72c8 	mov.w	r2, #400	; 0x190
    7118:	2100      	movs	r1, #0
    711a:	a82d      	add	r0, sp, #180	; 0xb4
    711c:	4b8d      	ldr	r3, [pc, #564]	; (7354 <grid_port_process_outbound_ui+0x260>)
    711e:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    7120:	4628      	mov	r0, r5
    7122:	4b8d      	ldr	r3, [pc, #564]	; (7358 <grid_port_process_outbound_ui+0x264>)
    7124:	4798      	blx	r3
    7126:	f10d 09b3 	add.w	r9, sp, #179	; 0xb3
    712a:	f10a 36ff 	add.w	r6, sl, #4294967295
    712e:	ab2d      	add	r3, sp, #180	; 0xb4
    7130:	fa13 f686 	uxtah	r6, r3, r6
    7134:	464c      	mov	r4, r9
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    7136:	4f89      	ldr	r7, [pc, #548]	; (735c <grid_port_process_outbound_ui+0x268>)
    7138:	4628      	mov	r0, r5
    713a:	47b8      	blx	r7
    713c:	f804 0f01 	strb.w	r0, [r4, #1]!
		for (uint16_t i = 0; i<length; i++){
    7140:	42b4      	cmp	r4, r6
    7142:	d1f9      	bne.n	7138 <grid_port_process_outbound_ui+0x44>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    7144:	4628      	mov	r0, r5
    7146:	4b86      	ldr	r3, [pc, #536]	; (7360 <grid_port_process_outbound_ui+0x26c>)
    7148:	4798      	blx	r3
		uint8_t error=0;
    714a:	2300      	movs	r3, #0
    714c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    7150:	f10d 032a 	add.w	r3, sp, #42	; 0x2a
    7154:	2202      	movs	r2, #2
    7156:	2106      	movs	r1, #6
    7158:	a82d      	add	r0, sp, #180	; 0xb4
    715a:	4c82      	ldr	r4, [pc, #520]	; (7364 <grid_port_process_outbound_ui+0x270>)
    715c:	47a0      	blx	r4
    715e:	fa5f fb80 	uxtb.w	fp, r0
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    7162:	f10d 032a 	add.w	r3, sp, #42	; 0x2a
    7166:	2202      	movs	r2, #2
    7168:	2108      	movs	r1, #8
    716a:	a82d      	add	r0, sp, #180	; 0xb4
    716c:	47a0      	blx	r4
    716e:	b2c0      	uxtb	r0, r0
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    7170:	f1bb 0f7f 	cmp.w	fp, #127	; 0x7f
    7174:	d00e      	beq.n	7194 <grid_port_process_outbound_ui+0xa0>
		else if (dx == GRID_SYS_GLOBAL_POSITION && dy==GRID_SYS_GLOBAL_POSITION){
    7176:	f1bb 0f00 	cmp.w	fp, #0
    717a:	d115      	bne.n	71a8 <grid_port_process_outbound_ui+0xb4>
		uint8_t position_is_global = 0;
    717c:	fab0 f380 	clz	r3, r0
    7180:	095b      	lsrs	r3, r3, #5
    7182:	9303      	str	r3, [sp, #12]
		uint8_t position_is_local = 0;
    7184:	f8cd b010 	str.w	fp, [sp, #16]
		uint8_t error_flag = 0;	
    7188:	2500      	movs	r5, #0
    718a:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
    718e:	462c      	mov	r4, r5
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    7190:	465e      	mov	r6, fp
    7192:	e01f      	b.n	71d4 <grid_port_process_outbound_ui+0xe0>
			position_is_me = 1;
    7194:	287f      	cmp	r0, #127	; 0x7f
    7196:	bf14      	ite	ne
    7198:	f04f 0b00 	movne.w	fp, #0
    719c:	f04f 0b01 	moveq.w	fp, #1
		uint8_t position_is_local = 0;
    71a0:	2300      	movs	r3, #0
    71a2:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    71a4:	9303      	str	r3, [sp, #12]
    71a6:	e7ef      	b.n	7188 <grid_port_process_outbound_ui+0x94>
		else if (dx == GRID_SYS_LOCAL_POSITION && dy==GRID_SYS_LOCAL_POSITION){
    71a8:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
    71ac:	d108      	bne.n	71c0 <grid_port_process_outbound_ui+0xcc>
		uint8_t position_is_local = 0;
    71ae:	28ff      	cmp	r0, #255	; 0xff
    71b0:	bf14      	ite	ne
    71b2:	2300      	movne	r3, #0
    71b4:	2301      	moveq	r3, #1
    71b6:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    71b8:	2300      	movs	r3, #0
    71ba:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    71bc:	469b      	mov	fp, r3
    71be:	e7e3      	b.n	7188 <grid_port_process_outbound_ui+0x94>
		uint8_t position_is_local = 0;
    71c0:	2300      	movs	r3, #0
    71c2:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    71c4:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    71c6:	469b      	mov	fp, r3
    71c8:	e7de      	b.n	7188 <grid_port_process_outbound_ui+0x94>
				current_start = i;
    71ca:	b2e5      	uxtb	r5, r4
		for (uint16_t i=0; i<length; i++){
    71cc:	3401      	adds	r4, #1
    71ce:	b2a4      	uxth	r4, r4
    71d0:	45a2      	cmp	sl, r4
    71d2:	d09a      	beq.n	710a <grid_port_process_outbound_ui+0x16>
			if (message[i] == GRID_CONST_STX){
    71d4:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    71d8:	2b02      	cmp	r3, #2
    71da:	d0f6      	beq.n	71ca <grid_port_process_outbound_ui+0xd6>
			else if (message[i] == GRID_CONST_ETX && current_start!=0){
    71dc:	2b03      	cmp	r3, #3
    71de:	d1f5      	bne.n	71cc <grid_port_process_outbound_ui+0xd8>
    71e0:	2d00      	cmp	r5, #0
    71e2:	d0f3      	beq.n	71cc <grid_port_process_outbound_ui+0xd8>
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    71e4:	462f      	mov	r7, r5
    71e6:	1c68      	adds	r0, r5, #1
    71e8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    71ec:	2103      	movs	r1, #3
    71ee:	ab2d      	add	r3, sp, #180	; 0xb4
    71f0:	4418      	add	r0, r3
    71f2:	4b5d      	ldr	r3, [pc, #372]	; (7368 <grid_port_process_outbound_ui+0x274>)
    71f4:	4798      	blx	r3
    71f6:	fa5f f880 	uxtb.w	r8, r0
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    71fa:	1d28      	adds	r0, r5, #4
    71fc:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7200:	2101      	movs	r1, #1
    7202:	ab2d      	add	r3, sp, #180	; 0xb4
    7204:	4418      	add	r0, r3
    7206:	4b58      	ldr	r3, [pc, #352]	; (7368 <grid_port_process_outbound_ui+0x274>)
    7208:	4798      	blx	r3
    720a:	fa5f fb80 	uxtb.w	fp, r0
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    720e:	f1b8 0f30 	cmp.w	r8, #48	; 0x30
    7212:	d018      	beq.n	7246 <grid_port_process_outbound_ui+0x152>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    7214:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
    7218:	d045      	beq.n	72a6 <grid_port_process_outbound_ui+0x1b2>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    721a:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    721e:	f000 8092 	beq.w	7346 <grid_port_process_outbound_ui+0x252>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    7222:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    7226:	f000 8100 	beq.w	742a <grid_port_process_outbound_ui+0x336>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    722a:	f1b8 0f41 	cmp.w	r8, #65	; 0x41
    722e:	f000 812a 	beq.w	7486 <grid_port_process_outbound_ui+0x392>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7232:	f1b8 0f11 	cmp.w	r8, #17
    7236:	f040 81c9 	bne.w	75cc <grid_port_process_outbound_ui+0x4d8>
    723a:	f1bb 0f0f 	cmp.w	fp, #15
    723e:	f000 816a 	beq.w	7516 <grid_port_process_outbound_ui+0x422>
				current_start = 0;
    7242:	2500      	movs	r5, #0
    7244:	e7c2      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    7246:	abf8      	add	r3, sp, #992	; 0x3e0
    7248:	1958      	adds	r0, r3, r5
    724a:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    724e:	2102      	movs	r1, #2
    7250:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    7254:	4b44      	ldr	r3, [pc, #272]	; (7368 <grid_port_process_outbound_ui+0x274>)
    7256:	4798      	blx	r3
    7258:	4605      	mov	r5, r0
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    725a:	f1bb 0f0e 	cmp.w	fp, #14
    725e:	d004      	beq.n	726a <grid_port_process_outbound_ui+0x176>
					else if (msg_instr == GRID_INSTR_FETCH_code){ //GET BANK
    7260:	f1bb 0f0f 	cmp.w	fp, #15
    7264:	d011      	beq.n	728a <grid_port_process_outbound_ui+0x196>
				current_start = 0;
    7266:	2500      	movs	r5, #0
    7268:	e7b0      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_valid(&grid_sys_state) == 0){
    726a:	4840      	ldr	r0, [pc, #256]	; (736c <grid_port_process_outbound_ui+0x278>)
    726c:	4b40      	ldr	r3, [pc, #256]	; (7370 <grid_port_process_outbound_ui+0x27c>)
    726e:	4798      	blx	r3
    7270:	b928      	cbnz	r0, 727e <grid_port_process_outbound_ui+0x18a>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    7272:	230c      	movs	r3, #12
    7274:	2200      	movs	r2, #0
    7276:	4611      	mov	r1, r2
    7278:	483e      	ldr	r0, [pc, #248]	; (7374 <grid_port_process_outbound_ui+0x280>)
    727a:	4f3f      	ldr	r7, [pc, #252]	; (7378 <grid_port_process_outbound_ui+0x284>)
    727c:	47b8      	blx	r7
						grid_sys_set_bank(&grid_sys_state, banknumber);
    727e:	b2e9      	uxtb	r1, r5
    7280:	483a      	ldr	r0, [pc, #232]	; (736c <grid_port_process_outbound_ui+0x278>)
    7282:	4b3e      	ldr	r3, [pc, #248]	; (737c <grid_port_process_outbound_ui+0x288>)
    7284:	4798      	blx	r3
				current_start = 0;
    7286:	2500      	movs	r5, #0
    7288:	e7a0      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_valid(&grid_sys_state) != 0){
    728a:	4838      	ldr	r0, [pc, #224]	; (736c <grid_port_process_outbound_ui+0x278>)
    728c:	4b38      	ldr	r3, [pc, #224]	; (7370 <grid_port_process_outbound_ui+0x27c>)
    728e:	4798      	blx	r3
    7290:	4605      	mov	r5, r0
    7292:	2800      	cmp	r0, #0
    7294:	d09a      	beq.n	71cc <grid_port_process_outbound_ui+0xd8>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    7296:	2309      	movs	r3, #9
    7298:	2200      	movs	r2, #0
    729a:	4611      	mov	r1, r2
    729c:	4835      	ldr	r0, [pc, #212]	; (7374 <grid_port_process_outbound_ui+0x280>)
    729e:	4d36      	ldr	r5, [pc, #216]	; (7378 <grid_port_process_outbound_ui+0x284>)
    72a0:	47a8      	blx	r5
				current_start = 0;
    72a2:	2500      	movs	r5, #0
    72a4:	e792      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    72a6:	f1bb 0f0e 	cmp.w	fp, #14
    72aa:	d001      	beq.n	72b0 <grid_port_process_outbound_ui+0x1bc>
				current_start = 0;
    72ac:	2500      	movs	r5, #0
    72ae:	e78d      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    72b0:	9b03      	ldr	r3, [sp, #12]
    72b2:	b923      	cbnz	r3, 72be <grid_port_process_outbound_ui+0x1ca>
    72b4:	b91e      	cbnz	r6, 72be <grid_port_process_outbound_ui+0x1ca>
    72b6:	9b04      	ldr	r3, [sp, #16]
    72b8:	2b00      	cmp	r3, #0
    72ba:	f000 8416 	beq.w	7aea <grid_port_process_outbound_ui+0x9f6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_BANKNUMBER_offset], GRID_CLASS_BANKENABLED_BANKNUMBER_length, &error_flag);
    72be:	1d78      	adds	r0, r7, #5
    72c0:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    72c4:	2102      	movs	r1, #2
    72c6:	ab2d      	add	r3, sp, #180	; 0xb4
    72c8:	4418      	add	r0, r3
    72ca:	4b27      	ldr	r3, [pc, #156]	; (7368 <grid_port_process_outbound_ui+0x274>)
    72cc:	4798      	blx	r3
    72ce:	fa5f f880 	uxtb.w	r8, r0
					uint8_t isenabled  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_ISENABLED_offset], GRID_CLASS_BANKENABLED_ISENABLED_length, &error_flag);
    72d2:	1df8      	adds	r0, r7, #7
    72d4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    72d8:	2102      	movs	r1, #2
    72da:	ab2d      	add	r3, sp, #180	; 0xb4
    72dc:	4418      	add	r0, r3
    72de:	4b22      	ldr	r3, [pc, #136]	; (7368 <grid_port_process_outbound_ui+0x274>)
    72e0:	4798      	blx	r3
    72e2:	b2c5      	uxtb	r5, r0
					if (isenabled == 1){
    72e4:	2d01      	cmp	r5, #1
    72e6:	d002      	beq.n	72ee <grid_port_process_outbound_ui+0x1fa>
					}else if (isenabled == 0){	
    72e8:	b1cd      	cbz	r5, 731e <grid_port_process_outbound_ui+0x22a>
				current_start = 0;
    72ea:	2500      	movs	r5, #0
    72ec:	e76e      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
						grid_sys_bank_enable(&grid_sys_state, banknumber);
    72ee:	4d1f      	ldr	r5, [pc, #124]	; (736c <grid_port_process_outbound_ui+0x278>)
    72f0:	4641      	mov	r1, r8
    72f2:	4628      	mov	r0, r5
    72f4:	4b22      	ldr	r3, [pc, #136]	; (7380 <grid_port_process_outbound_ui+0x28c>)
    72f6:	4798      	blx	r3
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    72f8:	4628      	mov	r0, r5
    72fa:	4b22      	ldr	r3, [pc, #136]	; (7384 <grid_port_process_outbound_ui+0x290>)
    72fc:	4798      	blx	r3
    72fe:	4580      	cmp	r8, r0
    7300:	d001      	beq.n	7306 <grid_port_process_outbound_ui+0x212>
				current_start = 0;
    7302:	2500      	movs	r5, #0
    7304:	e762      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
							if (grid_sys_state.bank_activebank_valid == 1){
    7306:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
    730a:	b2db      	uxtb	r3, r3
    730c:	2b01      	cmp	r3, #1
    730e:	f040 83ef 	bne.w	7af0 <grid_port_process_outbound_ui+0x9fc>
								grid_sys_set_bank(&grid_sys_state, banknumber);
    7312:	4641      	mov	r1, r8
    7314:	4628      	mov	r0, r5
    7316:	4b19      	ldr	r3, [pc, #100]	; (737c <grid_port_process_outbound_ui+0x288>)
    7318:	4798      	blx	r3
				current_start = 0;
    731a:	2500      	movs	r5, #0
    731c:	e756      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    731e:	4813      	ldr	r0, [pc, #76]	; (736c <grid_port_process_outbound_ui+0x278>)
    7320:	4b18      	ldr	r3, [pc, #96]	; (7384 <grid_port_process_outbound_ui+0x290>)
    7322:	4798      	blx	r3
    7324:	4580      	cmp	r8, r0
    7326:	d109      	bne.n	733c <grid_port_process_outbound_ui+0x248>
							if (grid_sys_state.bank_activebank_valid == 1){
    7328:	4b10      	ldr	r3, [pc, #64]	; (736c <grid_port_process_outbound_ui+0x278>)
    732a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    732e:	b2db      	uxtb	r3, r3
    7330:	2b01      	cmp	r3, #1
    7332:	d103      	bne.n	733c <grid_port_process_outbound_ui+0x248>
								grid_sys_set_bank(&grid_sys_state, 255);
    7334:	21ff      	movs	r1, #255	; 0xff
    7336:	480d      	ldr	r0, [pc, #52]	; (736c <grid_port_process_outbound_ui+0x278>)
    7338:	4b10      	ldr	r3, [pc, #64]	; (737c <grid_port_process_outbound_ui+0x288>)
    733a:	4798      	blx	r3
						grid_sys_bank_disable(&grid_sys_state, banknumber);
    733c:	4641      	mov	r1, r8
    733e:	480b      	ldr	r0, [pc, #44]	; (736c <grid_port_process_outbound_ui+0x278>)
    7340:	4b11      	ldr	r3, [pc, #68]	; (7388 <grid_port_process_outbound_ui+0x294>)
    7342:	4798      	blx	r3
    7344:	e742      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    7346:	f1bb 0f0e 	cmp.w	fp, #14
    734a:	d01f      	beq.n	738c <grid_port_process_outbound_ui+0x298>
				current_start = 0;
    734c:	2500      	movs	r5, #0
    734e:	e73d      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
    7350:	00006941 	.word	0x00006941
    7354:	00012f43 	.word	0x00012f43
    7358:	000069c1 	.word	0x000069c1
    735c:	00006a55 	.word	0x00006a55
    7360:	00006a83 	.word	0x00006a83
    7364:	0000a415 	.word	0x0000a415
    7368:	0000a231 	.word	0x0000a231
    736c:	20007260 	.word	0x20007260
    7370:	0000a08f 	.word	0x0000a08f
    7374:	20013e88 	.word	0x20013e88
    7378:	0000b831 	.word	0x0000b831
    737c:	0000a11d 	.word	0x0000a11d
    7380:	0000a05d 	.word	0x0000a05d
    7384:	0000a08b 	.word	0x0000a08b
    7388:	0000a069 	.word	0x0000a069
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    738c:	9b03      	ldr	r3, [sp, #12]
    738e:	b923      	cbnz	r3, 739a <grid_port_process_outbound_ui+0x2a6>
    7390:	b91e      	cbnz	r6, 739a <grid_port_process_outbound_ui+0x2a6>
    7392:	9b04      	ldr	r3, [sp, #16]
    7394:	2b00      	cmp	r3, #0
    7396:	f000 83ae 	beq.w	7af6 <grid_port_process_outbound_ui+0xa02>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    739a:	1d78      	adds	r0, r7, #5
    739c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    73a0:	2102      	movs	r1, #2
    73a2:	ab2d      	add	r3, sp, #180	; 0xb4
    73a4:	4418      	add	r0, r3
    73a6:	4b8d      	ldr	r3, [pc, #564]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    73a8:	4798      	blx	r3
    73aa:	fa5f fb80 	uxtb.w	fp, r0
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    73ae:	1df8      	adds	r0, r7, #7
    73b0:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    73b4:	2102      	movs	r1, #2
    73b6:	ab2d      	add	r3, sp, #180	; 0xb4
    73b8:	4418      	add	r0, r3
    73ba:	4b88      	ldr	r3, [pc, #544]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    73bc:	4798      	blx	r3
    73be:	4605      	mov	r5, r0
					uint8_t green	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_GRE_offset], GRID_CLASS_BANKCOLOR_GRE_length, &error_flag);
    73c0:	f107 0009 	add.w	r0, r7, #9
    73c4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    73c8:	2102      	movs	r1, #2
    73ca:	ab2d      	add	r3, sp, #180	; 0xb4
    73cc:	4418      	add	r0, r3
    73ce:	4b83      	ldr	r3, [pc, #524]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    73d0:	4798      	blx	r3
    73d2:	4680      	mov	r8, r0
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    73d4:	f107 000b 	add.w	r0, r7, #11
    73d8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    73dc:	2102      	movs	r1, #2
    73de:	ab2d      	add	r3, sp, #180	; 0xb4
    73e0:	4418      	add	r0, r3
    73e2:	4b7e      	ldr	r3, [pc, #504]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    73e4:	4798      	blx	r3
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    73e6:	042a      	lsls	r2, r5, #16
    73e8:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
    73ec:	ea4f 2308 	mov.w	r3, r8, lsl #8
    73f0:	b29b      	uxth	r3, r3
    73f2:	431a      	orrs	r2, r3
    73f4:	4d7a      	ldr	r5, [pc, #488]	; (75e0 <grid_port_process_outbound_ui+0x4ec>)
    73f6:	fa52 f280 	uxtab	r2, r2, r0
    73fa:	4659      	mov	r1, fp
    73fc:	4628      	mov	r0, r5
    73fe:	4b79      	ldr	r3, [pc, #484]	; (75e4 <grid_port_process_outbound_ui+0x4f0>)
    7400:	4798      	blx	r3
					if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    7402:	4628      	mov	r0, r5
    7404:	4b78      	ldr	r3, [pc, #480]	; (75e8 <grid_port_process_outbound_ui+0x4f4>)
    7406:	4798      	blx	r3
    7408:	4583      	cmp	fp, r0
    740a:	d001      	beq.n	7410 <grid_port_process_outbound_ui+0x31c>
				current_start = 0;
    740c:	2500      	movs	r5, #0
    740e:	e6dd      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_state.bank_activebank_valid == 1){
    7410:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
    7414:	b2db      	uxtb	r3, r3
    7416:	2b01      	cmp	r3, #1
    7418:	d001      	beq.n	741e <grid_port_process_outbound_ui+0x32a>
				current_start = 0;
    741a:	2500      	movs	r5, #0
    741c:	e6d6      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
							grid_sys_set_bank(&grid_sys_state, banknumber);
    741e:	4659      	mov	r1, fp
    7420:	4628      	mov	r0, r5
    7422:	4b72      	ldr	r3, [pc, #456]	; (75ec <grid_port_process_outbound_ui+0x4f8>)
    7424:	4798      	blx	r3
				current_start = 0;
    7426:	2500      	movs	r5, #0
    7428:	e6d0      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    742a:	f1bb 0f0e 	cmp.w	fp, #14
    742e:	d001      	beq.n	7434 <grid_port_process_outbound_ui+0x340>
				current_start = 0;
    7430:	2500      	movs	r5, #0
    7432:	e6cb      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    7434:	9b04      	ldr	r3, [sp, #16]
    7436:	b913      	cbnz	r3, 743e <grid_port_process_outbound_ui+0x34a>
    7438:	2e00      	cmp	r6, #0
    743a:	f000 835f 	beq.w	7afc <grid_port_process_outbound_ui+0xa08>
					uint8_t led_num  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_NUM_offset], GRID_CLASS_LEDPHASE_NUM_length, &error_flag);
    743e:	1d78      	adds	r0, r7, #5
    7440:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7444:	2102      	movs	r1, #2
    7446:	ab2d      	add	r3, sp, #180	; 0xb4
    7448:	4418      	add	r0, r3
    744a:	4b64      	ldr	r3, [pc, #400]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    744c:	4798      	blx	r3
    744e:	4605      	mov	r5, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_LAY_offset], GRID_CLASS_LEDPHASE_LAY_length, &error_flag);
    7450:	1df8      	adds	r0, r7, #7
    7452:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7456:	2102      	movs	r1, #2
    7458:	ab2d      	add	r3, sp, #180	; 0xb4
    745a:	4418      	add	r0, r3
    745c:	4b5f      	ldr	r3, [pc, #380]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    745e:	4798      	blx	r3
    7460:	4680      	mov	r8, r0
					uint8_t led_pha  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_PHA_offset], GRID_CLASS_LEDPHASE_PHA_length, &error_flag);
    7462:	f107 0009 	add.w	r0, r7, #9
    7466:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    746a:	2102      	movs	r1, #2
    746c:	ab2d      	add	r3, sp, #180	; 0xb4
    746e:	4418      	add	r0, r3
    7470:	4b5a      	ldr	r3, [pc, #360]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    7472:	4798      	blx	r3
					grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha);
    7474:	b2c3      	uxtb	r3, r0
    7476:	fa5f f288 	uxtb.w	r2, r8
    747a:	b2e9      	uxtb	r1, r5
    747c:	485c      	ldr	r0, [pc, #368]	; (75f0 <grid_port_process_outbound_ui+0x4fc>)
    747e:	4d5d      	ldr	r5, [pc, #372]	; (75f4 <grid_port_process_outbound_ui+0x500>)
    7480:	47a8      	blx	r5
				current_start = 0;
    7482:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    7484:	e6a2      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    7486:	f1bb 0f0e 	cmp.w	fp, #14
    748a:	d001      	beq.n	7490 <grid_port_process_outbound_ui+0x39c>
				current_start = 0;
    748c:	2500      	movs	r5, #0
    748e:	e69d      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    7490:	9b04      	ldr	r3, [sp, #16]
    7492:	b913      	cbnz	r3, 749a <grid_port_process_outbound_ui+0x3a6>
    7494:	2e00      	cmp	r6, #0
    7496:	f000 8334 	beq.w	7b02 <grid_port_process_outbound_ui+0xa0e>
					uint8_t led_num = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_NUM_offset], GRID_CLASS_LEDCOLOR_NUM_length, &error_flag);
    749a:	1d78      	adds	r0, r7, #5
    749c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    74a0:	2102      	movs	r1, #2
    74a2:	ab2d      	add	r3, sp, #180	; 0xb4
    74a4:	4418      	add	r0, r3
    74a6:	4b4d      	ldr	r3, [pc, #308]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    74a8:	4798      	blx	r3
    74aa:	9005      	str	r0, [sp, #20]
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_LAY_offset], GRID_CLASS_LEDCOLOR_LAY_length, &error_flag);
    74ac:	1df8      	adds	r0, r7, #7
    74ae:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    74b2:	2102      	movs	r1, #2
    74b4:	ab2d      	add	r3, sp, #180	; 0xb4
    74b6:	4418      	add	r0, r3
    74b8:	4b48      	ldr	r3, [pc, #288]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    74ba:	4798      	blx	r3
    74bc:	4680      	mov	r8, r0
					uint8_t led_red	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_RED_offset], GRID_CLASS_LEDCOLOR_RED_length, &error_flag);
    74be:	f107 0009 	add.w	r0, r7, #9
    74c2:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    74c6:	2102      	movs	r1, #2
    74c8:	ab2d      	add	r3, sp, #180	; 0xb4
    74ca:	4418      	add	r0, r3
    74cc:	4b43      	ldr	r3, [pc, #268]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    74ce:	4798      	blx	r3
    74d0:	4683      	mov	fp, r0
					uint8_t led_gre	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_GRE_offset], GRID_CLASS_LEDCOLOR_GRE_length, &error_flag);
    74d2:	f107 000b 	add.w	r0, r7, #11
    74d6:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    74da:	2102      	movs	r1, #2
    74dc:	ab2d      	add	r3, sp, #180	; 0xb4
    74de:	4418      	add	r0, r3
    74e0:	4b3e      	ldr	r3, [pc, #248]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    74e2:	4798      	blx	r3
    74e4:	4605      	mov	r5, r0
					uint8_t led_blu	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_BLU_offset], GRID_CLASS_LEDCOLOR_BLU_length, &error_flag);
    74e6:	f107 000d 	add.w	r0, r7, #13
    74ea:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    74ee:	2102      	movs	r1, #2
    74f0:	ab2d      	add	r3, sp, #180	; 0xb4
    74f2:	4418      	add	r0, r3
    74f4:	4b39      	ldr	r3, [pc, #228]	; (75dc <grid_port_process_outbound_ui+0x4e8>)
    74f6:	4798      	blx	r3
					grid_led_set_color(&grid_led_state, led_num, led_lay, led_red, led_gre, led_blu);
    74f8:	b2c0      	uxtb	r0, r0
    74fa:	9001      	str	r0, [sp, #4]
    74fc:	b2ed      	uxtb	r5, r5
    74fe:	9500      	str	r5, [sp, #0]
    7500:	fa5f f38b 	uxtb.w	r3, fp
    7504:	fa5f f288 	uxtb.w	r2, r8
    7508:	f89d 1014 	ldrb.w	r1, [sp, #20]
    750c:	4838      	ldr	r0, [pc, #224]	; (75f0 <grid_port_process_outbound_ui+0x4fc>)
    750e:	4d3a      	ldr	r5, [pc, #232]	; (75f8 <grid_port_process_outbound_ui+0x504>)
    7510:	47a8      	blx	r5
				current_start = 0;
    7512:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    7514:	e65a      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7516:	b91e      	cbnz	r6, 7520 <grid_port_process_outbound_ui+0x42c>
    7518:	9b03      	ldr	r3, [sp, #12]
    751a:	2b00      	cmp	r3, #0
    751c:	f000 82f4 	beq.w	7b08 <grid_port_process_outbound_ui+0xa14>
					uint32_t uniqueid[4] = {0};
    7520:	2500      	movs	r5, #0
    7522:	950b      	str	r5, [sp, #44]	; 0x2c
    7524:	950c      	str	r5, [sp, #48]	; 0x30
    7526:	950d      	str	r5, [sp, #52]	; 0x34
    7528:	950e      	str	r5, [sp, #56]	; 0x38
					grid_sys_get_id(uniqueid);					
    752a:	a80b      	add	r0, sp, #44	; 0x2c
    752c:	4b33      	ldr	r3, [pc, #204]	; (75fc <grid_port_process_outbound_ui+0x508>)
    752e:	4798      	blx	r3
					grid_msg_init(&response);
    7530:	a891      	add	r0, sp, #580	; 0x244
    7532:	4b33      	ldr	r3, [pc, #204]	; (7600 <grid_port_process_outbound_ui+0x50c>)
    7534:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    7536:	9500      	str	r5, [sp, #0]
    7538:	462b      	mov	r3, r5
    753a:	227f      	movs	r2, #127	; 0x7f
    753c:	4611      	mov	r1, r2
    753e:	a891      	add	r0, sp, #580	; 0x244
    7540:	4f30      	ldr	r7, [pc, #192]	; (7604 <grid_port_process_outbound_ui+0x510>)
    7542:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    7544:	2232      	movs	r2, #50	; 0x32
    7546:	4629      	mov	r1, r5
    7548:	a80f      	add	r0, sp, #60	; 0x3c
    754a:	4b2f      	ldr	r3, [pc, #188]	; (7608 <grid_port_process_outbound_ui+0x514>)
    754c:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_SERIALNUMBER_frame);
    754e:	2303      	movs	r3, #3
    7550:	9301      	str	r3, [sp, #4]
    7552:	2311      	movs	r3, #17
    7554:	9300      	str	r3, [sp, #0]
    7556:	2302      	movs	r3, #2
    7558:	4a2c      	ldr	r2, [pc, #176]	; (760c <grid_port_process_outbound_ui+0x518>)
    755a:	2131      	movs	r1, #49	; 0x31
    755c:	a80f      	add	r0, sp, #60	; 0x3c
    755e:	4f2c      	ldr	r7, [pc, #176]	; (7610 <grid_port_process_outbound_ui+0x51c>)
    7560:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    7562:	a80f      	add	r0, sp, #60	; 0x3c
    7564:	4b2b      	ldr	r3, [pc, #172]	; (7614 <grid_port_process_outbound_ui+0x520>)
    7566:	4798      	blx	r3
    7568:	4602      	mov	r2, r0
    756a:	a90f      	add	r1, sp, #60	; 0x3c
    756c:	a891      	add	r0, sp, #580	; 0x244
    756e:	4b2a      	ldr	r3, [pc, #168]	; (7618 <grid_port_process_outbound_ui+0x524>)
    7570:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    7572:	f04f 080d 	mov.w	r8, #13
    7576:	f8cd 8000 	str.w	r8, [sp]
    757a:	2301      	movs	r3, #1
    757c:	2204      	movs	r2, #4
    757e:	4629      	mov	r1, r5
    7580:	a891      	add	r0, sp, #580	; 0x244
    7582:	4f26      	ldr	r7, [pc, #152]	; (761c <grid_port_process_outbound_ui+0x528>)
    7584:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD0_offset, GRID_CLASS_SERIALNUMBER_WORD0_length, uniqueid[0]);
    7586:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7588:	9300      	str	r3, [sp, #0]
    758a:	2308      	movs	r3, #8
    758c:	2205      	movs	r2, #5
    758e:	4629      	mov	r1, r5
    7590:	a891      	add	r0, sp, #580	; 0x244
    7592:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD1_offset, GRID_CLASS_SERIALNUMBER_WORD1_length, uniqueid[1]);
    7594:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7596:	9300      	str	r3, [sp, #0]
    7598:	2308      	movs	r3, #8
    759a:	4642      	mov	r2, r8
    759c:	4629      	mov	r1, r5
    759e:	a891      	add	r0, sp, #580	; 0x244
    75a0:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD2_offset, GRID_CLASS_SERIALNUMBER_WORD2_length, uniqueid[2]);
    75a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    75a4:	9300      	str	r3, [sp, #0]
    75a6:	2308      	movs	r3, #8
    75a8:	2215      	movs	r2, #21
    75aa:	4629      	mov	r1, r5
    75ac:	a891      	add	r0, sp, #580	; 0x244
    75ae:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD3_offset, GRID_CLASS_SERIALNUMBER_WORD3_length, uniqueid[3]);
    75b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    75b2:	9300      	str	r3, [sp, #0]
    75b4:	2308      	movs	r3, #8
    75b6:	221d      	movs	r2, #29
    75b8:	4629      	mov	r1, r5
    75ba:	a891      	add	r0, sp, #580	; 0x244
    75bc:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    75be:	a891      	add	r0, sp, #580	; 0x244
    75c0:	4b17      	ldr	r3, [pc, #92]	; (7620 <grid_port_process_outbound_ui+0x52c>)
    75c2:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    75c4:	a891      	add	r0, sp, #580	; 0x244
    75c6:	4b17      	ldr	r3, [pc, #92]	; (7624 <grid_port_process_outbound_ui+0x530>)
    75c8:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    75ca:	e5ff      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    75cc:	f1b8 0f14 	cmp.w	r8, #20
    75d0:	d16d      	bne.n	76ae <grid_port_process_outbound_ui+0x5ba>
    75d2:	f1bb 0f0f 	cmp.w	fp, #15
    75d6:	d027      	beq.n	7628 <grid_port_process_outbound_ui+0x534>
				current_start = 0;
    75d8:	2500      	movs	r5, #0
    75da:	e5f7      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
    75dc:	0000a231 	.word	0x0000a231
    75e0:	20007260 	.word	0x20007260
    75e4:	0000a075 	.word	0x0000a075
    75e8:	0000a08b 	.word	0x0000a08b
    75ec:	0000a11d 	.word	0x0000a11d
    75f0:	20013efc 	.word	0x20013efc
    75f4:	00007f41 	.word	0x00007f41
    75f8:	00007ed1 	.word	0x00007ed1
    75fc:	0000a2a9 	.word	0x0000a2a9
    7600:	00005941 	.word	0x00005941
    7604:	00005989 	.word	0x00005989
    7608:	00012f43 	.word	0x00012f43
    760c:	000146b8 	.word	0x000146b8
    7610:	000133a5 	.word	0x000133a5
    7614:	00013455 	.word	0x00013455
    7618:	00005891 	.word	0x00005891
    761c:	00005929 	.word	0x00005929
    7620:	00005a89 	.word	0x00005a89
    7624:	00005b6d 	.word	0x00005b6d
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7628:	b91e      	cbnz	r6, 7632 <grid_port_process_outbound_ui+0x53e>
    762a:	9b03      	ldr	r3, [sp, #12]
    762c:	2b00      	cmp	r3, #0
    762e:	f000 826e 	beq.w	7b0e <grid_port_process_outbound_ui+0xa1a>
					grid_msg_init(&response);
    7632:	a891      	add	r0, sp, #580	; 0x244
    7634:	4b9a      	ldr	r3, [pc, #616]	; (78a0 <grid_port_process_outbound_ui+0x7ac>)
    7636:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    7638:	2500      	movs	r5, #0
    763a:	9500      	str	r5, [sp, #0]
    763c:	462b      	mov	r3, r5
    763e:	227f      	movs	r2, #127	; 0x7f
    7640:	4611      	mov	r1, r2
    7642:	a891      	add	r0, sp, #580	; 0x244
    7644:	4f97      	ldr	r7, [pc, #604]	; (78a4 <grid_port_process_outbound_ui+0x7b0>)
    7646:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    7648:	2232      	movs	r2, #50	; 0x32
    764a:	4629      	mov	r1, r5
    764c:	a80f      	add	r0, sp, #60	; 0x3c
    764e:	4b96      	ldr	r3, [pc, #600]	; (78a8 <grid_port_process_outbound_ui+0x7b4>)
    7650:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    7652:	2303      	movs	r3, #3
    7654:	9301      	str	r3, [sp, #4]
    7656:	2314      	movs	r3, #20
    7658:	9300      	str	r3, [sp, #0]
    765a:	2302      	movs	r3, #2
    765c:	4a93      	ldr	r2, [pc, #588]	; (78ac <grid_port_process_outbound_ui+0x7b8>)
    765e:	2131      	movs	r1, #49	; 0x31
    7660:	a80f      	add	r0, sp, #60	; 0x3c
    7662:	4f93      	ldr	r7, [pc, #588]	; (78b0 <grid_port_process_outbound_ui+0x7bc>)
    7664:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    7666:	a80f      	add	r0, sp, #60	; 0x3c
    7668:	4b92      	ldr	r3, [pc, #584]	; (78b4 <grid_port_process_outbound_ui+0x7c0>)
    766a:	4798      	blx	r3
    766c:	4602      	mov	r2, r0
    766e:	a90f      	add	r1, sp, #60	; 0x3c
    7670:	a891      	add	r0, sp, #580	; 0x244
    7672:	4b91      	ldr	r3, [pc, #580]	; (78b8 <grid_port_process_outbound_ui+0x7c4>)
    7674:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    7676:	230d      	movs	r3, #13
    7678:	9300      	str	r3, [sp, #0]
    767a:	2301      	movs	r3, #1
    767c:	2204      	movs	r2, #4
    767e:	4629      	mov	r1, r5
    7680:	a891      	add	r0, sp, #580	; 0x244
    7682:	f8df 8248 	ldr.w	r8, [pc, #584]	; 78cc <grid_port_process_outbound_ui+0x7d8>
    7686:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    7688:	4f8c      	ldr	r7, [pc, #560]	; (78bc <grid_port_process_outbound_ui+0x7c8>)
    768a:	683b      	ldr	r3, [r7, #0]
    768c:	9300      	str	r3, [sp, #0]
    768e:	2308      	movs	r3, #8
    7690:	2205      	movs	r2, #5
    7692:	4629      	mov	r1, r5
    7694:	a891      	add	r0, sp, #580	; 0x244
    7696:	47c0      	blx	r8
					uint32_t milliseconds = grid_sys_state.uptime/RTC1MS%1000;
    7698:	683b      	ldr	r3, [r7, #0]
					uint32_t seconds =		grid_sys_state.uptime/RTC1MS/1000%60;
    769a:	683b      	ldr	r3, [r7, #0]
					uint32_t minutes =		grid_sys_state.uptime/RTC1MS/1000/60%60;
    769c:	683b      	ldr	r3, [r7, #0]
					uint32_t hours =		grid_sys_state.uptime/RTC1MS/1000/60/60%60;
    769e:	683b      	ldr	r3, [r7, #0]
					grid_msg_packet_close(&response);
    76a0:	a891      	add	r0, sp, #580	; 0x244
    76a2:	4b87      	ldr	r3, [pc, #540]	; (78c0 <grid_port_process_outbound_ui+0x7cc>)
    76a4:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    76a6:	a891      	add	r0, sp, #580	; 0x244
    76a8:	4b86      	ldr	r3, [pc, #536]	; (78c4 <grid_port_process_outbound_ui+0x7d0>)
    76aa:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    76ac:	e58e      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    76ae:	f1b8 0f12 	cmp.w	r8, #18
    76b2:	d142      	bne.n	773a <grid_port_process_outbound_ui+0x646>
    76b4:	f1bb 0f0f 	cmp.w	fp, #15
    76b8:	d001      	beq.n	76be <grid_port_process_outbound_ui+0x5ca>
				current_start = 0;
    76ba:	2500      	movs	r5, #0
    76bc:	e586      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    76be:	b91e      	cbnz	r6, 76c8 <grid_port_process_outbound_ui+0x5d4>
    76c0:	9b03      	ldr	r3, [sp, #12]
    76c2:	2b00      	cmp	r3, #0
    76c4:	f000 8226 	beq.w	7b14 <grid_port_process_outbound_ui+0xa20>
					grid_msg_init(&response);
    76c8:	a891      	add	r0, sp, #580	; 0x244
    76ca:	4b75      	ldr	r3, [pc, #468]	; (78a0 <grid_port_process_outbound_ui+0x7ac>)
    76cc:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    76ce:	2500      	movs	r5, #0
    76d0:	9500      	str	r5, [sp, #0]
    76d2:	462b      	mov	r3, r5
    76d4:	227f      	movs	r2, #127	; 0x7f
    76d6:	4611      	mov	r1, r2
    76d8:	a891      	add	r0, sp, #580	; 0x244
    76da:	4f72      	ldr	r7, [pc, #456]	; (78a4 <grid_port_process_outbound_ui+0x7b0>)
    76dc:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    76de:	2232      	movs	r2, #50	; 0x32
    76e0:	4629      	mov	r1, r5
    76e2:	a80f      	add	r0, sp, #60	; 0x3c
    76e4:	4b70      	ldr	r3, [pc, #448]	; (78a8 <grid_port_process_outbound_ui+0x7b4>)
    76e6:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_RESETCAUSE_frame);
    76e8:	2303      	movs	r3, #3
    76ea:	9301      	str	r3, [sp, #4]
    76ec:	2312      	movs	r3, #18
    76ee:	9300      	str	r3, [sp, #0]
    76f0:	2302      	movs	r3, #2
    76f2:	4a75      	ldr	r2, [pc, #468]	; (78c8 <grid_port_process_outbound_ui+0x7d4>)
    76f4:	2131      	movs	r1, #49	; 0x31
    76f6:	a80f      	add	r0, sp, #60	; 0x3c
    76f8:	4f6d      	ldr	r7, [pc, #436]	; (78b0 <grid_port_process_outbound_ui+0x7bc>)
    76fa:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    76fc:	a80f      	add	r0, sp, #60	; 0x3c
    76fe:	4b6d      	ldr	r3, [pc, #436]	; (78b4 <grid_port_process_outbound_ui+0x7c0>)
    7700:	4798      	blx	r3
    7702:	4602      	mov	r2, r0
    7704:	a90f      	add	r1, sp, #60	; 0x3c
    7706:	a891      	add	r0, sp, #580	; 0x244
    7708:	4b6b      	ldr	r3, [pc, #428]	; (78b8 <grid_port_process_outbound_ui+0x7c4>)
    770a:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    770c:	230d      	movs	r3, #13
    770e:	9300      	str	r3, [sp, #0]
    7710:	2301      	movs	r3, #1
    7712:	2204      	movs	r2, #4
    7714:	4629      	mov	r1, r5
    7716:	a891      	add	r0, sp, #580	; 0x244
    7718:	4f6c      	ldr	r7, [pc, #432]	; (78cc <grid_port_process_outbound_ui+0x7d8>)
    771a:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_RESETCAUSE_CAUSE_offset, GRID_CLASS_RESETCAUSE_CAUSE_length,grid_sys_state.reset_cause);
    771c:	4b67      	ldr	r3, [pc, #412]	; (78bc <grid_port_process_outbound_ui+0x7c8>)
    771e:	791b      	ldrb	r3, [r3, #4]
    7720:	9300      	str	r3, [sp, #0]
    7722:	2302      	movs	r3, #2
    7724:	2205      	movs	r2, #5
    7726:	4629      	mov	r1, r5
    7728:	a891      	add	r0, sp, #580	; 0x244
    772a:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    772c:	a891      	add	r0, sp, #580	; 0x244
    772e:	4b64      	ldr	r3, [pc, #400]	; (78c0 <grid_port_process_outbound_ui+0x7cc>)
    7730:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    7732:	a891      	add	r0, sp, #580	; 0x244
    7734:	4b63      	ldr	r3, [pc, #396]	; (78c4 <grid_port_process_outbound_ui+0x7d0>)
    7736:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7738:	e548      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    773a:	f1b8 0f13 	cmp.w	r8, #19
    773e:	d114      	bne.n	776a <grid_port_process_outbound_ui+0x676>
    7740:	f1bb 0f0e 	cmp.w	fp, #14
    7744:	d001      	beq.n	774a <grid_port_process_outbound_ui+0x656>
				current_start = 0;
    7746:	2500      	movs	r5, #0
    7748:	e540      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    774a:	b90e      	cbnz	r6, 7750 <grid_port_process_outbound_ui+0x65c>
				current_start = 0;
    774c:	4635      	mov	r5, r6
    774e:	e53d      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
  __ASM volatile ("dsb 0xF":::"memory");
    7750:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    7754:	495e      	ldr	r1, [pc, #376]	; (78d0 <grid_port_process_outbound_ui+0x7dc>)
    7756:	68ca      	ldr	r2, [r1, #12]
    7758:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    775c:	4b5d      	ldr	r3, [pc, #372]	; (78d4 <grid_port_process_outbound_ui+0x7e0>)
    775e:	4313      	orrs	r3, r2
    7760:	60cb      	str	r3, [r1, #12]
    7762:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    7766:	bf00      	nop
    7768:	e7fd      	b.n	7766 <grid_port_process_outbound_ui+0x672>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    776a:	f1b8 0f61 	cmp.w	r8, #97	; 0x61
    776e:	d10f      	bne.n	7790 <grid_port_process_outbound_ui+0x69c>
    7770:	f1bb 0f0e 	cmp.w	fp, #14
    7774:	d001      	beq.n	777a <grid_port_process_outbound_ui+0x686>
				current_start = 0;
    7776:	2500      	movs	r5, #0
    7778:	e528      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    777a:	b91e      	cbnz	r6, 7784 <grid_port_process_outbound_ui+0x690>
    777c:	9b03      	ldr	r3, [sp, #12]
    777e:	2b00      	cmp	r3, #0
    7780:	f000 81cb 	beq.w	7b1a <grid_port_process_outbound_ui+0xa26>
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    7784:	4954      	ldr	r1, [pc, #336]	; (78d8 <grid_port_process_outbound_ui+0x7e4>)
    7786:	484d      	ldr	r0, [pc, #308]	; (78bc <grid_port_process_outbound_ui+0x7c8>)
    7788:	4b54      	ldr	r3, [pc, #336]	; (78dc <grid_port_process_outbound_ui+0x7e8>)
    778a:	4798      	blx	r3
				current_start = 0;
    778c:	2500      	movs	r5, #0
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    778e:	e51d      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7790:	f1b8 0f60 	cmp.w	r8, #96	; 0x60
    7794:	d10f      	bne.n	77b6 <grid_port_process_outbound_ui+0x6c2>
    7796:	f1bb 0f0e 	cmp.w	fp, #14
    779a:	d001      	beq.n	77a0 <grid_port_process_outbound_ui+0x6ac>
				current_start = 0;
    779c:	2500      	movs	r5, #0
    779e:	e515      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    77a0:	b91e      	cbnz	r6, 77aa <grid_port_process_outbound_ui+0x6b6>
    77a2:	9b03      	ldr	r3, [sp, #12]
    77a4:	2b00      	cmp	r3, #0
    77a6:	f000 81bb 	beq.w	7b20 <grid_port_process_outbound_ui+0xa2c>
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    77aa:	494b      	ldr	r1, [pc, #300]	; (78d8 <grid_port_process_outbound_ui+0x7e4>)
    77ac:	4843      	ldr	r0, [pc, #268]	; (78bc <grid_port_process_outbound_ui+0x7c8>)
    77ae:	4b4c      	ldr	r3, [pc, #304]	; (78e0 <grid_port_process_outbound_ui+0x7ec>)
    77b0:	4798      	blx	r3
				current_start = 0;
    77b2:	2500      	movs	r5, #0
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    77b4:	e50a      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    77b6:	f1b8 0f62 	cmp.w	r8, #98	; 0x62
    77ba:	d10f      	bne.n	77dc <grid_port_process_outbound_ui+0x6e8>
    77bc:	f1bb 0f0e 	cmp.w	fp, #14
    77c0:	d001      	beq.n	77c6 <grid_port_process_outbound_ui+0x6d2>
				current_start = 0;
    77c2:	2500      	movs	r5, #0
    77c4:	e502      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    77c6:	b91e      	cbnz	r6, 77d0 <grid_port_process_outbound_ui+0x6dc>
    77c8:	9b03      	ldr	r3, [sp, #12]
    77ca:	2b00      	cmp	r3, #0
    77cc:	f000 81ab 	beq.w	7b26 <grid_port_process_outbound_ui+0xa32>
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    77d0:	4941      	ldr	r1, [pc, #260]	; (78d8 <grid_port_process_outbound_ui+0x7e4>)
    77d2:	4844      	ldr	r0, [pc, #272]	; (78e4 <grid_port_process_outbound_ui+0x7f0>)
    77d4:	4b44      	ldr	r3, [pc, #272]	; (78e8 <grid_port_process_outbound_ui+0x7f4>)
    77d6:	4798      	blx	r3
				current_start = 0;
    77d8:	2500      	movs	r5, #0
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    77da:	e4f7      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    77dc:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
    77e0:	d118      	bne.n	7814 <grid_port_process_outbound_ui+0x720>
    77e2:	f1bb 0f0e 	cmp.w	fp, #14
    77e6:	d001      	beq.n	77ec <grid_port_process_outbound_ui+0x6f8>
				current_start = 0;
    77e8:	2500      	movs	r5, #0
    77ea:	e4ef      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    77ec:	b91e      	cbnz	r6, 77f6 <grid_port_process_outbound_ui+0x702>
    77ee:	9b03      	ldr	r3, [sp, #12]
    77f0:	2b00      	cmp	r3, #0
    77f2:	f000 819b 	beq.w	7b2c <grid_port_process_outbound_ui+0xa38>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_GLOBALRECALL_BANKNUMBER_offset], GRID_CLASS_GLOBALRECALL_BANKNUMBER_length	, &error_flag);
    77f6:	abf8      	add	r3, sp, #992	; 0x3e0
    77f8:	19d8      	adds	r0, r3, r7
    77fa:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    77fe:	2102      	movs	r1, #2
    7800:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    7804:	4b39      	ldr	r3, [pc, #228]	; (78ec <grid_port_process_outbound_ui+0x7f8>)
    7806:	4798      	blx	r3
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    7808:	b2c1      	uxtb	r1, r0
    780a:	482c      	ldr	r0, [pc, #176]	; (78bc <grid_port_process_outbound_ui+0x7c8>)
    780c:	4b38      	ldr	r3, [pc, #224]	; (78f0 <grid_port_process_outbound_ui+0x7fc>)
    780e:	4798      	blx	r3
				current_start = 0;
    7810:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7812:	e4db      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7814:	f1b8 0f71 	cmp.w	r8, #113	; 0x71
    7818:	d10f      	bne.n	783a <grid_port_process_outbound_ui+0x746>
    781a:	f1bb 0f0e 	cmp.w	fp, #14
    781e:	d001      	beq.n	7824 <grid_port_process_outbound_ui+0x730>
				current_start = 0;
    7820:	2500      	movs	r5, #0
    7822:	e4d3      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7824:	b91e      	cbnz	r6, 782e <grid_port_process_outbound_ui+0x73a>
    7826:	9b03      	ldr	r3, [sp, #12]
    7828:	2b00      	cmp	r3, #0
    782a:	f000 8182 	beq.w	7b32 <grid_port_process_outbound_ui+0xa3e>
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    782e:	492a      	ldr	r1, [pc, #168]	; (78d8 <grid_port_process_outbound_ui+0x7e4>)
    7830:	482c      	ldr	r0, [pc, #176]	; (78e4 <grid_port_process_outbound_ui+0x7f0>)
    7832:	4b30      	ldr	r3, [pc, #192]	; (78f4 <grid_port_process_outbound_ui+0x800>)
    7834:	4798      	blx	r3
				current_start = 0;
    7836:	2500      	movs	r5, #0
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    7838:	e4c8      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    783a:	f1b8 0f70 	cmp.w	r8, #112	; 0x70
    783e:	d10f      	bne.n	7860 <grid_port_process_outbound_ui+0x76c>
    7840:	f1bb 0f0e 	cmp.w	fp, #14
    7844:	d001      	beq.n	784a <grid_port_process_outbound_ui+0x756>
				current_start = 0;
    7846:	2500      	movs	r5, #0
    7848:	e4c0      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    784a:	b91e      	cbnz	r6, 7854 <grid_port_process_outbound_ui+0x760>
    784c:	9b03      	ldr	r3, [sp, #12]
    784e:	2b00      	cmp	r3, #0
    7850:	f000 8172 	beq.w	7b38 <grid_port_process_outbound_ui+0xa44>
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    7854:	4920      	ldr	r1, [pc, #128]	; (78d8 <grid_port_process_outbound_ui+0x7e4>)
    7856:	4823      	ldr	r0, [pc, #140]	; (78e4 <grid_port_process_outbound_ui+0x7f0>)
    7858:	4b27      	ldr	r3, [pc, #156]	; (78f8 <grid_port_process_outbound_ui+0x804>)
    785a:	4798      	blx	r3
				current_start = 0;
    785c:	2500      	movs	r5, #0
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    785e:	e4b5      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7860:	f1b8 0f72 	cmp.w	r8, #114	; 0x72
    7864:	d10f      	bne.n	7886 <grid_port_process_outbound_ui+0x792>
    7866:	f1bb 0f0e 	cmp.w	fp, #14
    786a:	d001      	beq.n	7870 <grid_port_process_outbound_ui+0x77c>
				current_start = 0;
    786c:	2500      	movs	r5, #0
    786e:	e4ad      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    7870:	b91e      	cbnz	r6, 787a <grid_port_process_outbound_ui+0x786>
    7872:	9b03      	ldr	r3, [sp, #12]
    7874:	2b00      	cmp	r3, #0
    7876:	f000 8162 	beq.w	7b3e <grid_port_process_outbound_ui+0xa4a>
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    787a:	4917      	ldr	r1, [pc, #92]	; (78d8 <grid_port_process_outbound_ui+0x7e4>)
    787c:	4819      	ldr	r0, [pc, #100]	; (78e4 <grid_port_process_outbound_ui+0x7f0>)
    787e:	4b1f      	ldr	r3, [pc, #124]	; (78fc <grid_port_process_outbound_ui+0x808>)
    7880:	4798      	blx	r3
				current_start = 0;
    7882:	2500      	movs	r5, #0
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    7884:	e4a2      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7886:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
    788a:	f040 815b 	bne.w	7b44 <grid_port_process_outbound_ui+0xa50>
    788e:	f1bb 0f0f 	cmp.w	fp, #15
    7892:	d035      	beq.n	7900 <grid_port_process_outbound_ui+0x80c>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    7894:	f1bb 0f0e 	cmp.w	fp, #14
    7898:	d05b      	beq.n	7952 <grid_port_process_outbound_ui+0x85e>
				current_start = 0;
    789a:	2500      	movs	r5, #0
    789c:	e496      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
    789e:	bf00      	nop
    78a0:	00005941 	.word	0x00005941
    78a4:	00005989 	.word	0x00005989
    78a8:	00012f43 	.word	0x00012f43
    78ac:	000146e4 	.word	0x000146e4
    78b0:	000133a5 	.word	0x000133a5
    78b4:	00013455 	.word	0x00013455
    78b8:	00005891 	.word	0x00005891
    78bc:	20007260 	.word	0x20007260
    78c0:	00005a89 	.word	0x00005a89
    78c4:	00005b6d 	.word	0x00005b6d
    78c8:	000146f8 	.word	0x000146f8
    78cc:	00005929 	.word	0x00005929
    78d0:	e000ed00 	.word	0xe000ed00
    78d4:	05fa0004 	.word	0x05fa0004
    78d8:	20007310 	.word	0x20007310
    78dc:	000099ad 	.word	0x000099ad
    78e0:	00009601 	.word	0x00009601
    78e4:	20007254 	.word	0x20007254
    78e8:	00009acd 	.word	0x00009acd
    78ec:	0000a231 	.word	0x0000a231
    78f0:	00009855 	.word	0x00009855
    78f4:	0000a4fd 	.word	0x0000a4fd
    78f8:	0000a959 	.word	0x0000a959
    78fc:	0000a511 	.word	0x0000a511
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7900:	b91e      	cbnz	r6, 790a <grid_port_process_outbound_ui+0x816>
    7902:	9b03      	ldr	r3, [sp, #12]
    7904:	2b00      	cmp	r3, #0
    7906:	f000 8120 	beq.w	7b4a <grid_port_process_outbound_ui+0xa56>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    790a:	1d78      	adds	r0, r7, #5
    790c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7910:	2102      	movs	r1, #2
    7912:	ab2d      	add	r3, sp, #180	; 0xb4
    7914:	4418      	add	r0, r3
    7916:	4b90      	ldr	r3, [pc, #576]	; (7b58 <grid_port_process_outbound_ui+0xa64>)
    7918:	4798      	blx	r3
    791a:	4605      	mov	r5, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    791c:	1df8      	adds	r0, r7, #7
    791e:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7922:	2102      	movs	r1, #2
    7924:	ab2d      	add	r3, sp, #180	; 0xb4
    7926:	4418      	add	r0, r3
    7928:	4b8b      	ldr	r3, [pc, #556]	; (7b58 <grid_port_process_outbound_ui+0xa64>)
    792a:	4798      	blx	r3
    792c:	4680      	mov	r8, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    792e:	f107 0009 	add.w	r0, r7, #9
    7932:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7936:	2102      	movs	r1, #2
    7938:	ab2d      	add	r3, sp, #180	; 0xb4
    793a:	4418      	add	r0, r3
    793c:	4b86      	ldr	r3, [pc, #536]	; (7b58 <grid_port_process_outbound_ui+0xa64>)
    793e:	4798      	blx	r3
					grid_ui_recall_event_configuration(&grid_ui_state, banknumber, elementnumber, eventtype);
    7940:	b2c3      	uxtb	r3, r0
    7942:	fa5f f288 	uxtb.w	r2, r8
    7946:	b2e9      	uxtb	r1, r5
    7948:	4884      	ldr	r0, [pc, #528]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    794a:	4d85      	ldr	r5, [pc, #532]	; (7b60 <grid_port_process_outbound_ui+0xa6c>)
    794c:	47a8      	blx	r5
				current_start = 0;
    794e:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    7950:	e43c      	b.n	71cc <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    7952:	b91e      	cbnz	r6, 795c <grid_port_process_outbound_ui+0x868>
    7954:	9b04      	ldr	r3, [sp, #16]
    7956:	2b00      	cmp	r3, #0
    7958:	f000 80fa 	beq.w	7b50 <grid_port_process_outbound_ui+0xa5c>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    795c:	1d78      	adds	r0, r7, #5
    795e:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7962:	2102      	movs	r1, #2
    7964:	ab2d      	add	r3, sp, #180	; 0xb4
    7966:	4418      	add	r0, r3
    7968:	4b7b      	ldr	r3, [pc, #492]	; (7b58 <grid_port_process_outbound_ui+0xa64>)
    796a:	4798      	blx	r3
    796c:	9006      	str	r0, [sp, #24]
    796e:	fa5f f880 	uxtb.w	r8, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    7972:	1df8      	adds	r0, r7, #7
    7974:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7978:	2102      	movs	r1, #2
    797a:	ab2d      	add	r3, sp, #180	; 0xb4
    797c:	4418      	add	r0, r3
    797e:	4b76      	ldr	r3, [pc, #472]	; (7b58 <grid_port_process_outbound_ui+0xa64>)
    7980:	4798      	blx	r3
    7982:	9007      	str	r0, [sp, #28]
    7984:	b2c3      	uxtb	r3, r0
    7986:	9308      	str	r3, [sp, #32]
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    7988:	f107 0009 	add.w	r0, r7, #9
    798c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    7990:	2102      	movs	r1, #2
    7992:	ab2d      	add	r3, sp, #180	; 0xb4
    7994:	4418      	add	r0, r3
    7996:	4b70      	ldr	r3, [pc, #448]	; (7b58 <grid_port_process_outbound_ui+0xa64>)
    7998:	4798      	blx	r3
    799a:	9009      	str	r0, [sp, #36]	; 0x24
    799c:	fa5f fb80 	uxtb.w	fp, r0
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    79a0:	2278      	movs	r2, #120	; 0x78
    79a2:	2100      	movs	r1, #0
    79a4:	a80f      	add	r0, sp, #60	; 0x3c
    79a6:	4b6f      	ldr	r3, [pc, #444]	; (7b64 <grid_port_process_outbound_ui+0xa70>)
    79a8:	4798      	blx	r3
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    79aa:	b2e3      	uxtb	r3, r4
    79ac:	1bdf      	subs	r7, r3, r7
					for(uint32_t j = 0; j<actionstring_length; j++){
    79ae:	f1b7 030b 	subs.w	r3, r7, #11
    79b2:	f000 80e7 	beq.w	7b84 <grid_port_process_outbound_ui+0xa90>
    79b6:	f105 020a 	add.w	r2, r5, #10
    79ba:	a92d      	add	r1, sp, #180	; 0xb4
    79bc:	440a      	add	r2, r1
    79be:	f10d 013b 	add.w	r1, sp, #59	; 0x3b
    79c2:	3d01      	subs	r5, #1
    79c4:	442f      	add	r7, r5
    79c6:	a82d      	add	r0, sp, #180	; 0xb4
    79c8:	19c5      	adds	r5, r0, r7
						actionstring[j] = message[current_start+GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset + j];
    79ca:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    79ce:	f801 0f01 	strb.w	r0, [r1, #1]!
					for(uint32_t j = 0; j<actionstring_length; j++){
    79d2:	42aa      	cmp	r2, r5
    79d4:	d1f9      	bne.n	79ca <grid_port_process_outbound_ui+0x8d6>
						grid_ui_event_register_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype, actionstring, actionstring_length);
    79d6:	4a61      	ldr	r2, [pc, #388]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    79d8:	6852      	ldr	r2, [r2, #4]
    79da:	f89d 5018 	ldrb.w	r5, [sp, #24]
    79de:	0129      	lsls	r1, r5, #4
    79e0:	4608      	mov	r0, r1
    79e2:	9105      	str	r1, [sp, #20]
    79e4:	f89d 101c 	ldrb.w	r1, [sp, #28]
    79e8:	2764      	movs	r7, #100	; 0x64
    79ea:	fb07 f701 	mul.w	r7, r7, r1
    79ee:	4402      	add	r2, r0
    79f0:	68d0      	ldr	r0, [r2, #12]
    79f2:	aa0f      	add	r2, sp, #60	; 0x3c
    79f4:	4659      	mov	r1, fp
    79f6:	4438      	add	r0, r7
    79f8:	4d5b      	ldr	r5, [pc, #364]	; (7b68 <grid_port_process_outbound_ui+0xa74>)
    79fa:	47a8      	blx	r5
						if (banknumber == grid_sys_state.bank_activebank_number){
    79fc:	4b5b      	ldr	r3, [pc, #364]	; (7b6c <grid_port_process_outbound_ui+0xa78>)
    79fe:	7bdb      	ldrb	r3, [r3, #15]
    7a00:	b2db      	uxtb	r3, r3
    7a02:	4598      	cmp	r8, r3
    7a04:	d04a      	beq.n	7a9c <grid_port_process_outbound_ui+0x9a8>
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    7a06:	4b55      	ldr	r3, [pc, #340]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7a08:	685b      	ldr	r3, [r3, #4]
    7a0a:	9d05      	ldr	r5, [sp, #20]
    7a0c:	442b      	add	r3, r5
    7a0e:	68d8      	ldr	r0, [r3, #12]
    7a10:	4659      	mov	r1, fp
    7a12:	4438      	add	r0, r7
    7a14:	4b56      	ldr	r3, [pc, #344]	; (7b70 <grid_port_process_outbound_ui+0xa7c>)
    7a16:	4798      	blx	r3
						if (event_index != 255){
    7a18:	28ff      	cmp	r0, #255	; 0xff
    7a1a:	d04f      	beq.n	7abc <grid_port_process_outbound_ui+0x9c8>
							if (position_is_local){
    7a1c:	9b04      	ldr	r3, [sp, #16]
    7a1e:	b303      	cbz	r3, 7a62 <grid_port_process_outbound_ui+0x96e>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    7a20:	4b4e      	ldr	r3, [pc, #312]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7a22:	685a      	ldr	r2, [r3, #4]
    7a24:	f44f 7386 	mov.w	r3, #268	; 0x10c
    7a28:	fb03 f300 	mul.w	r3, r3, r0
    7a2c:	442a      	add	r2, r5
    7a2e:	68d2      	ldr	r2, [r2, #12]
    7a30:	443a      	add	r2, r7
    7a32:	6e12      	ldr	r2, [r2, #96]	; 0x60
    7a34:	441a      	add	r2, r3
    7a36:	2100      	movs	r1, #0
    7a38:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    7a3c:	4a47      	ldr	r2, [pc, #284]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7a3e:	6852      	ldr	r2, [r2, #4]
    7a40:	9505      	str	r5, [sp, #20]
    7a42:	442a      	add	r2, r5
    7a44:	68d2      	ldr	r2, [r2, #12]
    7a46:	443a      	add	r2, r7
    7a48:	6e12      	ldr	r2, [r2, #96]	; 0x60
    7a4a:	441a      	add	r2, r3
    7a4c:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    7a50:	4a42      	ldr	r2, [pc, #264]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7a52:	6852      	ldr	r2, [r2, #4]
    7a54:	442a      	add	r2, r5
    7a56:	68d2      	ldr	r2, [r2, #12]
    7a58:	443a      	add	r2, r7
    7a5a:	6e12      	ldr	r2, [r2, #96]	; 0x60
    7a5c:	4413      	add	r3, r2
    7a5e:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
							if (position_is_me){
    7a62:	b36e      	cbz	r6, 7ac0 <grid_port_process_outbound_ui+0x9cc>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    7a64:	4b3d      	ldr	r3, [pc, #244]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7a66:	685a      	ldr	r2, [r3, #4]
    7a68:	f44f 7386 	mov.w	r3, #268	; 0x10c
    7a6c:	fb03 f300 	mul.w	r3, r3, r0
    7a70:	9805      	ldr	r0, [sp, #20]
    7a72:	4402      	add	r2, r0
    7a74:	68d2      	ldr	r2, [r2, #12]
    7a76:	443a      	add	r2, r7
    7a78:	6e12      	ldr	r2, [r2, #96]	; 0x60
    7a7a:	441a      	add	r2, r3
    7a7c:	2101      	movs	r1, #1
    7a7e:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    7a82:	4a36      	ldr	r2, [pc, #216]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7a84:	6852      	ldr	r2, [r2, #4]
    7a86:	4601      	mov	r1, r0
    7a88:	4411      	add	r1, r2
    7a8a:	68ca      	ldr	r2, [r1, #12]
    7a8c:	4417      	add	r7, r2
    7a8e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    7a90:	4413      	add	r3, r2
    7a92:	2200      	movs	r2, #0
    7a94:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
						acknowledge = 1;
    7a98:	4637      	mov	r7, r6
    7a9a:	e0ac      	b.n	7bf6 <grid_port_process_outbound_ui+0xb02>
							grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    7a9c:	465b      	mov	r3, fp
    7a9e:	9a08      	ldr	r2, [sp, #32]
    7aa0:	4641      	mov	r1, r8
    7aa2:	482e      	ldr	r0, [pc, #184]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7aa4:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 7b80 <grid_port_process_outbound_ui+0xa8c>
    7aa8:	47c0      	blx	r8
    7aaa:	e7ac      	b.n	7a06 <grid_port_process_outbound_ui+0x912>
							grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    7aac:	465b      	mov	r3, fp
    7aae:	9a08      	ldr	r2, [sp, #32]
    7ab0:	4641      	mov	r1, r8
    7ab2:	482a      	ldr	r0, [pc, #168]	; (7b5c <grid_port_process_outbound_ui+0xa68>)
    7ab4:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 7b80 <grid_port_process_outbound_ui+0xa8c>
    7ab8:	47c0      	blx	r8
    7aba:	e079      	b.n	7bb0 <grid_port_process_outbound_ui+0xabc>
						acknowledge = 1;
    7abc:	2701      	movs	r7, #1
    7abe:	e09a      	b.n	7bf6 <grid_port_process_outbound_ui+0xb02>
    7ac0:	2701      	movs	r7, #1
    7ac2:	e098      	b.n	7bf6 <grid_port_process_outbound_ui+0xb02>
						acknowledge = 0;
    7ac4:	2700      	movs	r7, #0
    7ac6:	e096      	b.n	7bf6 <grid_port_process_outbound_ui+0xb02>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    7ac8:	230b      	movs	r3, #11
    7aca:	9300      	str	r3, [sp, #0]
    7acc:	2301      	movs	r3, #1
    7ace:	2204      	movs	r2, #4
    7ad0:	2100      	movs	r1, #0
    7ad2:	a891      	add	r0, sp, #580	; 0x244
    7ad4:	4d27      	ldr	r5, [pc, #156]	; (7b74 <grid_port_process_outbound_ui+0xa80>)
    7ad6:	47a8      	blx	r5
					grid_msg_packet_close(&response);
    7ad8:	a891      	add	r0, sp, #580	; 0x244
    7ada:	4b27      	ldr	r3, [pc, #156]	; (7b78 <grid_port_process_outbound_ui+0xa84>)
    7adc:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);	
    7ade:	a891      	add	r0, sp, #580	; 0x244
    7ae0:	4b26      	ldr	r3, [pc, #152]	; (7b7c <grid_port_process_outbound_ui+0xa88>)
    7ae2:	4798      	blx	r3
				current_start = 0;
    7ae4:	2500      	movs	r5, #0
    7ae6:	f7ff bb71 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7aea:	9d04      	ldr	r5, [sp, #16]
    7aec:	f7ff bb6e 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7af0:	2500      	movs	r5, #0
    7af2:	f7ff bb6b 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7af6:	9d04      	ldr	r5, [sp, #16]
    7af8:	f7ff bb68 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7afc:	4635      	mov	r5, r6
    7afe:	f7ff bb65 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b02:	4635      	mov	r5, r6
    7b04:	f7ff bb62 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b08:	9d03      	ldr	r5, [sp, #12]
    7b0a:	f7ff bb5f 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b0e:	9d03      	ldr	r5, [sp, #12]
    7b10:	f7ff bb5c 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b14:	9d03      	ldr	r5, [sp, #12]
    7b16:	f7ff bb59 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b1a:	9d03      	ldr	r5, [sp, #12]
    7b1c:	f7ff bb56 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b20:	9d03      	ldr	r5, [sp, #12]
    7b22:	f7ff bb53 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b26:	9d03      	ldr	r5, [sp, #12]
    7b28:	f7ff bb50 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b2c:	9d03      	ldr	r5, [sp, #12]
    7b2e:	f7ff bb4d 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b32:	9d03      	ldr	r5, [sp, #12]
    7b34:	f7ff bb4a 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b38:	9d03      	ldr	r5, [sp, #12]
    7b3a:	f7ff bb47 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b3e:	9d03      	ldr	r5, [sp, #12]
    7b40:	f7ff bb44 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b44:	2500      	movs	r5, #0
    7b46:	f7ff bb41 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b4a:	9d03      	ldr	r5, [sp, #12]
    7b4c:	f7ff bb3e 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b50:	9d04      	ldr	r5, [sp, #16]
    7b52:	f7ff bb3b 	b.w	71cc <grid_port_process_outbound_ui+0xd8>
    7b56:	bf00      	nop
    7b58:	0000a231 	.word	0x0000a231
    7b5c:	20007254 	.word	0x20007254
    7b60:	0000a525 	.word	0x0000a525
    7b64:	00012f43 	.word	0x00012f43
    7b68:	0000b3ed 	.word	0x0000b3ed
    7b6c:	20007260 	.word	0x20007260
    7b70:	0000ab91 	.word	0x0000ab91
    7b74:	00005929 	.word	0x00005929
    7b78:	00005a89 	.word	0x00005a89
    7b7c:	00005b6d 	.word	0x00005b6d
    7b80:	0000b831 	.word	0x0000b831
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    7b84:	4b3f      	ldr	r3, [pc, #252]	; (7c84 <grid_port_process_outbound_ui+0xb90>)
    7b86:	685b      	ldr	r3, [r3, #4]
    7b88:	f89d 5018 	ldrb.w	r5, [sp, #24]
    7b8c:	012d      	lsls	r5, r5, #4
    7b8e:	f89d 201c 	ldrb.w	r2, [sp, #28]
    7b92:	2764      	movs	r7, #100	; 0x64
    7b94:	fb07 f702 	mul.w	r7, r7, r2
    7b98:	442b      	add	r3, r5
    7b9a:	68d8      	ldr	r0, [r3, #12]
    7b9c:	4659      	mov	r1, fp
    7b9e:	4438      	add	r0, r7
    7ba0:	4b39      	ldr	r3, [pc, #228]	; (7c88 <grid_port_process_outbound_ui+0xb94>)
    7ba2:	4798      	blx	r3
						if (banknumber == grid_sys_state.bank_activebank_number){
    7ba4:	4b39      	ldr	r3, [pc, #228]	; (7c8c <grid_port_process_outbound_ui+0xb98>)
    7ba6:	7bdb      	ldrb	r3, [r3, #15]
    7ba8:	b2db      	uxtb	r3, r3
    7baa:	4598      	cmp	r8, r3
    7bac:	f43f af7e 	beq.w	7aac <grid_port_process_outbound_ui+0x9b8>
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    7bb0:	4b34      	ldr	r3, [pc, #208]	; (7c84 <grid_port_process_outbound_ui+0xb90>)
    7bb2:	685b      	ldr	r3, [r3, #4]
    7bb4:	442b      	add	r3, r5
    7bb6:	68d8      	ldr	r0, [r3, #12]
    7bb8:	4659      	mov	r1, fp
    7bba:	4438      	add	r0, r7
    7bbc:	4b34      	ldr	r3, [pc, #208]	; (7c90 <grid_port_process_outbound_ui+0xb9c>)
    7bbe:	4798      	blx	r3
						if (event_index != 255){
    7bc0:	28ff      	cmp	r0, #255	; 0xff
    7bc2:	f43f af7f 	beq.w	7ac4 <grid_port_process_outbound_ui+0x9d0>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    7bc6:	4b2f      	ldr	r3, [pc, #188]	; (7c84 <grid_port_process_outbound_ui+0xb90>)
    7bc8:	685a      	ldr	r2, [r3, #4]
    7bca:	f44f 7386 	mov.w	r3, #268	; 0x10c
    7bce:	fb03 f300 	mul.w	r3, r3, r0
    7bd2:	442a      	add	r2, r5
    7bd4:	68d2      	ldr	r2, [r2, #12]
    7bd6:	443a      	add	r2, r7
    7bd8:	6e12      	ldr	r2, [r2, #96]	; 0x60
    7bda:	441a      	add	r2, r3
    7bdc:	2101      	movs	r1, #1
    7bde:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    7be2:	4a28      	ldr	r2, [pc, #160]	; (7c84 <grid_port_process_outbound_ui+0xb90>)
    7be4:	6852      	ldr	r2, [r2, #4]
    7be6:	4415      	add	r5, r2
    7be8:	68ea      	ldr	r2, [r5, #12]
    7bea:	4417      	add	r7, r2
    7bec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    7bee:	4413      	add	r3, r2
    7bf0:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
						acknowledge = 0;
    7bf4:	2700      	movs	r7, #0
					grid_msg_init(&response);
    7bf6:	a891      	add	r0, sp, #580	; 0x244
    7bf8:	4b26      	ldr	r3, [pc, #152]	; (7c94 <grid_port_process_outbound_ui+0xba0>)
    7bfa:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    7bfc:	2500      	movs	r5, #0
    7bfe:	9500      	str	r5, [sp, #0]
    7c00:	462b      	mov	r3, r5
    7c02:	227f      	movs	r2, #127	; 0x7f
    7c04:	4611      	mov	r1, r2
    7c06:	a891      	add	r0, sp, #580	; 0x244
    7c08:	f8df 8098 	ldr.w	r8, [pc, #152]	; 7ca4 <grid_port_process_outbound_ui+0xbb0>
    7c0c:	47c0      	blx	r8
					uint8_t response_payload[10] = {0};
    7c0e:	950b      	str	r5, [sp, #44]	; 0x2c
    7c10:	950c      	str	r5, [sp, #48]	; 0x30
    7c12:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    7c16:	2303      	movs	r3, #3
    7c18:	9300      	str	r3, [sp, #0]
    7c1a:	2380      	movs	r3, #128	; 0x80
    7c1c:	2202      	movs	r2, #2
    7c1e:	491e      	ldr	r1, [pc, #120]	; (7c98 <grid_port_process_outbound_ui+0xba4>)
    7c20:	a80b      	add	r0, sp, #44	; 0x2c
    7c22:	f8df 8084 	ldr.w	r8, [pc, #132]	; 7ca8 <grid_port_process_outbound_ui+0xbb4>
    7c26:	47c0      	blx	r8
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    7c28:	a80b      	add	r0, sp, #44	; 0x2c
    7c2a:	4b1c      	ldr	r3, [pc, #112]	; (7c9c <grid_port_process_outbound_ui+0xba8>)
    7c2c:	4798      	blx	r3
    7c2e:	4602      	mov	r2, r0
    7c30:	a90b      	add	r1, sp, #44	; 0x2c
    7c32:	a891      	add	r0, sp, #580	; 0x244
    7c34:	4b1a      	ldr	r3, [pc, #104]	; (7ca0 <grid_port_process_outbound_ui+0xbac>)
    7c36:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    7c38:	f89d 3018 	ldrb.w	r3, [sp, #24]
    7c3c:	9300      	str	r3, [sp, #0]
    7c3e:	2302      	movs	r3, #2
    7c40:	2205      	movs	r2, #5
    7c42:	4629      	mov	r1, r5
    7c44:	a891      	add	r0, sp, #580	; 0x244
    7c46:	f8df 8064 	ldr.w	r8, [pc, #100]	; 7cac <grid_port_process_outbound_ui+0xbb8>
    7c4a:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    7c4c:	f89d 301c 	ldrb.w	r3, [sp, #28]
    7c50:	9300      	str	r3, [sp, #0]
    7c52:	2302      	movs	r3, #2
    7c54:	2207      	movs	r2, #7
    7c56:	4629      	mov	r1, r5
    7c58:	a891      	add	r0, sp, #580	; 0x244
    7c5a:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    7c5c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    7c60:	9300      	str	r3, [sp, #0]
    7c62:	2302      	movs	r3, #2
    7c64:	2209      	movs	r2, #9
    7c66:	4629      	mov	r1, r5
    7c68:	a891      	add	r0, sp, #580	; 0x244
    7c6a:	47c0      	blx	r8
					if (acknowledge == 1){
    7c6c:	2f01      	cmp	r7, #1
    7c6e:	f47f af2b 	bne.w	7ac8 <grid_port_process_outbound_ui+0x9d4>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    7c72:	230a      	movs	r3, #10
    7c74:	9300      	str	r3, [sp, #0]
    7c76:	2301      	movs	r3, #1
    7c78:	2204      	movs	r2, #4
    7c7a:	4629      	mov	r1, r5
    7c7c:	a891      	add	r0, sp, #580	; 0x244
    7c7e:	47c0      	blx	r8
    7c80:	e72a      	b.n	7ad8 <grid_port_process_outbound_ui+0x9e4>
    7c82:	bf00      	nop
    7c84:	20007254 	.word	0x20007254
    7c88:	0000b5d5 	.word	0x0000b5d5
    7c8c:	20007260 	.word	0x20007260
    7c90:	0000ab91 	.word	0x0000ab91
    7c94:	00005941 	.word	0x00005941
    7c98:	00014704 	.word	0x00014704
    7c9c:	00013455 	.word	0x00013455
    7ca0:	00005891 	.word	0x00005891
    7ca4:	00005989 	.word	0x00005989
    7ca8:	0001340d 	.word	0x0001340d
    7cac:	00005929 	.word	0x00005929

00007cb0 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    7cb0:	8983      	ldrh	r3, [r0, #12]
    7cb2:	b10b      	cbz	r3, 7cb8 <grid_port_process_outbound_usart+0x8>
			return 1;
		}
		
	}
	
	return 0;
    7cb4:	2000      	movs	r0, #0
    7cb6:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    7cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7cbc:	4680      	mov	r8, r0
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    7cbe:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    7cc2:	353c      	adds	r5, #60	; 0x3c
    7cc4:	4628      	mov	r0, r5
    7cc6:	4b13      	ldr	r3, [pc, #76]	; (7d14 <grid_port_process_outbound_usart+0x64>)
    7cc8:	4798      	blx	r3
		if (!packet_size){
    7cca:	4606      	mov	r6, r0
    7ccc:	b910      	cbnz	r0, 7cd4 <grid_port_process_outbound_usart+0x24>
			return 0;
    7cce:	2000      	movs	r0, #0
}
    7cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			grid_buffer_read_init(&por->tx_buffer);
    7cd4:	4628      	mov	r0, r5
    7cd6:	4b10      	ldr	r3, [pc, #64]	; (7d18 <grid_port_process_outbound_usart+0x68>)
    7cd8:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    7cda:	f8a8 600c 	strh.w	r6, [r8, #12]
    7cde:	f108 042b 	add.w	r4, r8, #43	; 0x2b
    7ce2:	3e01      	subs	r6, #1
    7ce4:	b2b6      	uxth	r6, r6
    7ce6:	362c      	adds	r6, #44	; 0x2c
    7ce8:	4446      	add	r6, r8
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    7cea:	4f0c      	ldr	r7, [pc, #48]	; (7d1c <grid_port_process_outbound_usart+0x6c>)
    7cec:	4628      	mov	r0, r5
    7cee:	47b8      	blx	r7
				por->tx_double_buffer[i] = character;
    7cf0:	f804 0f01 	strb.w	r0, [r4, #1]!
			for (uint16_t i = 0; i<packet_size; i++){
    7cf4:	42b4      	cmp	r4, r6
    7cf6:	d1f9      	bne.n	7cec <grid_port_process_outbound_usart+0x3c>
			grid_buffer_read_acknowledge(&por->tx_buffer);
    7cf8:	4628      	mov	r0, r5
    7cfa:	4b09      	ldr	r3, [pc, #36]	; (7d20 <grid_port_process_outbound_usart+0x70>)
    7cfc:	4798      	blx	r3
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    7cfe:	f8b8 200c 	ldrh.w	r2, [r8, #12]
    7d02:	f108 012c 	add.w	r1, r8, #44	; 0x2c
    7d06:	f8d8 0004 	ldr.w	r0, [r8, #4]
    7d0a:	4b06      	ldr	r3, [pc, #24]	; (7d24 <grid_port_process_outbound_usart+0x74>)
    7d0c:	4798      	blx	r3
			return 1;
    7d0e:	2001      	movs	r0, #1
    7d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7d14:	00006941 	.word	0x00006941
    7d18:	000069c1 	.word	0x000069c1
    7d1c:	00006a55 	.word	0x00006a55
    7d20:	00006a83 	.word	0x00006a83
    7d24:	0000c4c9 	.word	0x0000c4c9

00007d28 <grid_led_lowlevel_hardware_transfer_complete_cb>:


void grid_led_lowlevel_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    7d28:	2201      	movs	r2, #1
    7d2a:	4b01      	ldr	r3, [pc, #4]	; (7d30 <grid_led_lowlevel_hardware_transfer_complete_cb+0x8>)
    7d2c:	701a      	strb	r2, [r3, #0]
    7d2e:	4770      	bx	lr
    7d30:	200013a4 	.word	0x200013a4

00007d34 <grid_led_lowlevel_set_color>:
uint8_t grid_led_lowlevel_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    7d34:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    7d36:	7844      	ldrb	r4, [r0, #1]
    7d38:	428c      	cmp	r4, r1
    7d3a:	d802      	bhi.n	7d42 <grid_led_lowlevel_set_color+0xe>
		return -1;		
    7d3c:	20ff      	movs	r0, #255	; 0xff
}
    7d3e:	bc30      	pop	{r4, r5}
    7d40:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    7d42:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    7d46:	0089      	lsls	r1, r1, #2
    7d48:	4c0d      	ldr	r4, [pc, #52]	; (7d80 <grid_led_lowlevel_set_color+0x4c>)
    7d4a:	2bff      	cmp	r3, #255	; 0xff
    7d4c:	bf28      	it	cs
    7d4e:	23ff      	movcs	r3, #255	; 0xff
    7d50:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    7d54:	68c3      	ldr	r3, [r0, #12]
    7d56:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    7d58:	2aff      	cmp	r2, #255	; 0xff
    7d5a:	bf28      	it	cs
    7d5c:	22ff      	movcs	r2, #255	; 0xff
    7d5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    7d62:	68c3      	ldr	r3, [r0, #12]
    7d64:	440b      	add	r3, r1
    7d66:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    7d68:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    7d6c:	2bff      	cmp	r3, #255	; 0xff
    7d6e:	bf28      	it	cs
    7d70:	23ff      	movcs	r3, #255	; 0xff
    7d72:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    7d76:	68c3      	ldr	r3, [r0, #12]
    7d78:	4419      	add	r1, r3
    7d7a:	608a      	str	r2, [r1, #8]
		return 0;
    7d7c:	2000      	movs	r0, #0
    7d7e:	e7de      	b.n	7d3e <grid_led_lowlevel_set_color+0xa>
    7d80:	2000774c 	.word	0x2000774c

00007d84 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    7d84:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    7d86:	4c06      	ldr	r4, [pc, #24]	; (7da0 <grid_led_hardware_init+0x1c>)
    7d88:	f100 0114 	add.w	r1, r0, #20
    7d8c:	4620      	mov	r0, r4
    7d8e:	4b05      	ldr	r3, [pc, #20]	; (7da4 <grid_led_hardware_init+0x20>)
    7d90:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    7d92:	4a05      	ldr	r2, [pc, #20]	; (7da8 <grid_led_hardware_init+0x24>)
    7d94:	2100      	movs	r1, #0
    7d96:	4620      	mov	r0, r4
    7d98:	4b04      	ldr	r3, [pc, #16]	; (7dac <grid_led_hardware_init+0x28>)
    7d9a:	4798      	blx	r3
    7d9c:	bd10      	pop	{r4, pc}
    7d9e:	bf00      	nop
    7da0:	20001224 	.word	0x20001224
    7da4:	0000c801 	.word	0x0000c801
    7da8:	00007d29 	.word	0x00007d29
    7dac:	0000c7f1 	.word	0x0000c7f1

00007db0 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    7db0:	7840      	ldrb	r0, [r0, #1]
    7db2:	4770      	bx	lr

00007db4 <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    7db4:	7843      	ldrb	r3, [r0, #1]
    7db6:	b113      	cbz	r3, 7dbe <grid_led_tick+0xa>
void grid_led_tick(struct grid_led_model* mod){
    7db8:	b430      	push	{r4, r5}
	for (uint8_t j=0; j<mod->led_number; j++){
    7dba:	2400      	movs	r4, #0
    7dbc:	e005      	b.n	7dca <grid_led_tick+0x16>
    7dbe:	4770      	bx	lr
    7dc0:	3401      	adds	r4, #1
    7dc2:	b2e4      	uxtb	r4, r4
    7dc4:	7843      	ldrb	r3, [r0, #1]
    7dc6:	42a3      	cmp	r3, r4
    7dc8:	d911      	bls.n	7dee <grid_led_tick+0x3a>
void grid_led_tick(struct grid_led_model* mod){
    7dca:	2100      	movs	r1, #0
					
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    7dcc:	7843      	ldrb	r3, [r0, #1]
    7dce:	fb01 4303 	mla	r3, r1, r3, r4
    7dd2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    7dd6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    7dda:	6902      	ldr	r2, [r0, #16]
    7ddc:	4413      	add	r3, r2
    7dde:	7ada      	ldrb	r2, [r3, #11]
    7de0:	7b1d      	ldrb	r5, [r3, #12]
    7de2:	442a      	add	r2, r5
    7de4:	72da      	strb	r2, [r3, #11]
    7de6:	3101      	adds	r1, #1
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    7de8:	2903      	cmp	r1, #3
    7dea:	d1ef      	bne.n	7dcc <grid_led_tick+0x18>
    7dec:	e7e8      	b.n	7dc0 <grid_led_tick+0xc>
		}	
	}
	/** END */
	
}
    7dee:	bc30      	pop	{r4, r5}
    7df0:	4770      	bx	lr

00007df2 <grid_led_set_min>:
	grid_led_set_max(mod, num, layer, r, g, b);

}


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    7df2:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    7df4:	7844      	ldrb	r4, [r0, #1]
    7df6:	fb02 1404 	mla	r4, r2, r4, r1
    7dfa:	6905      	ldr	r5, [r0, #16]
    7dfc:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    7e00:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    7e04:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    7e06:	7843      	ldrb	r3, [r0, #1]
    7e08:	fb02 1303 	mla	r3, r2, r3, r1
    7e0c:	6904      	ldr	r4, [r0, #16]
    7e0e:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    7e12:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    7e16:	4423      	add	r3, r4
    7e18:	f89d 400c 	ldrb.w	r4, [sp, #12]
    7e1c:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    7e1e:	7843      	ldrb	r3, [r0, #1]
    7e20:	fb02 1203 	mla	r2, r2, r3, r1
    7e24:	6903      	ldr	r3, [r0, #16]
    7e26:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    7e2a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    7e2e:	441a      	add	r2, r3
    7e30:	f89d 3010 	ldrb.w	r3, [sp, #16]
    7e34:	7093      	strb	r3, [r2, #2]
}
    7e36:	bc70      	pop	{r4, r5, r6}
    7e38:	4770      	bx	lr

00007e3a <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    7e3a:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    7e3c:	7844      	ldrb	r4, [r0, #1]
    7e3e:	fb02 1404 	mla	r4, r2, r4, r1
    7e42:	6905      	ldr	r5, [r0, #16]
    7e44:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    7e48:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    7e4c:	442c      	add	r4, r5
    7e4e:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    7e50:	7843      	ldrb	r3, [r0, #1]
    7e52:	fb02 1303 	mla	r3, r2, r3, r1
    7e56:	6904      	ldr	r4, [r0, #16]
    7e58:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    7e5c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    7e60:	4423      	add	r3, r4
    7e62:	f89d 400c 	ldrb.w	r4, [sp, #12]
    7e66:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    7e68:	7843      	ldrb	r3, [r0, #1]
    7e6a:	fb02 1203 	mla	r2, r2, r3, r1
    7e6e:	6903      	ldr	r3, [r0, #16]
    7e70:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    7e74:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    7e78:	441a      	add	r2, r3
    7e7a:	f89d 3010 	ldrb.w	r3, [sp, #16]
    7e7e:	7153      	strb	r3, [r2, #5]
}
    7e80:	bc70      	pop	{r4, r5, r6}
    7e82:	4770      	bx	lr

00007e84 <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    7e84:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    7e86:	7844      	ldrb	r4, [r0, #1]
    7e88:	fb02 1404 	mla	r4, r2, r4, r1
    7e8c:	6905      	ldr	r5, [r0, #16]
    7e8e:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    7e92:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    7e96:	442c      	add	r4, r5
    7e98:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    7e9a:	7843      	ldrb	r3, [r0, #1]
    7e9c:	fb02 1303 	mla	r3, r2, r3, r1
    7ea0:	6904      	ldr	r4, [r0, #16]
    7ea2:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    7ea6:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    7eaa:	4423      	add	r3, r4
    7eac:	f89d 400c 	ldrb.w	r4, [sp, #12]
    7eb0:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    7eb2:	7843      	ldrb	r3, [r0, #1]
    7eb4:	fb02 1203 	mla	r2, r2, r3, r1
    7eb8:	6903      	ldr	r3, [r0, #16]
    7eba:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    7ebe:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    7ec2:	441a      	add	r2, r3
    7ec4:	f89d 3010 	ldrb.w	r3, [sp, #16]
    7ec8:	7213      	strb	r3, [r2, #8]
}
    7eca:	bc70      	pop	{r4, r5, r6}
    7ecc:	4770      	bx	lr
	...

00007ed0 <grid_led_set_color>:
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    7ed0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7ed4:	b082      	sub	sp, #8
    7ed6:	4680      	mov	r8, r0
    7ed8:	4689      	mov	r9, r1
    7eda:	4692      	mov	sl, r2
    7edc:	461d      	mov	r5, r3
    7ede:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
    7ee2:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    7ee6:	4c12      	ldr	r4, [pc, #72]	; (7f30 <grid_led_set_color+0x60>)
    7ee8:	fba4 3e05 	umull	r3, lr, r4, r5
    7eec:	fba4 c307 	umull	ip, r3, r4, r7
    7ef0:	091b      	lsrs	r3, r3, #4
    7ef2:	9301      	str	r3, [sp, #4]
    7ef4:	fba4 3406 	umull	r3, r4, r4, r6
    7ef8:	0924      	lsrs	r4, r4, #4
    7efa:	9400      	str	r4, [sp, #0]
    7efc:	ea4f 131e 	mov.w	r3, lr, lsr #4
    7f00:	4c0c      	ldr	r4, [pc, #48]	; (7f34 <grid_led_set_color+0x64>)
    7f02:	47a0      	blx	r4
	grid_led_set_mid(mod, num, layer, r/2, g/2, b/2);
    7f04:	087b      	lsrs	r3, r7, #1
    7f06:	9301      	str	r3, [sp, #4]
    7f08:	0873      	lsrs	r3, r6, #1
    7f0a:	9300      	str	r3, [sp, #0]
    7f0c:	086b      	lsrs	r3, r5, #1
    7f0e:	4652      	mov	r2, sl
    7f10:	4649      	mov	r1, r9
    7f12:	4640      	mov	r0, r8
    7f14:	4c08      	ldr	r4, [pc, #32]	; (7f38 <grid_led_set_color+0x68>)
    7f16:	47a0      	blx	r4
	grid_led_set_max(mod, num, layer, r, g, b);
    7f18:	9701      	str	r7, [sp, #4]
    7f1a:	9600      	str	r6, [sp, #0]
    7f1c:	462b      	mov	r3, r5
    7f1e:	4652      	mov	r2, sl
    7f20:	4649      	mov	r1, r9
    7f22:	4640      	mov	r0, r8
    7f24:	4c05      	ldr	r4, [pc, #20]	; (7f3c <grid_led_set_color+0x6c>)
    7f26:	47a0      	blx	r4
}
    7f28:	b002      	add	sp, #8
    7f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7f2e:	bf00      	nop
    7f30:	cccccccd 	.word	0xcccccccd
    7f34:	00007df3 	.word	0x00007df3
    7f38:	00007e3b 	.word	0x00007e3b
    7f3c:	00007e85 	.word	0x00007e85

00007f40 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    7f40:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    7f42:	7844      	ldrb	r4, [r0, #1]
    7f44:	fb02 1204 	mla	r2, r2, r4, r1
    7f48:	6901      	ldr	r1, [r0, #16]
    7f4a:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    7f4e:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    7f52:	440a      	add	r2, r1
    7f54:	72d3      	strb	r3, [r2, #11]
}
    7f56:	f85d 4b04 	ldr.w	r4, [sp], #4
    7f5a:	4770      	bx	lr

00007f5c <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    7f5c:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    7f5e:	7844      	ldrb	r4, [r0, #1]
    7f60:	fb02 1204 	mla	r2, r2, r4, r1
    7f64:	6901      	ldr	r1, [r0, #16]
    7f66:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    7f6a:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    7f6e:	440a      	add	r2, r1
    7f70:	7313      	strb	r3, [r2, #12]
}
    7f72:	f85d 4b04 	ldr.w	r4, [sp], #4
    7f76:	4770      	bx	lr

00007f78 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    7f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7f7c:	b083      	sub	sp, #12
    7f7e:	4605      	mov	r5, r0
	mod->led_number = length;
    7f80:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    7f82:	b2cc      	uxtb	r4, r1
    7f84:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    7f88:	0080      	lsls	r0, r0, #2
    7f8a:	3090      	adds	r0, #144	; 0x90
    7f8c:	6068      	str	r0, [r5, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    7f8e:	4f52      	ldr	r7, [pc, #328]	; (80d8 <grid_led_buffer_init+0x160>)
    7f90:	47b8      	blx	r7
    7f92:	4606      	mov	r6, r0
    7f94:	60a8      	str	r0, [r5, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    7f96:	f100 0390 	add.w	r3, r0, #144	; 0x90
    7f9a:	60eb      	str	r3, [r5, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    7f9c:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    7fa0:	ebc4 00c0 	rsb	r0, r4, r0, lsl #3
    7fa4:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    7fa6:	2e00      	cmp	r6, #0
    7fa8:	f000 8094 	beq.w	80d4 <grid_led_buffer_init+0x15c>
    7fac:	2800      	cmp	r0, #0
    7fae:	f000 8091 	beq.w	80d4 <grid_led_buffer_init+0x15c>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    7fb2:	6128      	str	r0, [r5, #16]
    7fb4:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    7fb6:	4619      	mov	r1, r3
    7fb8:	68aa      	ldr	r2, [r5, #8]
    7fba:	54d1      	strb	r1, [r2, r3]
    7fbc:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    7fbe:	2b90      	cmp	r3, #144	; 0x90
    7fc0:	d1fa      	bne.n	7fb8 <grid_led_buffer_init+0x40>
	for (uint32_t i = 0; i<mod->led_number; i++){
    7fc2:	786b      	ldrb	r3, [r5, #1]
    7fc4:	2b00      	cmp	r3, #0
    7fc6:	f000 8082 	beq.w	80ce <grid_led_buffer_init+0x156>
    7fca:	2400      	movs	r4, #0
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    7fcc:	4626      	mov	r6, r4
    7fce:	4f43      	ldr	r7, [pc, #268]	; (80dc <grid_led_buffer_init+0x164>)
    7fd0:	9600      	str	r6, [sp, #0]
    7fd2:	4633      	mov	r3, r6
    7fd4:	4632      	mov	r2, r6
    7fd6:	4621      	mov	r1, r4
    7fd8:	4628      	mov	r0, r5
    7fda:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    7fdc:	3401      	adds	r4, #1
    7fde:	786b      	ldrb	r3, [r5, #1]
    7fe0:	42a3      	cmp	r3, r4
    7fe2:	d8f5      	bhi.n	7fd0 <grid_led_buffer_init+0x58>
	for(uint8_t i = 0; i<mod->led_number; i++){
    7fe4:	2b00      	cmp	r3, #0
    7fe6:	d072      	beq.n	80ce <grid_led_buffer_init+0x156>
    7fe8:	f04f 0b00 	mov.w	fp, #0
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    7fec:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 80e8 <grid_led_buffer_init+0x170>
    7ff0:	2400      	movs	r4, #0
    7ff2:	9401      	str	r4, [sp, #4]
    7ff4:	9400      	str	r4, [sp, #0]
    7ff6:	4623      	mov	r3, r4
    7ff8:	2201      	movs	r2, #1
    7ffa:	4659      	mov	r1, fp
    7ffc:	4628      	mov	r0, r5
    7ffe:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    8000:	9401      	str	r4, [sp, #4]
    8002:	237f      	movs	r3, #127	; 0x7f
    8004:	9300      	str	r3, [sp, #0]
    8006:	4623      	mov	r3, r4
    8008:	2201      	movs	r2, #1
    800a:	4659      	mov	r1, fp
    800c:	4628      	mov	r0, r5
    800e:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 80ec <grid_led_buffer_init+0x174>
    8012:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    8014:	9401      	str	r4, [sp, #4]
    8016:	23ff      	movs	r3, #255	; 0xff
    8018:	9300      	str	r3, [sp, #0]
    801a:	4623      	mov	r3, r4
    801c:	2201      	movs	r2, #1
    801e:	4659      	mov	r1, fp
    8020:	4628      	mov	r0, r5
    8022:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 80f0 <grid_led_buffer_init+0x178>
    8026:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    8028:	4623      	mov	r3, r4
    802a:	2201      	movs	r2, #1
    802c:	4659      	mov	r1, fp
    802e:	4628      	mov	r0, r5
    8030:	4f2b      	ldr	r7, [pc, #172]	; (80e0 <grid_led_buffer_init+0x168>)
    8032:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    8034:	4623      	mov	r3, r4
    8036:	2201      	movs	r2, #1
    8038:	4659      	mov	r1, fp
    803a:	4628      	mov	r0, r5
    803c:	4e29      	ldr	r6, [pc, #164]	; (80e4 <grid_led_buffer_init+0x16c>)
    803e:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    8040:	9401      	str	r4, [sp, #4]
    8042:	9400      	str	r4, [sp, #0]
    8044:	4623      	mov	r3, r4
    8046:	2202      	movs	r2, #2
    8048:	4659      	mov	r1, fp
    804a:	4628      	mov	r0, r5
    804c:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    804e:	9401      	str	r4, [sp, #4]
    8050:	237f      	movs	r3, #127	; 0x7f
    8052:	9300      	str	r3, [sp, #0]
    8054:	4623      	mov	r3, r4
    8056:	2202      	movs	r2, #2
    8058:	4659      	mov	r1, fp
    805a:	4628      	mov	r0, r5
    805c:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    805e:	9401      	str	r4, [sp, #4]
    8060:	23ff      	movs	r3, #255	; 0xff
    8062:	9300      	str	r3, [sp, #0]
    8064:	4623      	mov	r3, r4
    8066:	2202      	movs	r2, #2
    8068:	4659      	mov	r1, fp
    806a:	4628      	mov	r0, r5
    806c:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    806e:	4623      	mov	r3, r4
    8070:	2202      	movs	r2, #2
    8072:	4659      	mov	r1, fp
    8074:	4628      	mov	r0, r5
    8076:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    8078:	4623      	mov	r3, r4
    807a:	2202      	movs	r2, #2
    807c:	4659      	mov	r1, fp
    807e:	4628      	mov	r0, r5
    8080:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    8082:	9401      	str	r4, [sp, #4]
    8084:	9400      	str	r4, [sp, #0]
    8086:	4623      	mov	r3, r4
    8088:	4622      	mov	r2, r4
    808a:	4659      	mov	r1, fp
    808c:	4628      	mov	r0, r5
    808e:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    8090:	9401      	str	r4, [sp, #4]
    8092:	9400      	str	r4, [sp, #0]
    8094:	4623      	mov	r3, r4
    8096:	4622      	mov	r2, r4
    8098:	4659      	mov	r1, fp
    809a:	4628      	mov	r0, r5
    809c:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    809e:	9401      	str	r4, [sp, #4]
    80a0:	9400      	str	r4, [sp, #0]
    80a2:	4623      	mov	r3, r4
    80a4:	4622      	mov	r2, r4
    80a6:	4659      	mov	r1, fp
    80a8:	4628      	mov	r0, r5
    80aa:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    80ac:	4623      	mov	r3, r4
    80ae:	4622      	mov	r2, r4
    80b0:	4659      	mov	r1, fp
    80b2:	4628      	mov	r0, r5
    80b4:	47b8      	blx	r7
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    80b6:	4623      	mov	r3, r4
    80b8:	4622      	mov	r2, r4
    80ba:	4659      	mov	r1, fp
    80bc:	4628      	mov	r0, r5
    80be:	47b0      	blx	r6
	for(uint8_t i = 0; i<mod->led_number; i++){
    80c0:	f10b 0b01 	add.w	fp, fp, #1
    80c4:	fa5f fb8b 	uxtb.w	fp, fp
    80c8:	786b      	ldrb	r3, [r5, #1]
    80ca:	455b      	cmp	r3, fp
    80cc:	d890      	bhi.n	7ff0 <grid_led_buffer_init+0x78>
}
    80ce:	b003      	add	sp, #12
    80d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    80d4:	e7fe      	b.n	80d4 <grid_led_buffer_init+0x15c>
    80d6:	bf00      	nop
    80d8:	00012f1d 	.word	0x00012f1d
    80dc:	00007d35 	.word	0x00007d35
    80e0:	00007f5d 	.word	0x00007f5d
    80e4:	00007f41 	.word	0x00007f41
    80e8:	00007df3 	.word	0x00007df3
    80ec:	00007e3b 	.word	0x00007e3b
    80f0:	00007e85 	.word	0x00007e85

000080f4 <grid_led_lowlevel_init>:
uint8_t grid_led_lowlevel_init(struct grid_led_model* mod, uint8_t num){
    80f4:	b570      	push	{r4, r5, r6, lr}
    80f6:	4604      	mov	r4, r0
    80f8:	4e29      	ldr	r6, [pc, #164]	; (81a0 <grid_led_lowlevel_init+0xac>)
    80fa:	2200      	movs	r2, #0
    80fc:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    80fe:	f003 0001 	and.w	r0, r3, #1
    8102:	2800      	cmp	r0, #0
    8104:	bf14      	ite	ne
    8106:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    810a:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    810e:	f3c3 0540 	ubfx	r5, r3, #1, #1
    8112:	2d00      	cmp	r5, #0
    8114:	bf14      	ite	ne
    8116:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    811a:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    811e:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    8120:	f3c3 0080 	ubfx	r0, r3, #2, #1
    8124:	2800      	cmp	r0, #0
    8126:	bf14      	ite	ne
    8128:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    812c:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    8130:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    8132:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    8136:	2d00      	cmp	r5, #0
    8138:	bf14      	ite	ne
    813a:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    813e:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    8142:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    8144:	f3c3 1500 	ubfx	r5, r3, #4, #1
    8148:	2d00      	cmp	r5, #0
    814a:	bf14      	ite	ne
    814c:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    8150:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    8154:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    8156:	f3c3 1040 	ubfx	r0, r3, #5, #1
    815a:	2800      	cmp	r0, #0
    815c:	bf14      	ite	ne
    815e:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    8162:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    8166:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    8168:	f3c3 1080 	ubfx	r0, r3, #6, #1
    816c:	2800      	cmp	r0, #0
    816e:	bf14      	ite	ne
    8170:	200e      	movne	r0, #14
    8172:	2008      	moveq	r0, #8
    8174:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    8176:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    817a:	2b00      	cmp	r3, #0
    817c:	bf14      	ite	ne
    817e:	23e0      	movne	r3, #224	; 0xe0
    8180:	2380      	moveq	r3, #128	; 0x80
    8182:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    8184:	f846 3f04 	str.w	r3, [r6, #4]!
    8188:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    818a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    818e:	d1b5      	bne.n	80fc <grid_led_lowlevel_init+0x8>
	grid_led_buffer_init(mod, num);		
    8190:	4620      	mov	r0, r4
    8192:	4b04      	ldr	r3, [pc, #16]	; (81a4 <grid_led_lowlevel_init+0xb0>)
    8194:	4798      	blx	r3
	grid_led_hardware_init(mod);
    8196:	4620      	mov	r0, r4
    8198:	4b03      	ldr	r3, [pc, #12]	; (81a8 <grid_led_lowlevel_init+0xb4>)
    819a:	4798      	blx	r3
}
    819c:	2000      	movs	r0, #0
    819e:	bd70      	pop	{r4, r5, r6, pc}
    81a0:	20007748 	.word	0x20007748
    81a4:	00007f79 	.word	0x00007f79
    81a8:	00007d85 	.word	0x00007d85

000081ac <grid_led_lowlevel_render>:


void grid_led_lowlevel_render(struct grid_led_model* mod, uint32_t num){
    81ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    81b0:	b083      	sub	sp, #12
    81b2:	f890 c001 	ldrb.w	ip, [r0, #1]
    81b6:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    81ba:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    81be:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    81c2:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    81c6:	6904      	ldr	r4, [r0, #16]
    81c8:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    81ca:	2703      	movs	r7, #3
	uint32_t mix_b = 0;
    81cc:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    81d0:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    81d2:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    81d4:	f8df 8084 	ldr.w	r8, [pc, #132]	; 825c <grid_led_lowlevel_render+0xb0>
    81d8:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    81da:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    81de:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    81e0:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    81e4:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    81e8:	f894 a000 	ldrb.w	sl, [r4]
    81ec:	f894 b003 	ldrb.w	fp, [r4, #3]
    81f0:	fb05 fb0b 	mul.w	fp, r5, fp
    81f4:	fb09 bb0a 	mla	fp, r9, sl, fp
    81f8:	f894 a006 	ldrb.w	sl, [r4, #6]
    81fc:	fb06 ba0a 	mla	sl, r6, sl, fp
    8200:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    8202:	f894 a001 	ldrb.w	sl, [r4, #1]
    8206:	f894 b004 	ldrb.w	fp, [r4, #4]
    820a:	fb05 fb0b 	mul.w	fp, r5, fp
    820e:	fb09 bb0a 	mla	fp, r9, sl, fp
    8212:	f894 a007 	ldrb.w	sl, [r4, #7]
    8216:	fb06 ba0a 	mla	sl, r6, sl, fp
    821a:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    821c:	f894 a002 	ldrb.w	sl, [r4, #2]
    8220:	f894 b005 	ldrb.w	fp, [r4, #5]
    8224:	fb05 f50b 	mul.w	r5, r5, fp
    8228:	fb09 590a 	mla	r9, r9, sl, r5
    822c:	7a25      	ldrb	r5, [r4, #8]
    822e:	fb06 9505 	mla	r5, r6, r5, r9
    8232:	44ae      	add	lr, r5
    8234:	3f01      	subs	r7, #1
    8236:	4464      	add	r4, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    8238:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    823c:	d1cc      	bne.n	81d8 <grid_led_lowlevel_render+0x2c>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_lowlevel_set_color(mod, num, mix_r, mix_g, mix_b);
    823e:	f3ce 244f 	ubfx	r4, lr, #9, #16
    8242:	9400      	str	r4, [sp, #0]
    8244:	f3c3 234f 	ubfx	r3, r3, #9, #16
    8248:	f3c2 224f 	ubfx	r2, r2, #9, #16
    824c:	4c02      	ldr	r4, [pc, #8]	; (8258 <grid_led_lowlevel_render+0xac>)
    824e:	47a0      	blx	r4
	
}
    8250:	b003      	add	sp, #12
    8252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8256:	bf00      	nop
    8258:	00007d35 	.word	0x00007d35
    825c:	20000000 	.word	0x20000000

00008260 <grid_led_lowlevel_render_all>:


void grid_led_lowlevel_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    8260:	7843      	ldrb	r3, [r0, #1]
    8262:	b15b      	cbz	r3, 827c <grid_led_lowlevel_render_all+0x1c>
void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    8264:	b570      	push	{r4, r5, r6, lr}
    8266:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    8268:	2400      	movs	r4, #0
		
		grid_led_lowlevel_render(mod, i);
    826a:	4e05      	ldr	r6, [pc, #20]	; (8280 <grid_led_lowlevel_render_all+0x20>)
    826c:	4621      	mov	r1, r4
    826e:	4628      	mov	r0, r5
    8270:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    8272:	3401      	adds	r4, #1
    8274:	786b      	ldrb	r3, [r5, #1]
    8276:	42a3      	cmp	r3, r4
    8278:	d8f8      	bhi.n	826c <grid_led_lowlevel_render_all+0xc>
    827a:	bd70      	pop	{r4, r5, r6, pc}
    827c:	4770      	bx	lr
    827e:	bf00      	nop
    8280:	000081ad 	.word	0x000081ad

00008284 <grid_led_lowlevel_hardware_start_transfer>:
			
	}
	
}

void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    8284:	b510      	push	{r4, lr}
    8286:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    8288:	2200      	movs	r2, #0
    828a:	4b05      	ldr	r3, [pc, #20]	; (82a0 <grid_led_lowlevel_hardware_start_transfer+0x1c>)
    828c:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    828e:	4805      	ldr	r0, [pc, #20]	; (82a4 <grid_led_lowlevel_hardware_start_transfer+0x20>)
    8290:	4b05      	ldr	r3, [pc, #20]	; (82a8 <grid_led_lowlevel_hardware_start_transfer+0x24>)
    8292:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    8294:	88a2      	ldrh	r2, [r4, #4]
    8296:	68a1      	ldr	r1, [r4, #8]
    8298:	6960      	ldr	r0, [r4, #20]
    829a:	4b04      	ldr	r3, [pc, #16]	; (82ac <grid_led_lowlevel_hardware_start_transfer+0x28>)
    829c:	4798      	blx	r3
    829e:	bd10      	pop	{r4, pc}
    82a0:	200013a4 	.word	0x200013a4
    82a4:	20001224 	.word	0x20001224
    82a8:	0000c7e1 	.word	0x0000c7e1
    82ac:	0000c4c9 	.word	0x0000c4c9

000082b0 <grid_led_lowlevel_hardware_is_transfer_completed>:
}

uint8_t grid_led_lowlevel_hardware_is_transfer_completed(struct grid_led_model* mod){
	

	return grid_led_hardware_transfer_done;
    82b0:	4b01      	ldr	r3, [pc, #4]	; (82b8 <grid_led_lowlevel_hardware_is_transfer_completed+0x8>)
    82b2:	7818      	ldrb	r0, [r3, #0]
	
    82b4:	4770      	bx	lr
    82b6:	bf00      	nop
    82b8:	200013a4 	.word	0x200013a4

000082bc <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    82bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    82c0:	b0a3      	sub	sp, #140	; 0x8c

	grid_ui_model_init(&grid_core_state, 1);
    82c2:	4c85      	ldr	r4, [pc, #532]	; (84d8 <grid_module_common_init+0x21c>)
    82c4:	2101      	movs	r1, #1
    82c6:	4620      	mov	r0, r4
    82c8:	4b84      	ldr	r3, [pc, #528]	; (84dc <grid_module_common_init+0x220>)
    82ca:	4798      	blx	r3
	grid_ui_bank_init(&grid_core_state, 0, 1);
    82cc:	2201      	movs	r2, #1
    82ce:	2100      	movs	r1, #0
    82d0:	4620      	mov	r0, r4
    82d2:	4b83      	ldr	r3, [pc, #524]	; (84e0 <grid_module_common_init+0x224>)
    82d4:	4798      	blx	r3
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    82d6:	6860      	ldr	r0, [r4, #4]
    82d8:	2200      	movs	r2, #0
    82da:	4611      	mov	r1, r2
    82dc:	4b81      	ldr	r3, [pc, #516]	; (84e4 <grid_module_common_init+0x228>)
    82de:	4798      	blx	r3
	
		
	if (1){	// INIT CORE_STATE->hearbeat	
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    82e0:	2278      	movs	r2, #120	; 0x78
    82e2:	2100      	movs	r1, #0
    82e4:	a804      	add	r0, sp, #16
    82e6:	f8df 8268 	ldr.w	r8, [pc, #616]	; 8550 <grid_module_common_init+0x294>
    82ea:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
    82ec:	4b7e      	ldr	r3, [pc, #504]	; (84e8 <grid_module_common_init+0x22c>)
    82ee:	ad04      	add	r5, sp, #16
    82f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    82f2:	c507      	stmia	r5!, {r0, r1, r2}
    82f4:	f825 3b02 	strh.w	r3, [r5], #2
    82f8:	0c1b      	lsrs	r3, r3, #16
    82fa:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    82fc:	a804      	add	r0, sp, #16
    82fe:	4e7b      	ldr	r6, [pc, #492]	; (84ec <grid_module_common_init+0x230>)
    8300:	47b0      	blx	r6
	
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    8302:	ab04      	add	r3, sp, #16
    8304:	fa53 f780 	uxtab	r7, r3, r0
    8308:	2303      	movs	r3, #3
    830a:	9300      	str	r3, [sp, #0]
    830c:	2310      	movs	r3, #16
    830e:	2202      	movs	r2, #2
    8310:	4977      	ldr	r1, [pc, #476]	; (84f0 <grid_module_common_init+0x234>)
    8312:	4638      	mov	r0, r7
    8314:	4d77      	ldr	r5, [pc, #476]	; (84f4 <grid_module_common_init+0x238>)
    8316:	47a8      	blx	r5
		uint8_t error = 0;
    8318:	f04f 0900 	mov.w	r9, #0
    831c:	ad22      	add	r5, sp, #136	; 0x88
    831e:	f805 9d79 	strb.w	r9, [r5, #-121]!
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    8322:	9500      	str	r5, [sp, #0]
    8324:	230e      	movs	r3, #14
    8326:	2201      	movs	r2, #1
    8328:	2104      	movs	r1, #4
    832a:	4638      	mov	r0, r7
    832c:	f8df a224 	ldr.w	sl, [pc, #548]	; 8554 <grid_module_common_init+0x298>
    8330:	47d0      	blx	sl
	
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    8332:	f8df b1dc 	ldr.w	fp, [pc, #476]	; 8510 <grid_module_common_init+0x254>
    8336:	47d8      	blx	fp
    8338:	9500      	str	r5, [sp, #0]
    833a:	4603      	mov	r3, r0
    833c:	2202      	movs	r2, #2
    833e:	2105      	movs	r1, #5
    8340:	4638      	mov	r0, r7
    8342:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMAJOR_offset, GRID_CLASS_HEARTBEAT_VMAJOR_length , GRID_PROTOCOL_VERSION_MAJOR, &error);
    8344:	9500      	str	r5, [sp, #0]
    8346:	2301      	movs	r3, #1
    8348:	2202      	movs	r2, #2
    834a:	2107      	movs	r1, #7
    834c:	4638      	mov	r0, r7
    834e:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMINOR_offset, GRID_CLASS_HEARTBEAT_VMINOR_length  , GRID_PROTOCOL_VERSION_MINOR, &error);
    8350:	9500      	str	r5, [sp, #0]
    8352:	2301      	movs	r3, #1
    8354:	2202      	movs	r2, #2
    8356:	2109      	movs	r1, #9
    8358:	4638      	mov	r0, r7
    835a:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VPATCH_offset, GRID_CLASS_HEARTBEAT_VPATCH_length  , GRID_PROTOCOL_VERSION_PATCH, &error);
    835c:	9500      	str	r5, [sp, #0]
    835e:	2304      	movs	r3, #4
    8360:	2202      	movs	r2, #2
    8362:	210b      	movs	r1, #11
    8364:	4638      	mov	r0, r7
    8366:	47d0      	blx	sl
	
		payload_length = strlen(payload_template);
    8368:	a804      	add	r0, sp, #16
    836a:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    836c:	6865      	ldr	r5, [r4, #4]
    836e:	b2c3      	uxtb	r3, r0
    8370:	aa04      	add	r2, sp, #16
    8372:	210c      	movs	r1, #12
    8374:	68e8      	ldr	r0, [r5, #12]
    8376:	4f60      	ldr	r7, [pc, #384]	; (84f8 <grid_module_common_init+0x23c>)
    8378:	47b8      	blx	r7
		
	}

	if (1){	// INIT CORE_STATE->mapmode press
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    837a:	2278      	movs	r2, #120	; 0x78
    837c:	4649      	mov	r1, r9
    837e:	a804      	add	r0, sp, #16
    8380:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_PRESS GRID_ACTIONSTRING_MAPMODE_PRESS);
    8382:	ad04      	add	r5, sp, #16
    8384:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 8558 <grid_module_common_init+0x29c>
    8388:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    838c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    838e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    8392:	f845 0b04 	str.w	r0, [r5], #4
    8396:	f825 1b02 	strh.w	r1, [r5], #2
    839a:	0c09      	lsrs	r1, r1, #16
    839c:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    839e:	a804      	add	r0, sp, #16
    83a0:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_PRESS, payload_template, payload_length);			
    83a2:	6865      	ldr	r5, [r4, #4]
    83a4:	b2c3      	uxtb	r3, r0
    83a6:	aa04      	add	r2, sp, #16
    83a8:	2107      	movs	r1, #7
    83aa:	68e8      	ldr	r0, [r5, #12]
    83ac:	47b8      	blx	r7
		
	}	

	if (1){ // INIT CORE_STATE->mapmode release
			
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    83ae:	2278      	movs	r2, #120	; 0x78
    83b0:	4649      	mov	r1, r9
    83b2:	a804      	add	r0, sp, #16
    83b4:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_RELEASE GRID_ACTIONSTRING_MAPMODE_RELEASE);
    83b6:	4b51      	ldr	r3, [pc, #324]	; (84fc <grid_module_common_init+0x240>)
    83b8:	ad04      	add	r5, sp, #16
    83ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    83bc:	c507      	stmia	r5!, {r0, r1, r2}
    83be:	f825 3b02 	strh.w	r3, [r5], #2
    83c2:	0c1b      	lsrs	r3, r3, #16
    83c4:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    83c6:	a804      	add	r0, sp, #16
    83c8:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_RELEASE, payload_template, payload_length);
    83ca:	6865      	ldr	r5, [r4, #4]
    83cc:	b2c3      	uxtb	r3, r0
    83ce:	aa04      	add	r2, sp, #16
    83d0:	2108      	movs	r1, #8
    83d2:	68e8      	ldr	r0, [r5, #12]
    83d4:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgresponse
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    83d6:	2278      	movs	r2, #120	; 0x78
    83d8:	4649      	mov	r1, r9
    83da:	a804      	add	r0, sp, #16
    83dc:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_RESPONES GRID_ACTIONSTRING_CFG_RESPONSE);
    83de:	ad04      	add	r5, sp, #16
    83e0:	f8df e178 	ldr.w	lr, [pc, #376]	; 855c <grid_module_common_init+0x2a0>
    83e4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    83e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    83ea:	e89e 0003 	ldmia.w	lr, {r0, r1}
    83ee:	f845 0b04 	str.w	r0, [r5], #4
    83f2:	f825 1b02 	strh.w	r1, [r5], #2
    83f6:	0c09      	lsrs	r1, r1, #16
    83f8:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    83fa:	a804      	add	r0, sp, #16
    83fc:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_RESPONSE, payload_template, payload_length);
    83fe:	6865      	ldr	r5, [r4, #4]
    8400:	b2c3      	uxtb	r3, r0
    8402:	aa04      	add	r2, sp, #16
    8404:	2109      	movs	r1, #9
    8406:	68e8      	ldr	r0, [r5, #12]
    8408:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgrequest
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    840a:	2278      	movs	r2, #120	; 0x78
    840c:	4649      	mov	r1, r9
    840e:	a804      	add	r0, sp, #16
    8410:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_REQUEST GRID_ACTIONSTRING_CFG_REQUEST);
    8412:	ad04      	add	r5, sp, #16
    8414:	f8df e148 	ldr.w	lr, [pc, #328]	; 8560 <grid_module_common_init+0x2a4>
    8418:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    841c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    841e:	e89e 0003 	ldmia.w	lr, {r0, r1}
    8422:	f845 0b04 	str.w	r0, [r5], #4
    8426:	f825 1b02 	strh.w	r1, [r5], #2
    842a:	0c09      	lsrs	r1, r1, #16
    842c:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    842e:	a804      	add	r0, sp, #16
    8430:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    8432:	6864      	ldr	r4, [r4, #4]
    8434:	b2c3      	uxtb	r3, r0
    8436:	aa04      	add	r2, sp, #16
    8438:	210a      	movs	r1, #10
    843a:	68e0      	ldr	r0, [r4, #12]
    843c:	47b8      	blx	r7
	}	
	
	
	//enable pwr!
	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    843e:	4930      	ldr	r1, [pc, #192]	; (8500 <grid_module_common_init+0x244>)
    8440:	4830      	ldr	r0, [pc, #192]	; (8504 <grid_module_common_init+0x248>)
    8442:	4b31      	ldr	r3, [pc, #196]	; (8508 <grid_module_common_init+0x24c>)
    8444:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8446:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    844a:	4b30      	ldr	r3, [pc, #192]	; (850c <grid_module_common_init+0x250>)
    844c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    8450:	47d8      	blx	fp
    8452:	b1d8      	cbz	r0, 848c <grid_module_common_init+0x1d0>
    8454:	47d8      	blx	fp
    8456:	2808      	cmp	r0, #8
    8458:	d018      	beq.n	848c <grid_module_common_init+0x1d0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
		grid_module_po16_revb_init();
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    845a:	4b2d      	ldr	r3, [pc, #180]	; (8510 <grid_module_common_init+0x254>)
    845c:	4798      	blx	r3
    845e:	2880      	cmp	r0, #128	; 0x80
    8460:	d024      	beq.n	84ac <grid_module_common_init+0x1f0>
    8462:	4b2b      	ldr	r3, [pc, #172]	; (8510 <grid_module_common_init+0x254>)
    8464:	4798      	blx	r3
    8466:	2888      	cmp	r0, #136	; 0x88
    8468:	d020      	beq.n	84ac <grid_module_common_init+0x1f0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
		grid_module_bu16_revb_init();
	
	}	
	else if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){
    846a:	4b29      	ldr	r3, [pc, #164]	; (8510 <grid_module_common_init+0x254>)
    846c:	4798      	blx	r3
    846e:	2840      	cmp	r0, #64	; 0x40
    8470:	d023      	beq.n	84ba <grid_module_common_init+0x1fe>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
		grid_module_pbf4_reva_init();			
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){
    8472:	4b27      	ldr	r3, [pc, #156]	; (8510 <grid_module_common_init+0x254>)
    8474:	4798      	blx	r3
    8476:	28c0      	cmp	r0, #192	; 0xc0
    8478:	d026      	beq.n	84c8 <grid_module_common_init+0x20c>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
		grid_module_en16_reva_init();	
	}	
	else{
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
    847a:	4d22      	ldr	r5, [pc, #136]	; (8504 <grid_module_common_init+0x248>)
    847c:	4925      	ldr	r1, [pc, #148]	; (8514 <grid_module_common_init+0x258>)
    847e:	4628      	mov	r0, r5
    8480:	4c21      	ldr	r4, [pc, #132]	; (8508 <grid_module_common_init+0x24c>)
    8482:	47a0      	blx	r4
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
    8484:	4924      	ldr	r1, [pc, #144]	; (8518 <grid_module_common_init+0x25c>)
    8486:	4628      	mov	r0, r5
    8488:	47a0      	blx	r4
    848a:	e005      	b.n	8498 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
    848c:	4923      	ldr	r1, [pc, #140]	; (851c <grid_module_common_init+0x260>)
    848e:	481d      	ldr	r0, [pc, #116]	; (8504 <grid_module_common_init+0x248>)
    8490:	4b1d      	ldr	r3, [pc, #116]	; (8508 <grid_module_common_init+0x24c>)
    8492:	4798      	blx	r3
		grid_module_po16_revb_init();
    8494:	4b22      	ldr	r3, [pc, #136]	; (8520 <grid_module_common_init+0x264>)
    8496:	4798      	blx	r3
	}


	grid_sys_init(&grid_sys_state);
    8498:	4822      	ldr	r0, [pc, #136]	; (8524 <grid_module_common_init+0x268>)
    849a:	4b23      	ldr	r3, [pc, #140]	; (8528 <grid_module_common_init+0x26c>)
    849c:	4798      	blx	r3


	grid_nvm_init(&grid_nvm_state, &FLASH_0);
    849e:	4923      	ldr	r1, [pc, #140]	; (852c <grid_module_common_init+0x270>)
    84a0:	4823      	ldr	r0, [pc, #140]	; (8530 <grid_module_common_init+0x274>)
    84a2:	4b24      	ldr	r3, [pc, #144]	; (8534 <grid_module_common_init+0x278>)
    84a4:	4798      	blx	r3
	
		
}
    84a6:	b023      	add	sp, #140	; 0x8c
    84a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
    84ac:	4922      	ldr	r1, [pc, #136]	; (8538 <grid_module_common_init+0x27c>)
    84ae:	4815      	ldr	r0, [pc, #84]	; (8504 <grid_module_common_init+0x248>)
    84b0:	4b15      	ldr	r3, [pc, #84]	; (8508 <grid_module_common_init+0x24c>)
    84b2:	4798      	blx	r3
		grid_module_bu16_revb_init();
    84b4:	4b21      	ldr	r3, [pc, #132]	; (853c <grid_module_common_init+0x280>)
    84b6:	4798      	blx	r3
    84b8:	e7ee      	b.n	8498 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
    84ba:	4921      	ldr	r1, [pc, #132]	; (8540 <grid_module_common_init+0x284>)
    84bc:	4811      	ldr	r0, [pc, #68]	; (8504 <grid_module_common_init+0x248>)
    84be:	4b12      	ldr	r3, [pc, #72]	; (8508 <grid_module_common_init+0x24c>)
    84c0:	4798      	blx	r3
		grid_module_pbf4_reva_init();			
    84c2:	4b20      	ldr	r3, [pc, #128]	; (8544 <grid_module_common_init+0x288>)
    84c4:	4798      	blx	r3
    84c6:	e7e7      	b.n	8498 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
    84c8:	491f      	ldr	r1, [pc, #124]	; (8548 <grid_module_common_init+0x28c>)
    84ca:	480e      	ldr	r0, [pc, #56]	; (8504 <grid_module_common_init+0x248>)
    84cc:	4b0e      	ldr	r3, [pc, #56]	; (8508 <grid_module_common_init+0x24c>)
    84ce:	4798      	blx	r3
		grid_module_en16_reva_init();	
    84d0:	4b1e      	ldr	r3, [pc, #120]	; (854c <grid_module_common_init+0x290>)
    84d2:	4798      	blx	r3
    84d4:	e7e0      	b.n	8498 <grid_module_common_init+0x1dc>
    84d6:	bf00      	nop
    84d8:	20013e88 	.word	0x20013e88
    84dc:	0000a47d 	.word	0x0000a47d
    84e0:	0000a4b5 	.word	0x0000a4b5
    84e4:	0000bd05 	.word	0x0000bd05
    84e8:	00014714 	.word	0x00014714
    84ec:	00013455 	.word	0x00013455
    84f0:	000146e4 	.word	0x000146e4
    84f4:	0001340d 	.word	0x0001340d
    84f8:	0000b3ed 	.word	0x0000b3ed
    84fc:	0001473c 	.word	0x0001473c
    8500:	0001477c 	.word	0x0001477c
    8504:	0001450c 	.word	0x0001450c
    8508:	000130ad 	.word	0x000130ad
    850c:	41008000 	.word	0x41008000
    8510:	0000a2d5 	.word	0x0000a2d5
    8514:	000147dc 	.word	0x000147dc
    8518:	000147f8 	.word	0x000147f8
    851c:	0001478c 	.word	0x0001478c
    8520:	00009545 	.word	0x00009545
    8524:	20007260 	.word	0x20007260
    8528:	00009fd1 	.word	0x00009fd1
    852c:	200010d0 	.word	0x200010d0
    8530:	20007310 	.word	0x20007310
    8534:	00005e75 	.word	0x00005e75
    8538:	000147a0 	.word	0x000147a0
    853c:	00008879 	.word	0x00008879
    8540:	000147b4 	.word	0x000147b4
    8544:	00009211 	.word	0x00009211
    8548:	000147c8 	.word	0x000147c8
    854c:	00008d81 	.word	0x00008d81
    8550:	00012f43 	.word	0x00012f43
    8554:	0000a429 	.word	0x0000a429
    8558:	00014724 	.word	0x00014724
    855c:	0001474c 	.word	0x0001474c
    8560:	00014764 	.word	0x00014764

00008564 <grid_module_bu16_revb_hardware_start_transfer>:

static uint8_t grid_bu16_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_bu16_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};
	
	
void grid_module_bu16_revb_hardware_start_transfer(void){
    8564:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    8566:	4803      	ldr	r0, [pc, #12]	; (8574 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    8568:	4c03      	ldr	r4, [pc, #12]	; (8578 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    856a:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    856c:	4803      	ldr	r0, [pc, #12]	; (857c <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    856e:	47a0      	blx	r4
    8570:	bd10      	pop	{r4, pc}
    8572:	bf00      	nop
    8574:	20001154 	.word	0x20001154
    8578:	0000c1ed 	.word	0x0000c1ed
    857c:	20001328 	.word	0x20001328

00008580 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    8580:	4ba0      	ldr	r3, [pc, #640]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    8582:	781b      	ldrb	r3, [r3, #0]
    8584:	b92b      	cbnz	r3, 8592 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x12>
		grid_module_bu16_revb_hardware_transfer_complete++;
    8586:	4a9f      	ldr	r2, [pc, #636]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    8588:	7813      	ldrb	r3, [r2, #0]
    858a:	3301      	adds	r3, #1
    858c:	b2db      	uxtb	r3, r3
    858e:	7013      	strb	r3, [r2, #0]
    8590:	4770      	bx	lr
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    8592:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8596:	b088      	sub	sp, #32
		return;
	}
	
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    8598:	489b      	ldr	r0, [pc, #620]	; (8808 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    859a:	4b9c      	ldr	r3, [pc, #624]	; (880c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x28c>)
    859c:	4798      	blx	r3
	
	if (bank == 255){
		bank=0;
    859e:	28ff      	cmp	r0, #255	; 0xff
    85a0:	bf08      	it	eq
    85a2:	2000      	moveq	r0, #0
	}
	
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    85a4:	4b98      	ldr	r3, [pc, #608]	; (8808 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    85a6:	7c5b      	ldrb	r3, [r3, #17]
	
	if (bank_changed){
    85a8:	2b00      	cmp	r3, #0
    85aa:	d038      	beq.n	861e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x9e>
		grid_sys_state.bank_active_changed = 0;
    85ac:	4a96      	ldr	r2, [pc, #600]	; (8808 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    85ae:	2300      	movs	r3, #0
    85b0:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    85b2:	4b97      	ldr	r3, [pc, #604]	; (8810 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>)
    85b4:	685b      	ldr	r3, [r3, #4]
    85b6:	7bd2      	ldrb	r2, [r2, #15]
    85b8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    85bc:	7a5b      	ldrb	r3, [r3, #9]
    85be:	b373      	cbz	r3, 861e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x9e>
			
			
			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    85c0:	0107      	lsls	r7, r0, #4
    85c2:	2400      	movs	r4, #0
    85c4:	4d92      	ldr	r5, [pc, #584]	; (8810 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>)
			
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    85c6:	4e8f      	ldr	r6, [pc, #572]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    85c8:	eb06 1600 	add.w	r6, r6, r0, lsl #4
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    85cc:	686a      	ldr	r2, [r5, #4]
    85ce:	2364      	movs	r3, #100	; 0x64
    85d0:	fb03 f304 	mul.w	r3, r3, r4
    85d4:	443a      	add	r2, r7
    85d6:	68d2      	ldr	r2, [r2, #12]
    85d8:	441a      	add	r2, r3
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    85da:	1931      	adds	r1, r6, r4
    85dc:	7908      	ldrb	r0, [r1, #4]
    85de:	6190      	str	r0, [r2, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    85e0:	f891 1044 	ldrb.w	r1, [r1, #68]	; 0x44
    85e4:	61d1      	str	r1, [r2, #28]
				
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    85e6:	686a      	ldr	r2, [r5, #4]
    85e8:	f8df 821c 	ldr.w	r8, [pc, #540]	; 8808 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>
    85ec:	f898 100f 	ldrb.w	r1, [r8, #15]
    85f0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    85f4:	68d2      	ldr	r2, [r2, #12]
    85f6:	4413      	add	r3, r2
    85f8:	60dc      	str	r4, [r3, #12]
				
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    85fa:	f898 100f 	ldrb.w	r1, [r8, #15]
    85fe:	2300      	movs	r3, #0
    8600:	4622      	mov	r2, r4
    8602:	4628      	mov	r0, r5
    8604:	f8df 9228 	ldr.w	r9, [pc, #552]	; 8830 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    8608:	47c8      	blx	r9
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    860a:	3401      	adds	r4, #1
    860c:	b2e4      	uxtb	r4, r4
    860e:	686b      	ldr	r3, [r5, #4]
    8610:	f898 200f 	ldrb.w	r2, [r8, #15]
    8614:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8618:	7a5b      	ldrb	r3, [r3, #9]
    861a:	42a3      	cmp	r3, r4
    861c:	d8d6      	bhi.n	85cc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x4c>
	}
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    861e:	2300      	movs	r3, #0
    8620:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    8624:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    8628:	4b76      	ldr	r3, [pc, #472]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    862a:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    862e:	3208      	adds	r2, #8
    8630:	4978      	ldr	r1, [pc, #480]	; (8814 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x294>)
    8632:	5c8d      	ldrb	r5, [r1, r2]
    8634:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    8636:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    863a:	b2d2      	uxtb	r2, r2
    863c:	5c8c      	ldrb	r4, [r1, r2]
    863e:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    8640:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    8644:	3201      	adds	r2, #1
    8646:	b2d2      	uxtb	r2, r2
    8648:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	grid_module_bu16_revb_mux%=8;
    864c:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    8650:	f002 0207 	and.w	r2, r2, #7
    8654:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    8658:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
	if (level) {
    865c:	f013 0f01 	tst.w	r3, #1
    8660:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8664:	4b6c      	ldr	r3, [pc, #432]	; (8818 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    8666:	bf14      	ite	ne
    8668:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    866c:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    8670:	4b64      	ldr	r3, [pc, #400]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    8672:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
    8676:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    867a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    867e:	4b66      	ldr	r3, [pc, #408]	; (8818 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    8680:	bf14      	ite	ne
    8682:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8686:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    868a:	4b5e      	ldr	r3, [pc, #376]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    868c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
    8690:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8694:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    8698:	4b5f      	ldr	r3, [pc, #380]	; (8818 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    869a:	bf14      	ite	ne
    869c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    86a0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    86a4:	2302      	movs	r3, #2
    86a6:	f10d 021e 	add.w	r2, sp, #30
    86aa:	2100      	movs	r1, #0
    86ac:	485b      	ldr	r0, [pc, #364]	; (881c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x29c>)
    86ae:	4e5c      	ldr	r6, [pc, #368]	; (8820 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
    86b0:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    86b2:	2302      	movs	r3, #2
    86b4:	aa07      	add	r2, sp, #28
    86b6:	2100      	movs	r1, #0
    86b8:	485a      	ldr	r0, [pc, #360]	; (8824 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a4>)
    86ba:	47b0      	blx	r6
	
	uint8_t result_index[2] = {0};
    86bc:	2300      	movs	r3, #0
	uint8_t result_value[2] = {0};
    86be:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint8_t result_valid[2] = {0};
    86c2:	f8ad 3010 	strh.w	r3, [sp, #16]
		
	result_index[0] = adc_index_0;
    86c6:	f88d 5018 	strb.w	r5, [sp, #24]
	result_index[1] = adc_index_1;
    86ca:	f88d 4019 	strb.w	r4, [sp, #25]
		
		
	uint8_t adcresult_0_valid = 0;
	
	if (adcresult_0>60000){
    86ce:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    86d2:	f64e 2260 	movw	r2, #60000	; 0xea60
    86d6:	4293      	cmp	r3, r2
    86d8:	d916      	bls.n	8708 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x188>
		result_value[0] = 0;
		result_valid[0] = 1;
    86da:	2301      	movs	r3, #1
    86dc:	f88d 3010 	strb.w	r3, [sp, #16]
		result_valid[0] = 1;
	}
		
	uint8_t adcresult_1_valid = 0;
	
	if (adcresult_1>60000){
    86e0:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    86e4:	f64e 2260 	movw	r2, #60000	; 0xea60
    86e8:	4293      	cmp	r3, r2
    86ea:	d916      	bls.n	871a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x19a>
		result_value[1] = 0;
		result_valid[1] = 1;
    86ec:	2301      	movs	r3, #1
    86ee:	f88d 3011 	strb.w	r3, [sp, #17]
		result_value[1] = 127;
		result_valid[1] = 1;
	}


	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    86f2:	4b4d      	ldr	r3, [pc, #308]	; (8828 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    86f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    86f6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    86fa:	2400      	movs	r4, #0
		// Helper variable for readability
		uint8_t res_index = result_index[i];
		uint8_t res_valid = result_valid[i];
		uint8_t res_value = result_value[i];
		
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    86fc:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8810 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>
    8700:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8808 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>
		
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    8704:	4f3f      	ldr	r7, [pc, #252]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    8706:	e036      	b.n	8776 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f6>
	else if (adcresult_0<200){
    8708:	2bc7      	cmp	r3, #199	; 0xc7
    870a:	d8e9      	bhi.n	86e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x160>
		result_value[0] = 127;
    870c:	237f      	movs	r3, #127	; 0x7f
    870e:	f88d 3014 	strb.w	r3, [sp, #20]
		result_valid[0] = 1;
    8712:	2301      	movs	r3, #1
    8714:	f88d 3010 	strb.w	r3, [sp, #16]
    8718:	e7e2      	b.n	86e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x160>
	else if (adcresult_1<200){
    871a:	2bc7      	cmp	r3, #199	; 0xc7
    871c:	d8e9      	bhi.n	86f2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x172>
		result_value[1] = 127;
    871e:	237f      	movs	r3, #127	; 0x7f
    8720:	f88d 3015 	strb.w	r3, [sp, #21]
		result_valid[1] = 1;
    8724:	2301      	movs	r3, #1
    8726:	f88d 3011 	strb.w	r3, [sp, #17]
    872a:	e7e2      	b.n	86f2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x172>
				// Button TGL2
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
				}
				else{
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    872c:	2200      	movs	r2, #0
    872e:	619a      	str	r2, [r3, #24]
    8730:	e045      	b.n	87be <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23e>
					
				// Button TGL3
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
				}
				else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    8732:	2a3f      	cmp	r2, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    8734:	bf0c      	ite	eq
    8736:	227f      	moveq	r2, #127	; 0x7f
				}
				else{
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    8738:	2200      	movne	r2, #0
    873a:	61da      	str	r2, [r3, #28]
				}
				
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    873c:	f898 200f 	ldrb.w	r2, [r8, #15]
    8740:	eb07 1202 	add.w	r2, r7, r2, lsl #4
    8744:	440a      	add	r2, r1
    8746:	6998      	ldr	r0, [r3, #24]
    8748:	7110      	strb	r0, [r2, #4]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    874a:	f898 200f 	ldrb.w	r2, [r8, #15]
    874e:	eb07 1202 	add.w	r2, r7, r2, lsl #4
    8752:	4411      	add	r1, r2
    8754:	69db      	ldr	r3, [r3, #28]
    8756:	f881 3044 	strb.w	r3, [r1, #68]	; 0x44
				
							
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    875a:	f898 100f 	ldrb.w	r1, [r8, #15]
    875e:	2304      	movs	r3, #4
    8760:	462a      	mov	r2, r5
    8762:	4648      	mov	r0, r9
    8764:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8830 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    8768:	47d0      	blx	sl
				
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    876a:	443d      	add	r5, r7
    876c:	f885 6088 	strb.w	r6, [r5, #136]	; 0x88
    8770:	3401      	adds	r4, #1
	for (uint8_t i=0; i<2; i++)
    8772:	2c02      	cmp	r4, #2
    8774:	d03d      	beq.n	87f2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x272>
		uint8_t res_index = result_index[i];
    8776:	4621      	mov	r1, r4
    8778:	ab06      	add	r3, sp, #24
    877a:	5ce5      	ldrb	r5, [r4, r3]
		uint8_t res_value = result_value[i];
    877c:	ab05      	add	r3, sp, #20
    877e:	5ce6      	ldrb	r6, [r4, r3]
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    8780:	f8d9 0004 	ldr.w	r0, [r9, #4]
    8784:	f898 300f 	ldrb.w	r3, [r8, #15]
    8788:	b2db      	uxtb	r3, r3
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    878a:	197a      	adds	r2, r7, r5
    878c:	f892 2088 	ldrb.w	r2, [r2, #136]	; 0x88
    8790:	4296      	cmp	r6, r2
    8792:	d0ed      	beq.n	8770 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint8_t res_valid = result_valid[i];
    8794:	f10d 0e10 	add.w	lr, sp, #16
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    8798:	f814 e00e 	ldrb.w	lr, [r4, lr]
    879c:	f1be 0f01 	cmp.w	lr, #1
    87a0:	d1e6      	bne.n	8770 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    87a2:	eb00 1303 	add.w	r3, r0, r3, lsl #4
    87a6:	68db      	ldr	r3, [r3, #12]
    87a8:	2064      	movs	r0, #100	; 0x64
    87aa:	fb00 3305 	mla	r3, r0, r5, r3
			if (grid_bu16_helper_template_b_abs[res_index] == 0){ // Button Press Event
    87ae:	b962      	cbnz	r2, 87ca <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24a>
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    87b0:	227f      	movs	r2, #127	; 0x7f
    87b2:	615a      	str	r2, [r3, #20]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    87b4:	699a      	ldr	r2, [r3, #24]
    87b6:	2a00      	cmp	r2, #0
    87b8:	d1b8      	bne.n	872c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1ac>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    87ba:	227f      	movs	r2, #127	; 0x7f
    87bc:	619a      	str	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    87be:	69da      	ldr	r2, [r3, #28]
    87c0:	2a00      	cmp	r2, #0
    87c2:	d1b6      	bne.n	8732 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1b2>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    87c4:	223f      	movs	r2, #63	; 0x3f
    87c6:	61da      	str	r2, [r3, #28]
    87c8:	e7b8      	b.n	873c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1bc>
				
			}
			else{  // Button Release Event
				
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    87ca:	60dd      	str	r5, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    87cc:	aa08      	add	r2, sp, #32
    87ce:	442a      	add	r2, r5
    87d0:	f812 2c20 	ldrb.w	r2, [r2, #-32]
    87d4:	611a      	str	r2, [r3, #16]

				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    87d6:	2200      	movs	r2, #0
    87d8:	615a      	str	r2, [r3, #20]

				
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    87da:	f898 100f 	ldrb.w	r1, [r8, #15]
    87de:	2305      	movs	r3, #5
    87e0:	462a      	mov	r2, r5
    87e2:	4648      	mov	r0, r9
    87e4:	f8df a048 	ldr.w	sl, [pc, #72]	; 8830 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    87e8:	47d0      	blx	sl

				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    87ea:	443d      	add	r5, r7
    87ec:	f885 6088 	strb.w	r6, [r5, #136]	; 0x88
    87f0:	e7be      	b.n	8770 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		}

	}
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    87f2:	2200      	movs	r2, #0
    87f4:	4b03      	ldr	r3, [pc, #12]	; (8804 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    87f6:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    87f8:	4b0c      	ldr	r3, [pc, #48]	; (882c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2ac>)
    87fa:	4798      	blx	r3
}
    87fc:	b008      	add	sp, #32
    87fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8802:	bf00      	nop
    8804:	20000634 	.word	0x20000634
    8808:	20007260 	.word	0x20007260
    880c:	0000a08b 	.word	0x0000a08b
    8810:	20007254 	.word	0x20007254
    8814:	20000300 	.word	0x20000300
    8818:	41008000 	.word	0x41008000
    881c:	20001154 	.word	0x20001154
    8820:	0000c15d 	.word	0x0000c15d
    8824:	20001328 	.word	0x20001328
    8828:	00014808 	.word	0x00014808
    882c:	00008565 	.word	0x00008565
    8830:	0000b831 	.word	0x0000b831

00008834 <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    8834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    8836:	4f0b      	ldr	r7, [pc, #44]	; (8864 <grid_module_bu16_revb_hardware_init+0x30>)
    8838:	4c0b      	ldr	r4, [pc, #44]	; (8868 <grid_module_bu16_revb_hardware_init+0x34>)
    883a:	463b      	mov	r3, r7
    883c:	2200      	movs	r2, #0
    883e:	4611      	mov	r1, r2
    8840:	4620      	mov	r0, r4
    8842:	4e0a      	ldr	r6, [pc, #40]	; (886c <grid_module_bu16_revb_hardware_init+0x38>)
    8844:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    8846:	4d0a      	ldr	r5, [pc, #40]	; (8870 <grid_module_bu16_revb_hardware_init+0x3c>)
    8848:	463b      	mov	r3, r7
    884a:	2200      	movs	r2, #0
    884c:	4611      	mov	r1, r2
    884e:	4628      	mov	r0, r5
    8850:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    8852:	2100      	movs	r1, #0
    8854:	4620      	mov	r0, r4
    8856:	4c07      	ldr	r4, [pc, #28]	; (8874 <grid_module_bu16_revb_hardware_init+0x40>)
    8858:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    885a:	2100      	movs	r1, #0
    885c:	4628      	mov	r0, r5
    885e:	47a0      	blx	r4
    8860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8862:	bf00      	nop
    8864:	00008581 	.word	0x00008581
    8868:	20001154 	.word	0x20001154
    886c:	0000c121 	.word	0x0000c121
    8870:	20001328 	.word	0x20001328
    8874:	0000c111 	.word	0x0000c111

00008878 <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(){
    8878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	grid_led_lowlevel_init(&grid_led_state, 16);
    887c:	2110      	movs	r1, #16
    887e:	4815      	ldr	r0, [pc, #84]	; (88d4 <grid_module_bu16_revb_init+0x5c>)
    8880:	4b15      	ldr	r3, [pc, #84]	; (88d8 <grid_module_bu16_revb_init+0x60>)
    8882:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    8884:	2104      	movs	r1, #4
    8886:	4815      	ldr	r0, [pc, #84]	; (88dc <grid_module_bu16_revb_init+0x64>)
    8888:	4b15      	ldr	r3, [pc, #84]	; (88e0 <grid_module_bu16_revb_init+0x68>)
    888a:	4798      	blx	r3
    888c:	f04f 0900 	mov.w	r9, #0
	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    8890:	4d12      	ldr	r5, [pc, #72]	; (88dc <grid_module_bu16_revb_init+0x64>)
    8892:	f8df a058 	ldr.w	sl, [pc, #88]	; 88ec <grid_module_bu16_revb_init+0x74>
		
		for (uint8_t j=0; j<16; j++){

			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    8896:	f8df 8058 	ldr.w	r8, [pc, #88]	; 88f0 <grid_module_bu16_revb_init+0x78>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    889a:	2210      	movs	r2, #16
    889c:	fa5f f189 	uxtb.w	r1, r9
    88a0:	4628      	mov	r0, r5
    88a2:	47d0      	blx	sl
    88a4:	ea4f 1709 	mov.w	r7, r9, lsl #4
    88a8:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    88aa:	2602      	movs	r6, #2
    88ac:	6868      	ldr	r0, [r5, #4]
    88ae:	4632      	mov	r2, r6
    88b0:	b2e1      	uxtb	r1, r4
    88b2:	4438      	add	r0, r7
    88b4:	47c0      	blx	r8
    88b6:	3401      	adds	r4, #1
		for (uint8_t j=0; j<16; j++){
    88b8:	2c10      	cmp	r4, #16
    88ba:	d1f7      	bne.n	88ac <grid_module_bu16_revb_init+0x34>
    88bc:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    88c0:	f1b9 0f04 	cmp.w	r9, #4
    88c4:	d1e9      	bne.n	889a <grid_module_bu16_revb_init+0x22>

		}		
		
	}
				
	grid_module_bu16_revb_hardware_init();
    88c6:	4b07      	ldr	r3, [pc, #28]	; (88e4 <grid_module_bu16_revb_init+0x6c>)
    88c8:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    88ca:	4b07      	ldr	r3, [pc, #28]	; (88e8 <grid_module_bu16_revb_init+0x70>)
    88cc:	4798      	blx	r3
    88ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    88d2:	bf00      	nop
    88d4:	20013efc 	.word	0x20013efc
    88d8:	000080f5 	.word	0x000080f5
    88dc:	20007254 	.word	0x20007254
    88e0:	0000a47d 	.word	0x0000a47d
    88e4:	00008835 	.word	0x00008835
    88e8:	00008565 	.word	0x00008565
    88ec:	0000a4b5 	.word	0x0000a4b5
    88f0:	0000bd05 	.word	0x0000bd05

000088f4 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    88f4:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    88f6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    88fa:	4b07      	ldr	r3, [pc, #28]	; (8918 <grid_module_en16_reva_hardware_start_transfer+0x24>)
    88fc:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    88fe:	4c07      	ldr	r4, [pc, #28]	; (891c <grid_module_en16_reva_hardware_start_transfer+0x28>)
    8900:	4620      	mov	r0, r4
    8902:	4b07      	ldr	r3, [pc, #28]	; (8920 <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    8904:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    8906:	4907      	ldr	r1, [pc, #28]	; (8924 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    8908:	2308      	movs	r3, #8
    890a:	460a      	mov	r2, r1
    890c:	3110      	adds	r1, #16
    890e:	4620      	mov	r0, r4
    8910:	4c05      	ldr	r4, [pc, #20]	; (8928 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    8912:	47a0      	blx	r4
    8914:	bd10      	pop	{r4, pc}
    8916:	bf00      	nop
    8918:	41008000 	.word	0x41008000
    891c:	20001048 	.word	0x20001048
    8920:	0000c6cd 	.word	0x0000c6cd
    8924:	200006cc 	.word	0x200006cc
    8928:	0000c71d 	.word	0x0000c71d
    892c:	00000000 	.word	0x00000000

00008930 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    8930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8934:	ed2d 8b04 	vpush	{d8-d9}
    8938:	b089      	sub	sp, #36	; 0x24
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    893a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    893e:	4b4e      	ldr	r3, [pc, #312]	; (8a78 <grid_module_en16_reva_hardware_transfer_complete_cb+0x148>)
    8940:	615a      	str	r2, [r3, #20]
	
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    8942:	484e      	ldr	r0, [pc, #312]	; (8a7c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8944:	4b4e      	ldr	r3, [pc, #312]	; (8a80 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    8946:	4798      	blx	r3
    8948:	4603      	mov	r3, r0
	
	if (bank == 255){
		bank=0;
    894a:	28ff      	cmp	r0, #255	; 0xff
    894c:	bf14      	ite	ne
    894e:	4603      	movne	r3, r0
    8950:	2300      	moveq	r3, #0
    8952:	461a      	mov	r2, r3
    8954:	9301      	str	r3, [sp, #4]
	}


	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    8956:	4b49      	ldr	r3, [pc, #292]	; (8a7c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8958:	7c5b      	ldrb	r3, [r3, #17]
		
	if (bank_changed){
    895a:	2b00      	cmp	r3, #0
    895c:	d042      	beq.n	89e4 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb4>
		grid_sys_state.bank_active_changed = 0;
    895e:	2400      	movs	r4, #0
    8960:	4b46      	ldr	r3, [pc, #280]	; (8a7c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8962:	745c      	strb	r4, [r3, #17]
		for (uint8_t i = 0; i<16; i++)
		{
			

			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    8964:	ea4f 1b02 	mov.w	fp, r2, lsl #4
    8968:	f10d 090f 	add.w	r9, sp, #15
    896c:	4b45      	ldr	r3, [pc, #276]	; (8a84 <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
    896e:	f103 0720 	add.w	r7, r3, #32
    8972:	f10b 35ff 	add.w	r5, fp, #4294967295
    8976:	442f      	add	r7, r5
    8978:	f103 0660 	add.w	r6, r3, #96	; 0x60
    897c:	442e      	add	r6, r5
    897e:	33a0      	adds	r3, #160	; 0xa0
    8980:	441d      	add	r5, r3
    8982:	f8df 8108 	ldr.w	r8, [pc, #264]	; 8a8c <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>
    8986:	f8d8 3004 	ldr.w	r3, [r8, #4]
    898a:	445b      	add	r3, fp
    898c:	68db      	ldr	r3, [r3, #12]
    898e:	f04f 0e64 	mov.w	lr, #100	; 0x64
    8992:	fb0e 3e04 	mla	lr, lr, r4, r3
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8996:	4b3c      	ldr	r3, [pc, #240]	; (8a88 <grid_module_en16_reva_hardware_transfer_complete_cb+0x158>)
    8998:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    899a:	f10d 0c20 	add.w	ip, sp, #32
    899e:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
			
			//BUTTON
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    89a2:	f8ce 400c 	str.w	r4, [lr, #12]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    89a6:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    89aa:	f8ce 3010 	str.w	r3, [lr, #16]
		
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    89ae:	f817 2f01 	ldrb.w	r2, [r7, #1]!
    89b2:	f8ce 2018 	str.w	r2, [lr, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    89b6:	f816 2f01 	ldrb.w	r2, [r6, #1]!
    89ba:	f8ce 201c 	str.w	r2, [lr, #28]
					
			
			//ENCODER
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    89be:	f8ce 4020 	str.w	r4, [lr, #32]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    89c2:	f8ce 3024 	str.w	r3, [lr, #36]	; 0x24

			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    89c6:	f815 3f01 	ldrb.w	r3, [r5, #1]!
    89ca:	f8ce 3028 	str.w	r3, [lr, #40]	; 0x28
			
					
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    89ce:	4b2b      	ldr	r3, [pc, #172]	; (8a7c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    89d0:	7bd9      	ldrb	r1, [r3, #15]
    89d2:	2300      	movs	r3, #0
    89d4:	b2e2      	uxtb	r2, r4
    89d6:	4640      	mov	r0, r8
    89d8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8a94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x164>
    89dc:	47d0      	blx	sl
    89de:	3401      	adds	r4, #1
		for (uint8_t i = 0; i<16; i++)
    89e0:	2c10      	cmp	r4, #16
    89e2:	d1d0      	bne.n	8986 <grid_module_en16_reva_hardware_transfer_complete_cb+0x56>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    89e4:	2400      	movs	r4, #0
		

		uint8_t i = UI_ENCODER_LOOKUP[j];
		

		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    89e6:	4d27      	ldr	r5, [pc, #156]	; (8a84 <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
				if (elapsed_time<20){
					elapsed_time = 20;
				}
			
				
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    89e8:	ed9f 8b21 	vldr	d8, [pc, #132]	; 8a70 <grid_module_en16_reva_hardware_transfer_complete_cb+0x140>
    89ec:	f04f 0a00 	mov.w	sl, #0
    89f0:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8a98 <grid_module_en16_reva_hardware_transfer_complete_cb+0x168>
    89f4:	9e01      	ldr	r6, [sp, #4]
    89f6:	ec4b ab19 	vmov	d9, sl, fp
    89fa:	e082      	b.n	8b02 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1d2>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    89fc:	2300      	movs	r3, #0
    89fe:	f8ce 3018 	str.w	r3, [lr, #24]
    8a02:	e0ce      	b.n	8ba2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x272>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    8a04:	2b3f      	cmp	r3, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    8a06:	bf0c      	ite	eq
    8a08:	237f      	moveq	r3, #127	; 0x7f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    8a0a:	2300      	movne	r3, #0
    8a0c:	f8ce 301c 	str.w	r3, [lr, #28]
    8a10:	e0cf      	b.n	8bb2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x282>
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8a12:	f8ce 800c 	str.w	r8, [lr, #12]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    8a16:	ab08      	add	r3, sp, #32
    8a18:	4443      	add	r3, r8
    8a1a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    8a1e:	f8ce 3010 	str.w	r3, [lr, #16]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    8a22:	2300      	movs	r3, #0
    8a24:	f8ce 3014 	str.w	r3, [lr, #20]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    8a28:	4b14      	ldr	r3, [pc, #80]	; (8a7c <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    8a2a:	7bd9      	ldrb	r1, [r3, #15]
    8a2c:	2305      	movs	r3, #5
    8a2e:	4642      	mov	r2, r8
    8a30:	4816      	ldr	r0, [pc, #88]	; (8a8c <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>)
    8a32:	f8df b060 	ldr.w	fp, [pc, #96]	; 8a94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x164>
    8a36:	47d8      	blx	fp
    8a38:	e0d3      	b.n	8be2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b2>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    8a3a:	4915      	ldr	r1, [pc, #84]	; (8a90 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8a3c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    8a40:	78c9      	ldrb	r1, [r1, #3]
    8a42:	42d1      	cmn	r1, r2
    8a44:	d405      	bmi.n	8a52 <grid_module_en16_reva_hardware_transfer_complete_cb+0x122>
						grid_ui_encoder_array[i].rotation_value += xi;
    8a46:	4a12      	ldr	r2, [pc, #72]	; (8a90 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8a48:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    8a4c:	440b      	add	r3, r1
    8a4e:	70d3      	strb	r3, [r2, #3]
    8a50:	e120      	b.n	8c94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    8a52:	4b0f      	ldr	r3, [pc, #60]	; (8a90 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8a54:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8a58:	2200      	movs	r2, #0
    8a5a:	70da      	strb	r2, [r3, #3]
    8a5c:	e11a      	b.n	8c94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    8a5e:	4b0c      	ldr	r3, [pc, #48]	; (8a90 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    8a60:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8a64:	227f      	movs	r2, #127	; 0x7f
    8a66:	70da      	strb	r2, [r3, #3]
    8a68:	e114      	b.n	8c94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
				uint8_t actuator = new_abs_value*2;
				
				if (delta != 0){
						
					if (new_abs_value + delta < 0){
						new_abs_value = 0;
    8a6a:	f04f 0e00 	mov.w	lr, #0
    8a6e:	e017      	b.n	8aa0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x170>
    8a70:	00000000 	.word	0x00000000
    8a74:	40ed4c00 	.word	0x40ed4c00
    8a78:	41008000 	.word	0x41008000
    8a7c:	20007260 	.word	0x20007260
    8a80:	0000a08b 	.word	0x0000a08b
    8a84:	200006cc 	.word	0x200006cc
    8a88:	00014818 	.word	0x00014818
    8a8c:	20007254 	.word	0x20007254
    8a90:	20010e38 	.word	0x20010e38
    8a94:	0000b831 	.word	0x0000b831
    8a98:	3ff00000 	.word	0x3ff00000
					}
					else if (new_abs_value + delta > 127){
						new_abs_value = 127;
    8a9c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
					}
					else{
						new_abs_value += delta;
					}	
						
					grid_en16_helper_template_e_abs[bank][i] = new_abs_value;
    8aa0:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    8aa4:	4443      	add	r3, r8
    8aa6:	f883 e0a0 	strb.w	lr, [r3, #160]	; 0xa0
					uint8_t res_index = i;
					uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8aaa:	4b8d      	ldr	r3, [pc, #564]	; (8ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    8aac:	685b      	ldr	r3, [r3, #4]
    8aae:	4a8d      	ldr	r2, [pc, #564]	; (8ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8ab0:	7bd2      	ldrb	r2, [r2, #15]
    8ab2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8ab6:	68db      	ldr	r3, [r3, #12]
    8ab8:	2764      	movs	r7, #100	; 0x64
    8aba:	fb07 3708 	mla	r7, r7, r8, r3
					uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};				
    8abe:	4b8a      	ldr	r3, [pc, #552]	; (8ce8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    8ac0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    8ac2:	f10d 0c20 	add.w	ip, sp, #32
    8ac6:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
															
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8aca:	f8c7 8020 	str.w	r8, [r7, #32]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    8ace:	4663      	mov	r3, ip
    8ad0:	4443      	add	r3, r8
    8ad2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    8ad6:	627b      	str	r3, [r7, #36]	; 0x24

					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = new_abs_value;
    8ad8:	f8c7 e028 	str.w	lr, [r7, #40]	; 0x28
					
					new_rel_value = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL];
    8adc:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
					

		
					if (new_rel_value == 255){
    8ae0:	2bff      	cmp	r3, #255	; 0xff
    8ae2:	f000 80e7 	beq.w	8cb4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x384>
						else{
							new_rel_value = 63;
						}
					}
					else{
						new_rel_value += delta;
    8ae6:	445b      	add	r3, fp
    8ae8:	b2db      	uxtb	r3, r3
					}
	
					
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = new_rel_value;
    8aea:	637b      	str	r3, [r7, #52]	; 0x34
				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    8aec:	4b7d      	ldr	r3, [pc, #500]	; (8ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8aee:	7bd9      	ldrb	r1, [r3, #15]
    8af0:	2301      	movs	r3, #1
    8af2:	4642      	mov	r2, r8
    8af4:	487a      	ldr	r0, [pc, #488]	; (8ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    8af6:	4f7d      	ldr	r7, [pc, #500]	; (8cec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3bc>)
    8af8:	47b8      	blx	r7
    8afa:	3401      	adds	r4, #1
	for (uint8_t j=0; j<16; j++){
    8afc:	2c10      	cmp	r4, #16
    8afe:	f000 80df 	beq.w	8cc0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x390>
    8b02:	b2e1      	uxtb	r1, r4
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    8b04:	084b      	lsrs	r3, r1, #1
    8b06:	5ceb      	ldrb	r3, [r5, r3]
    8b08:	f001 0201 	and.w	r2, r1, #1
    8b0c:	0092      	lsls	r2, r2, #2
    8b0e:	4113      	asrs	r3, r2
    8b10:	b2db      	uxtb	r3, r3
    8b12:	f003 090f 	and.w	r9, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    8b16:	192a      	adds	r2, r5, r4
    8b18:	f892 20e0 	ldrb.w	r2, [r2, #224]	; 0xe0
    8b1c:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    8b1e:	4591      	cmp	r9, r2
    8b20:	d0eb      	beq.n	8afa <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    8b22:	4a73      	ldr	r2, [pc, #460]	; (8cf0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c0>)
    8b24:	f814 8002 	ldrb.w	r8, [r4, r2]
			UI_SPI_DEBUG = j;
    8b28:	4a72      	ldr	r2, [pc, #456]	; (8cf4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c4>)
    8b2a:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    8b2c:	ea4f 0c99 	mov.w	ip, r9, lsr #2
			uint8_t phase_a = (new_value>>1)&1;
    8b30:	f3c9 0940 	ubfx	r9, r9, #1, #1
			uint8_t phase_b = (new_value)&1;
    8b34:	f003 0701 	and.w	r7, r3, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    8b38:	4b6f      	ldr	r3, [pc, #444]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8b3a:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8b3e:	785b      	ldrb	r3, [r3, #1]
    8b40:	4563      	cmp	r3, ip
    8b42:	d04e      	beq.n	8be2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b2>
				grid_ui_encoder_array[i].button_changed = 1;
    8b44:	4b6c      	ldr	r3, [pc, #432]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8b46:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8b4a:	2201      	movs	r2, #1
    8b4c:	709a      	strb	r2, [r3, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    8b4e:	f883 c001 	strb.w	ip, [r3, #1]
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    8b52:	4b63      	ldr	r3, [pc, #396]	; (8ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    8b54:	685b      	ldr	r3, [r3, #4]
    8b56:	4a63      	ldr	r2, [pc, #396]	; (8ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8b58:	7bd2      	ldrb	r2, [r2, #15]
    8b5a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8b5e:	68db      	ldr	r3, [r3, #12]
    8b60:	f04f 0e64 	mov.w	lr, #100	; 0x64
    8b64:	fb0e 3e08 	mla	lr, lr, r8, r3
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8b68:	4b5f      	ldr	r3, [pc, #380]	; (8ce8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    8b6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    8b6c:	f10d 0a20 	add.w	sl, sp, #32
    8b70:	e90a 000f 	stmdb	sl, {r0, r1, r2, r3}
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    8b74:	f1bc 0f00 	cmp.w	ip, #0
    8b78:	f47f af4b 	bne.w	8a12 <grid_module_en16_reva_hardware_transfer_complete_cb+0xe2>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    8b7c:	f8ce 800c 	str.w	r8, [lr, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    8b80:	4653      	mov	r3, sl
    8b82:	4443      	add	r3, r8
    8b84:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    8b88:	f8ce 3010 	str.w	r3, [lr, #16]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    8b8c:	237f      	movs	r3, #127	; 0x7f
    8b8e:	f8ce 3014 	str.w	r3, [lr, #20]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    8b92:	f8de 3018 	ldr.w	r3, [lr, #24]
    8b96:	2b00      	cmp	r3, #0
    8b98:	f47f af30 	bne.w	89fc <grid_module_en16_reva_hardware_transfer_complete_cb+0xcc>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    8b9c:	237f      	movs	r3, #127	; 0x7f
    8b9e:	f8ce 3018 	str.w	r3, [lr, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    8ba2:	f8de 301c 	ldr.w	r3, [lr, #28]
    8ba6:	2b00      	cmp	r3, #0
    8ba8:	f47f af2c 	bne.w	8a04 <grid_module_en16_reva_hardware_transfer_complete_cb+0xd4>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    8bac:	233f      	movs	r3, #63	; 0x3f
    8bae:	f8ce 301c 	str.w	r3, [lr, #28]
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    8bb2:	4a4c      	ldr	r2, [pc, #304]	; (8ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8bb4:	7bd3      	ldrb	r3, [r2, #15]
    8bb6:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    8bba:	4443      	add	r3, r8
    8bbc:	f8de 1018 	ldr.w	r1, [lr, #24]
    8bc0:	f883 1020 	strb.w	r1, [r3, #32]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    8bc4:	7bd3      	ldrb	r3, [r2, #15]
    8bc6:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    8bca:	4443      	add	r3, r8
    8bcc:	f8de 101c 	ldr.w	r1, [lr, #28]
    8bd0:	f883 1060 	strb.w	r1, [r3, #96]	; 0x60
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    8bd4:	7bd1      	ldrb	r1, [r2, #15]
    8bd6:	2304      	movs	r3, #4
    8bd8:	4642      	mov	r2, r8
    8bda:	4841      	ldr	r0, [pc, #260]	; (8ce0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    8bdc:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8cec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3bc>
    8be0:	47d8      	blx	fp
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    8be2:	4b45      	ldr	r3, [pc, #276]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8be4:	eb03 1308 	add.w	r3, r3, r8, lsl #4
			if (a_now != a_prev){
    8be8:	7b5b      	ldrb	r3, [r3, #13]
    8bea:	454b      	cmp	r3, r9
    8bec:	d072      	beq.n	8cd4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a4>
					delta = +1;
    8bee:	45b9      	cmp	r9, r7
    8bf0:	bf14      	ite	ne
    8bf2:	f04f 3bff 	movne.w	fp, #4294967295
    8bf6:	f04f 0b01 	moveq.w	fp, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    8bfa:	4b3f      	ldr	r3, [pc, #252]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8bfc:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8c00:	f883 900d 	strb.w	r9, [r3, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    8c04:	739f      	strb	r7, [r3, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    8c06:	6899      	ldr	r1, [r3, #8]
    8c08:	4836      	ldr	r0, [pc, #216]	; (8ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8c0a:	4b3c      	ldr	r3, [pc, #240]	; (8cfc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3cc>)
    8c0c:	4798      	blx	r3
    8c0e:	9003      	str	r0, [sp, #12]
				if (elapsed_time>400){
    8c10:	9b03      	ldr	r3, [sp, #12]
    8c12:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    8c16:	bf84      	itt	hi
    8c18:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    8c1c:	9303      	strhi	r3, [sp, #12]
				if (elapsed_time<20){
    8c1e:	9b03      	ldr	r3, [sp, #12]
    8c20:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    8c22:	bf9c      	itt	ls
    8c24:	2314      	movls	r3, #20
    8c26:	9303      	strls	r3, [sp, #12]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    8c28:	f8dd 900c 	ldr.w	r9, [sp, #12]
    8c2c:	9f03      	ldr	r7, [sp, #12]
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    8c2e:	482d      	ldr	r0, [pc, #180]	; (8ce4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    8c30:	4b33      	ldr	r3, [pc, #204]	; (8d00 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d0>)
    8c32:	4798      	blx	r3
    8c34:	4b30      	ldr	r3, [pc, #192]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8c36:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    8c3a:	6098      	str	r0, [r3, #8]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    8c3c:	fb07 f009 	mul.w	r0, r7, r9
    8c40:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    8c44:	f500 7080 	add.w	r0, r0, #256	; 0x100
    8c48:	4b2e      	ldr	r3, [pc, #184]	; (8d04 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d4>)
    8c4a:	4798      	blx	r3
    8c4c:	ec53 2b18 	vmov	r2, r3, d8
    8c50:	4f2d      	ldr	r7, [pc, #180]	; (8d08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d8>)
    8c52:	47b8      	blx	r7
    8c54:	ec53 2b19 	vmov	r2, r3, d9
    8c58:	4f2c      	ldr	r7, [pc, #176]	; (8d0c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3dc>)
    8c5a:	47b8      	blx	r7
    8c5c:	4b2c      	ldr	r3, [pc, #176]	; (8d10 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    8c5e:	4798      	blx	r3
				int16_t xi = delta + delta * velocityfactor;
    8c60:	b283      	uxth	r3, r0
    8c62:	3301      	adds	r3, #1
    8c64:	fb13 f30b 	smulbb	r3, r3, fp
    8c68:	b29b      	uxth	r3, r3
    8c6a:	b21a      	sxth	r2, r3
				if (delta<0){
    8c6c:	f1bb 0f00 	cmp.w	fp, #0
    8c70:	f6ff aee3 	blt.w	8a3a <grid_module_en16_reva_hardware_transfer_complete_cb+0x10a>
				else if (delta>0){
    8c74:	f1bb 0f00 	cmp.w	fp, #0
    8c78:	dd0c      	ble.n	8c94 <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    8c7a:	491f      	ldr	r1, [pc, #124]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8c7c:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    8c80:	78c9      	ldrb	r1, [r1, #3]
    8c82:	440a      	add	r2, r1
    8c84:	2a7f      	cmp	r2, #127	; 0x7f
    8c86:	f73f aeea 	bgt.w	8a5e <grid_module_en16_reva_hardware_transfer_complete_cb+0x12e>
						grid_ui_encoder_array[i].rotation_value += xi;
    8c8a:	4a1b      	ldr	r2, [pc, #108]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8c8c:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    8c90:	440b      	add	r3, r1
    8c92:	70d3      	strb	r3, [r2, #3]
				uint8_t new_abs_value = grid_en16_helper_template_e_abs[bank][i];
    8c94:	4633      	mov	r3, r6
    8c96:	eb05 1206 	add.w	r2, r5, r6, lsl #4
    8c9a:	4442      	add	r2, r8
    8c9c:	f892 e0a0 	ldrb.w	lr, [r2, #160]	; 0xa0
					if (new_abs_value + delta < 0){
    8ca0:	eb1e 020b 	adds.w	r2, lr, fp
    8ca4:	f53f aee1 	bmi.w	8a6a <grid_module_en16_reva_hardware_transfer_complete_cb+0x13a>
					else if (new_abs_value + delta > 127){
    8ca8:	2a7f      	cmp	r2, #127	; 0x7f
    8caa:	f73f aef7 	bgt.w	8a9c <grid_module_en16_reva_hardware_transfer_complete_cb+0x16c>
						new_abs_value += delta;
    8cae:	fa5f fe82 	uxtb.w	lr, r2
    8cb2:	e6f5      	b.n	8aa0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x170>
							new_rel_value = 63;
    8cb4:	f1bb 0f00 	cmp.w	fp, #0
    8cb8:	bfcc      	ite	gt
    8cba:	2341      	movgt	r3, #65	; 0x41
    8cbc:	233f      	movle	r3, #63	; 0x3f
    8cbe:	e714      	b.n	8aea <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ba>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    8cc0:	2200      	movs	r2, #0
    8cc2:	4b14      	ldr	r3, [pc, #80]	; (8d14 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>)
    8cc4:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    8cc6:	4b14      	ldr	r3, [pc, #80]	; (8d18 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e8>)
    8cc8:	4798      	blx	r3
}
    8cca:	b009      	add	sp, #36	; 0x24
    8ccc:	ecbd 8b04 	vpop	{d8-d9}
    8cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    8cd4:	4b08      	ldr	r3, [pc, #32]	; (8cf8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    8cd6:	eb03 1808 	add.w	r8, r3, r8, lsl #4
    8cda:	f888 700e 	strb.w	r7, [r8, #14]
    8cde:	e70c      	b.n	8afa <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
    8ce0:	20007254 	.word	0x20007254
    8ce4:	20007260 	.word	0x20007260
    8ce8:	00014818 	.word	0x00014818
    8cec:	0000b831 	.word	0x0000b831
    8cf0:	20000310 	.word	0x20000310
    8cf4:	200042f5 	.word	0x200042f5
    8cf8:	20010e38 	.word	0x20010e38
    8cfc:	0000a171 	.word	0x0000a171
    8d00:	0000a16d 	.word	0x0000a16d
    8d04:	00012985 	.word	0x00012985
    8d08:	00012cc5 	.word	0x00012cc5
    8d0c:	0001270d 	.word	0x0001270d
    8d10:	00012e95 	.word	0x00012e95
    8d14:	20013f18 	.word	0x20013f18
    8d18:	000088f5 	.word	0x000088f5

00008d1c <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    8d1c:	b510      	push	{r4, lr}
    8d1e:	4b0e      	ldr	r3, [pc, #56]	; (8d58 <grid_module_en16_reva_hardware_init+0x3c>)
    8d20:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    8d24:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    8d26:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    8d28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    8d2c:	629a      	str	r2, [r3, #40]	; 0x28
    8d2e:	4a0b      	ldr	r2, [pc, #44]	; (8d5c <grid_module_en16_reva_hardware_init+0x40>)
    8d30:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    8d32:	4c0b      	ldr	r4, [pc, #44]	; (8d60 <grid_module_en16_reva_hardware_init+0x44>)
    8d34:	2103      	movs	r1, #3
    8d36:	4620      	mov	r0, r4
    8d38:	4b0a      	ldr	r3, [pc, #40]	; (8d64 <grid_module_en16_reva_hardware_init+0x48>)
    8d3a:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    8d3c:	490a      	ldr	r1, [pc, #40]	; (8d68 <grid_module_en16_reva_hardware_init+0x4c>)
    8d3e:	4620      	mov	r0, r4
    8d40:	4b0a      	ldr	r3, [pc, #40]	; (8d6c <grid_module_en16_reva_hardware_init+0x50>)
    8d42:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    8d44:	490a      	ldr	r1, [pc, #40]	; (8d70 <grid_module_en16_reva_hardware_init+0x54>)
    8d46:	4620      	mov	r0, r4
    8d48:	4b0a      	ldr	r3, [pc, #40]	; (8d74 <grid_module_en16_reva_hardware_init+0x58>)
    8d4a:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    8d4c:	4a0a      	ldr	r2, [pc, #40]	; (8d78 <grid_module_en16_reva_hardware_init+0x5c>)
    8d4e:	2100      	movs	r1, #0
    8d50:	4620      	mov	r0, r4
    8d52:	4b0a      	ldr	r3, [pc, #40]	; (8d7c <grid_module_en16_reva_hardware_init+0x60>)
    8d54:	4798      	blx	r3
    8d56:	bd10      	pop	{r4, pc}
    8d58:	41008000 	.word	0x41008000
    8d5c:	c0000020 	.word	0xc0000020
    8d60:	20001048 	.word	0x20001048
    8d64:	0000c6fd 	.word	0x0000c6fd
    8d68:	00061a80 	.word	0x00061a80
    8d6c:	0000c6dd 	.word	0x0000c6dd
    8d70:	200042f8 	.word	0x200042f8
    8d74:	0000c789 	.word	0x0000c789
    8d78:	00008931 	.word	0x00008931
    8d7c:	0000c769 	.word	0x0000c769

00008d80 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(){
    8d80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	grid_led_lowlevel_init(&grid_led_state, 16);
    8d84:	2110      	movs	r1, #16
    8d86:	481f      	ldr	r0, [pc, #124]	; (8e04 <grid_module_en16_reva_init+0x84>)
    8d88:	4b1f      	ldr	r3, [pc, #124]	; (8e08 <grid_module_en16_reva_init+0x88>)
    8d8a:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);	
    8d8c:	2104      	movs	r1, #4
    8d8e:	481f      	ldr	r0, [pc, #124]	; (8e0c <grid_module_en16_reva_init+0x8c>)
    8d90:	4b1f      	ldr	r3, [pc, #124]	; (8e10 <grid_module_en16_reva_init+0x90>)
    8d92:	4798      	blx	r3
    8d94:	f04f 0900 	mov.w	r9, #0

	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
	{
		
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    8d98:	4d1c      	ldr	r5, [pc, #112]	; (8e0c <grid_module_en16_reva_init+0x8c>)
    8d9a:	f8df a084 	ldr.w	sl, [pc, #132]	; 8e20 <grid_module_en16_reva_init+0xa0>
		
		for(uint8_t j=0; j<16; j++){
		
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    8d9e:	f8df 8084 	ldr.w	r8, [pc, #132]	; 8e24 <grid_module_en16_reva_init+0xa4>
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    8da2:	2210      	movs	r2, #16
    8da4:	fa5f f189 	uxtb.w	r1, r9
    8da8:	4628      	mov	r0, r5
    8daa:	47d0      	blx	sl
    8dac:	ea4f 1709 	mov.w	r7, r9, lsl #4
    8db0:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    8db2:	2603      	movs	r6, #3
    8db4:	6868      	ldr	r0, [r5, #4]
    8db6:	4632      	mov	r2, r6
    8db8:	b2e1      	uxtb	r1, r4
    8dba:	4438      	add	r0, r7
    8dbc:	47c0      	blx	r8
    8dbe:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    8dc0:	2c10      	cmp	r4, #16
    8dc2:	d1f7      	bne.n	8db4 <grid_module_en16_reva_init+0x34>
    8dc4:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
    8dc8:	f1b9 0f04 	cmp.w	r9, #4
    8dcc:	d1e9      	bne.n	8da2 <grid_module_en16_reva_init+0x22>
    8dce:	4b11      	ldr	r3, [pc, #68]	; (8e14 <grid_module_en16_reva_init+0x94>)
    8dd0:	2000      	movs	r0, #0
	// initialize local encoder helper struct
	for (uint8_t j = 0; j<16; j++)
	{
		grid_ui_encoder_array[j].controller_number = j;
		
		grid_ui_encoder_array[j].button_value = 1;
    8dd2:	2101      	movs	r1, #1
		grid_ui_encoder_array[j].button_changed = 0; 
    8dd4:	4602      	mov	r2, r0
		grid_ui_encoder_array[j].rotation_value = 0;
		grid_ui_encoder_array[j].rotation_changed = 1;
		grid_ui_encoder_array[j].rotation_direction = 0;
		grid_ui_encoder_array[j].last_real_time = -1;
    8dd6:	f04f 34ff 	mov.w	r4, #4294967295
		grid_ui_encoder_array[j].controller_number = j;
    8dda:	7018      	strb	r0, [r3, #0]
		grid_ui_encoder_array[j].button_value = 1;
    8ddc:	7059      	strb	r1, [r3, #1]
		grid_ui_encoder_array[j].button_changed = 0; 
    8dde:	709a      	strb	r2, [r3, #2]
		grid_ui_encoder_array[j].rotation_value = 0;
    8de0:	70da      	strb	r2, [r3, #3]
		grid_ui_encoder_array[j].rotation_changed = 1;
    8de2:	7119      	strb	r1, [r3, #4]
		grid_ui_encoder_array[j].rotation_direction = 0;
    8de4:	715a      	strb	r2, [r3, #5]
		grid_ui_encoder_array[j].last_real_time = -1;
    8de6:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[j].velocity = 0;
    8de8:	731a      	strb	r2, [r3, #12]
		grid_ui_encoder_array[j].phase_a_previous = 1;
    8dea:	7359      	strb	r1, [r3, #13]
		grid_ui_encoder_array[j].phase_b_previous = 1;	
    8dec:	7399      	strb	r1, [r3, #14]
    8dee:	3001      	adds	r0, #1
    8df0:	3310      	adds	r3, #16
	for (uint8_t j = 0; j<16; j++)
    8df2:	2810      	cmp	r0, #16
    8df4:	d1f1      	bne.n	8dda <grid_module_en16_reva_init+0x5a>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    8df6:	4b08      	ldr	r3, [pc, #32]	; (8e18 <grid_module_en16_reva_init+0x98>)
    8df8:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    8dfa:	4b08      	ldr	r3, [pc, #32]	; (8e1c <grid_module_en16_reva_init+0x9c>)
    8dfc:	4798      	blx	r3
    8dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8e02:	bf00      	nop
    8e04:	20013efc 	.word	0x20013efc
    8e08:	000080f5 	.word	0x000080f5
    8e0c:	20007254 	.word	0x20007254
    8e10:	0000a47d 	.word	0x0000a47d
    8e14:	20010e38 	.word	0x20010e38
    8e18:	00008d1d 	.word	0x00008d1d
    8e1c:	000088f5 	.word	0x000088f5
    8e20:	0000a4b5 	.word	0x0000a4b5
    8e24:	0000bd05 	.word	0x0000bd05

00008e28 <grid_module_pbf4_reva_hardware_start_transfer>:
static uint8_t grid_pbf4_helper_template_b_abs[16] = {0};
	
static uint8_t grid_pbf4_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_pbf4_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    8e28:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    8e2a:	4803      	ldr	r0, [pc, #12]	; (8e38 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    8e2c:	4c03      	ldr	r4, [pc, #12]	; (8e3c <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    8e2e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    8e30:	4803      	ldr	r0, [pc, #12]	; (8e40 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    8e32:	47a0      	blx	r4
    8e34:	bd10      	pop	{r4, pc}
    8e36:	bf00      	nop
    8e38:	20001154 	.word	0x20001154
    8e3c:	0000c1ed 	.word	0x0000c1ed
    8e40:	20001328 	.word	0x20001328
    8e44:	00000000 	.word	0x00000000

00008e48 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    8e48:	4bb1      	ldr	r3, [pc, #708]	; (9110 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    8e4a:	781b      	ldrb	r3, [r3, #0]
    8e4c:	2b00      	cmp	r3, #0
    8e4e:	f000 80c5 	beq.w	8fdc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x194>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    8e52:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8e56:	b089      	sub	sp, #36	; 0x24
		return;
	}
	

	
	if (grid_sys_state.bank_active_changed){
    8e58:	4bae      	ldr	r3, [pc, #696]	; (9114 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    8e5a:	7c5b      	ldrb	r3, [r3, #17]
    8e5c:	b323      	cbz	r3, 8ea8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    8e5e:	4aad      	ldr	r2, [pc, #692]	; (9114 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    8e60:	2300      	movs	r3, #0
    8e62:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8e64:	4bac      	ldr	r3, [pc, #688]	; (9118 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    8e66:	685b      	ldr	r3, [r3, #4]
    8e68:	7bd2      	ldrb	r2, [r2, #15]
    8e6a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8e6e:	7a5b      	ldrb	r3, [r3, #9]
    8e70:	b1d3      	cbz	r3, 8ea8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
    8e72:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    8e74:	4ea8      	ldr	r6, [pc, #672]	; (9118 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    8e76:	4da7      	ldr	r5, [pc, #668]	; (9114 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8e78:	4fa8      	ldr	r7, [pc, #672]	; (911c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    8e7a:	6873      	ldr	r3, [r6, #4]
    8e7c:	7bea      	ldrb	r2, [r5, #15]
    8e7e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8e82:	68da      	ldr	r2, [r3, #12]
    8e84:	2364      	movs	r3, #100	; 0x64
    8e86:	fb03 2304 	mla	r3, r3, r4, r2
    8e8a:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8e8c:	7be9      	ldrb	r1, [r5, #15]
    8e8e:	2300      	movs	r3, #0
    8e90:	4622      	mov	r2, r4
    8e92:	4630      	mov	r0, r6
    8e94:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8e96:	3401      	adds	r4, #1
    8e98:	b2e4      	uxtb	r4, r4
    8e9a:	6873      	ldr	r3, [r6, #4]
    8e9c:	7bea      	ldrb	r2, [r5, #15]
    8e9e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8ea2:	7a5b      	ldrb	r3, [r3, #9]
    8ea4:	42a3      	cmp	r3, r4
    8ea6:	d8e8      	bhi.n	8e7a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32>
	}	
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    8ea8:	2300      	movs	r3, #0
    8eaa:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    8eae:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    8eb2:	4b9b      	ldr	r3, [pc, #620]	; (9120 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    8eb4:	781a      	ldrb	r2, [r3, #0]
    8eb6:	3208      	adds	r2, #8
    8eb8:	499a      	ldr	r1, [pc, #616]	; (9124 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    8eba:	5c8e      	ldrb	r6, [r1, r2]
    8ebc:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    8ebe:	781a      	ldrb	r2, [r3, #0]
    8ec0:	b2d2      	uxtb	r2, r2
    8ec2:	5c8d      	ldrb	r5, [r1, r2]
    8ec4:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    8ec6:	781a      	ldrb	r2, [r3, #0]
    8ec8:	3201      	adds	r2, #1
    8eca:	b2d2      	uxtb	r2, r2
    8ecc:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    8ece:	781a      	ldrb	r2, [r3, #0]
    8ed0:	f002 0207 	and.w	r2, r2, #7
    8ed4:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    8ed6:	781b      	ldrb	r3, [r3, #0]
    8ed8:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8edc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8ee0:	4b91      	ldr	r3, [pc, #580]	; (9128 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    8ee2:	bf14      	ite	ne
    8ee4:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8ee8:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    8eec:	4b8c      	ldr	r3, [pc, #560]	; (9120 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    8eee:	781b      	ldrb	r3, [r3, #0]
    8ef0:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8ef4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    8ef8:	4b8b      	ldr	r3, [pc, #556]	; (9128 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    8efa:	bf14      	ite	ne
    8efc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8f00:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    8f04:	4b86      	ldr	r3, [pc, #536]	; (9120 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    8f06:	781b      	ldrb	r3, [r3, #0]
    8f08:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8f0c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    8f10:	4b85      	ldr	r3, [pc, #532]	; (9128 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    8f12:	bf14      	ite	ne
    8f14:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    8f18:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    8f1c:	2302      	movs	r3, #2
    8f1e:	f10d 021e 	add.w	r2, sp, #30
    8f22:	2100      	movs	r1, #0
    8f24:	4881      	ldr	r0, [pc, #516]	; (912c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    8f26:	4c82      	ldr	r4, [pc, #520]	; (9130 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    8f28:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    8f2a:	2302      	movs	r3, #2
    8f2c:	aa07      	add	r2, sp, #28
    8f2e:	2100      	movs	r1, #0
    8f30:	4880      	ldr	r0, [pc, #512]	; (9134 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    8f32:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    8f34:	f8df b20c 	ldr.w	fp, [pc, #524]	; 9144 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    8f38:	f8bd 001e 	ldrh.w	r0, [sp, #30]
    8f3c:	47d8      	blx	fp
    8f3e:	f8df a208 	ldr.w	sl, [pc, #520]	; 9148 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>
    8f42:	a371      	add	r3, pc, #452	; (adr r3, 9108 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    8f44:	e9d3 2300 	ldrd	r2, r3, [r3]
    8f48:	47d0      	blx	sl
    8f4a:	f8df 9200 	ldr.w	r9, [pc, #512]	; 914c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    8f4e:	47c8      	blx	r9
    8f50:	f64f 74ff 	movw	r4, #65535	; 0xffff
    8f54:	42a0      	cmp	r0, r4
    8f56:	bf28      	it	cs
    8f58:	4620      	movcs	r0, r4
    8f5a:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    8f5c:	fa1f f880 	uxth.w	r8, r0
    8f60:	f8ad 801e 	strh.w	r8, [sp, #30]
	
	uint32_t input_1 = adcresult_1*1.03;
    8f64:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    8f68:	47d8      	blx	fp
    8f6a:	a367      	add	r3, pc, #412	; (adr r3, 9108 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    8f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8f70:	47d0      	blx	sl
    8f72:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    8f74:	42a0      	cmp	r0, r4
    8f76:	bf28      	it	cs
    8f78:	4620      	movcs	r0, r4
    8f7a:	b280      	uxth	r0, r0
    8f7c:	f8ad 001c 	strh.w	r0, [sp, #28]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    8f80:	f1a5 0308 	sub.w	r3, r5, #8
    8f84:	b2db      	uxtb	r3, r3
    8f86:	2b01      	cmp	r3, #1
    8f88:	f240 80b5 	bls.w	90f6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    8f8c:	2e0d      	cmp	r6, #13
    8f8e:	f240 808a 	bls.w	90a6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x25e>

		uint8_t result_index[2] = {0};
    8f92:	2300      	movs	r3, #0
		uint8_t result_value[2] = {0};
    8f94:	f8ad 3004 	strh.w	r3, [sp, #4]
		uint8_t result_valid[2] = {0};
    8f98:	f8ad 3008 	strh.w	r3, [sp, #8]
		
		result_index[0] = adc_index_0-4;
    8f9c:	3e04      	subs	r6, #4
    8f9e:	f88d 6000 	strb.w	r6, [sp]
		result_index[1] = adc_index_1-4;
    8fa2:	3d04      	subs	r5, #4
    8fa4:	f88d 5001 	strb.w	r5, [sp, #1]
		
		uint8_t adcresult_0_valid = 0;
	
		if (adcresult_0>60000){
    8fa8:	f64e 2360 	movw	r3, #60000	; 0xea60
    8fac:	4598      	cmp	r8, r3
    8fae:	d91b      	bls.n	8fe8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a0>
			result_value[0] = 0;
			result_valid[0] = 1;
    8fb0:	2301      	movs	r3, #1
    8fb2:	f88d 3008 	strb.w	r3, [sp, #8]
			result_valid[0] = 1;
		}
	
		uint8_t adcresult_1_valid = 0;
	
		if (adcresult_1>60000){
    8fb6:	f64e 2360 	movw	r3, #60000	; 0xea60
    8fba:	4298      	cmp	r0, r3
    8fbc:	d91e      	bls.n	8ffc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1b4>
			result_value[1] = 0;
			result_valid[1] = 1;
    8fbe:	2301      	movs	r3, #1
    8fc0:	f88d 3009 	strb.w	r3, [sp, #9]
			result_value[1] = 127;
			result_valid[1] = 1;
		}


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8fc4:	4b5c      	ldr	r3, [pc, #368]	; (9138 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    8fc6:	ac03      	add	r4, sp, #12
    8fc8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    8fca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    8fce:	2400      	movs	r4, #0
			// Helper variable for readability
			uint8_t res_index = result_index[i];
			uint8_t res_valid = result_valid[i];
			uint8_t res_value = result_value[i];
		
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8fd0:	f8df 9144 	ldr.w	r9, [pc, #324]	; 9118 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>
    8fd4:	4f4f      	ldr	r7, [pc, #316]	; (9114 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
		
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    8fd6:	f8df 8178 	ldr.w	r8, [pc, #376]	; 9150 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    8fda:	e02e      	b.n	903a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1f2>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    8fdc:	4a4c      	ldr	r2, [pc, #304]	; (9110 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    8fde:	7813      	ldrb	r3, [r2, #0]
    8fe0:	3301      	adds	r3, #1
    8fe2:	b2db      	uxtb	r3, r3
    8fe4:	7013      	strb	r3, [r2, #0]
    8fe6:	4770      	bx	lr
		else if (adcresult_0<200){
    8fe8:	f1b8 0fc7 	cmp.w	r8, #199	; 0xc7
    8fec:	d8e3      	bhi.n	8fb6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16e>
			result_value[0] = 127;
    8fee:	237f      	movs	r3, #127	; 0x7f
    8ff0:	f88d 3004 	strb.w	r3, [sp, #4]
			result_valid[0] = 1;
    8ff4:	2301      	movs	r3, #1
    8ff6:	f88d 3008 	strb.w	r3, [sp, #8]
    8ffa:	e7dc      	b.n	8fb6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16e>
		else if (adcresult_1<200){
    8ffc:	28c7      	cmp	r0, #199	; 0xc7
    8ffe:	d8e1      	bhi.n	8fc4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17c>
			result_value[1] = 127;
    9000:	237f      	movs	r3, #127	; 0x7f
    9002:	f88d 3005 	strb.w	r3, [sp, #5]
			result_valid[1] = 1;
    9006:	2301      	movs	r3, #1
    9008:	f88d 3009 	strb.w	r3, [sp, #9]
    900c:	e7da      	b.n	8fc4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17c>
					// Button TGL2
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
					}
					else{
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    900e:	2200      	movs	r2, #0
    9010:	619a      	str	r2, [r3, #24]
    9012:	e030      	b.n	9076 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22e>
					
					// Button TGL3
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
					}
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    9014:	2a3f      	cmp	r2, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    9016:	bf0c      	ite	eq
    9018:	227f      	moveq	r2, #127	; 0x7f
					}
					else{
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    901a:	2200      	movne	r2, #0
    901c:	61da      	str	r2, [r3, #28]
					}


					grid_pbf4_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    901e:	7bfb      	ldrb	r3, [r7, #15]
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    9020:	7bfb      	ldrb	r3, [r7, #15]
					
				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    9022:	7bf9      	ldrb	r1, [r7, #15]
    9024:	2304      	movs	r3, #4
    9026:	462a      	mov	r2, r5
    9028:	4648      	mov	r0, r9
    902a:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 911c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
    902e:	47d0      	blx	sl
					
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    9030:	f808 6005 	strb.w	r6, [r8, r5]
    9034:	3401      	adds	r4, #1
		for (uint8_t i=0; i<2; i++)
    9036:	2c02      	cmp	r4, #2
    9038:	d05d      	beq.n	90f6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
			uint8_t res_index = result_index[i];
    903a:	f81d 5004 	ldrb.w	r5, [sp, r4]
			uint8_t res_value = result_value[i];
    903e:	ab01      	add	r3, sp, #4
    9040:	5ce6      	ldrb	r6, [r4, r3]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    9042:	f8d9 1004 	ldr.w	r1, [r9, #4]
    9046:	7bfb      	ldrb	r3, [r7, #15]
    9048:	b2db      	uxtb	r3, r3
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    904a:	f818 2005 	ldrb.w	r2, [r8, r5]
    904e:	4296      	cmp	r6, r2
    9050:	d0f0      	beq.n	9034 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
			uint8_t res_valid = result_valid[i];
    9052:	a802      	add	r0, sp, #8
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    9054:	5c20      	ldrb	r0, [r4, r0]
    9056:	2801      	cmp	r0, #1
    9058:	d1ec      	bne.n	9034 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    905a:	eb01 1303 	add.w	r3, r1, r3, lsl #4
    905e:	68db      	ldr	r3, [r3, #12]
    9060:	2164      	movs	r1, #100	; 0x64
    9062:	fb01 3305 	mla	r3, r1, r5, r3
				if (grid_pbf4_helper_template_b_abs[res_index] == 0){ // Button Press Event
    9066:	b962      	cbnz	r2, 9082 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x23a>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    9068:	227f      	movs	r2, #127	; 0x7f
    906a:	615a      	str	r2, [r3, #20]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    906c:	699a      	ldr	r2, [r3, #24]
    906e:	2a00      	cmp	r2, #0
    9070:	d1cd      	bne.n	900e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1c6>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    9072:	227f      	movs	r2, #127	; 0x7f
    9074:	619a      	str	r2, [r3, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    9076:	69da      	ldr	r2, [r3, #28]
    9078:	2a00      	cmp	r2, #0
    907a:	d1cb      	bne.n	9014 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1cc>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    907c:	223f      	movs	r2, #63	; 0x3f
    907e:	61da      	str	r2, [r3, #28]
    9080:	e7cd      	b.n	901e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1d6>
				
				}
				else{  // Button Release Event
				
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    9082:	60dd      	str	r5, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    9084:	aa08      	add	r2, sp, #32
    9086:	442a      	add	r2, r5
    9088:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    908c:	611a      	str	r2, [r3, #16]

					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    908e:	2200      	movs	r2, #0
    9090:	615a      	str	r2, [r3, #20]

				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    9092:	7bf9      	ldrb	r1, [r7, #15]
    9094:	2305      	movs	r3, #5
    9096:	462a      	mov	r2, r5
    9098:	4648      	mov	r0, r9
    909a:	f8df a080 	ldr.w	sl, [pc, #128]	; 911c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
    909e:	47d0      	blx	sl
				
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    90a0:	f808 6005 	strb.w	r6, [r8, r5]
    90a4:	e7c6      	b.n	9034 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
		

	}
	else{ // POTENTIOMETER OR FADER
		
		if (adc_index_1 == 0 || adc_index_1 == 1){
    90a6:	2d01      	cmp	r5, #1
    90a8:	d956      	bls.n	9158 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x310>
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
			
		}
		else{
			// normal fader polarity			
			grid_ain_add_sample(adc_index_0, adcresult_0);
    90aa:	b2b9      	uxth	r1, r7
    90ac:	4630      	mov	r0, r6
    90ae:	4c23      	ldr	r4, [pc, #140]	; (913c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    90b0:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    90b2:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    90b6:	4628      	mov	r0, r5
    90b8:	47a0      	blx	r4
		}
			

		uint8_t result_index[2] = {0};
	
		result_index[0] = adc_index_0;
    90ba:	f88d 6008 	strb.w	r6, [sp, #8]
		result_index[1] = adc_index_1;
    90be:	f88d 5009 	strb.w	r5, [sp, #9]


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    90c2:	4b1d      	ldr	r3, [pc, #116]	; (9138 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    90c4:	ac03      	add	r4, sp, #12
    90c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    90c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    90cc:	ad02      	add	r5, sp, #8
    90ce:	f10d 090a 	add.w	r9, sp, #10
		{
		
			// Helper variable for readability
			uint8_t res_index = result_index[i];

			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    90d2:	4f11      	ldr	r7, [pc, #68]	; (9118 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    90d4:	4e0f      	ldr	r6, [pc, #60]	; (9114 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
		
			if (grid_ain_get_changed(res_index)){
    90d6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 9154 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
			uint8_t res_index = result_index[i];
    90da:	f815 4b01 	ldrb.w	r4, [r5], #1
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    90de:	687b      	ldr	r3, [r7, #4]
    90e0:	7bf2      	ldrb	r2, [r6, #15]
    90e2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    90e6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			if (grid_ain_get_changed(res_index)){
    90ea:	4620      	mov	r0, r4
    90ec:	47c0      	blx	r8
    90ee:	2800      	cmp	r0, #0
    90f0:	d141      	bne.n	9176 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32e>
		for (uint8_t i=0; i<2; i++)
    90f2:	45a9      	cmp	r9, r5
    90f4:	d1f1      	bne.n	90da <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x292>
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    90f6:	2200      	movs	r2, #0
    90f8:	4b05      	ldr	r3, [pc, #20]	; (9110 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    90fa:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    90fc:	4b10      	ldr	r3, [pc, #64]	; (9140 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    90fe:	4798      	blx	r3
}
    9100:	b009      	add	sp, #36	; 0x24
    9102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9106:	bf00      	nop
    9108:	47ae147b 	.word	0x47ae147b
    910c:	3ff07ae1 	.word	0x3ff07ae1
    9110:	20004304 	.word	0x20004304
    9114:	20007260 	.word	0x20007260
    9118:	20007254 	.word	0x20007254
    911c:	0000b831 	.word	0x0000b831
    9120:	20013e90 	.word	0x20013e90
    9124:	20000324 	.word	0x20000324
    9128:	41008000 	.word	0x41008000
    912c:	20001154 	.word	0x20001154
    9130:	0000c15d 	.word	0x0000c15d
    9134:	20001328 	.word	0x20001328
    9138:	00014828 	.word	0x00014828
    913c:	00005f61 	.word	0x00005f61
    9140:	00008e29 	.word	0x00008e29
    9144:	000129a5 	.word	0x000129a5
    9148:	00012a71 	.word	0x00012a71
    914c:	00012e95 	.word	0x00012e95
    9150:	200007c0 	.word	0x200007c0
    9154:	0000605d 	.word	0x0000605d
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    9158:	b2b9      	uxth	r1, r7
    915a:	f64f 78ff 	movw	r8, #65535	; 0xffff
    915e:	eba8 0101 	sub.w	r1, r8, r1
    9162:	4630      	mov	r0, r6
    9164:	4c16      	ldr	r4, [pc, #88]	; (91c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x378>)
    9166:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    9168:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    916c:	eba8 0101 	sub.w	r1, r8, r1
    9170:	4628      	mov	r0, r5
    9172:	47a0      	blx	r4
    9174:	e7a1      	b.n	90ba <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x272>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    9176:	2364      	movs	r3, #100	; 0x64
    9178:	fb03 aa04 	mla	sl, r3, r4, sl
				uint8_t res_value = grid_ain_get_average(res_index, 7);
    917c:	2107      	movs	r1, #7
    917e:	4620      	mov	r0, r4
    9180:	f8df b044 	ldr.w	fp, [pc, #68]	; 91c8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x380>
    9184:	47d8      	blx	fp
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    9186:	f8ca 400c 	str.w	r4, [sl, #12]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    918a:	ab08      	add	r3, sp, #32
    918c:	4423      	add	r3, r4
    918e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    9192:	f8ca 3010 	str.w	r3, [sl, #16]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    9196:	2107      	movs	r1, #7
    9198:	4620      	mov	r0, r4
    919a:	47d8      	blx	fp
    919c:	f8ca 0014 	str.w	r0, [sl, #20]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    91a0:	2107      	movs	r1, #7
    91a2:	4620      	mov	r0, r4
    91a4:	47d8      	blx	fp
    91a6:	f8ca 0018 	str.w	r0, [sl, #24]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;
    91aa:	2300      	movs	r3, #0
    91ac:	f8ca 301c 	str.w	r3, [sl, #28]
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);
    91b0:	7bf1      	ldrb	r1, [r6, #15]
    91b2:	2301      	movs	r3, #1
    91b4:	4622      	mov	r2, r4
    91b6:	4638      	mov	r0, r7
    91b8:	4c02      	ldr	r4, [pc, #8]	; (91c4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x37c>)
    91ba:	47a0      	blx	r4
    91bc:	e799      	b.n	90f2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2aa>
    91be:	bf00      	nop
    91c0:	00005f61 	.word	0x00005f61
    91c4:	0000b831 	.word	0x0000b831
    91c8:	0000606d 	.word	0x0000606d

000091cc <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    91cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    91ce:	4f0b      	ldr	r7, [pc, #44]	; (91fc <grid_module_pbf4_reva_hardware_init+0x30>)
    91d0:	4c0b      	ldr	r4, [pc, #44]	; (9200 <grid_module_pbf4_reva_hardware_init+0x34>)
    91d2:	463b      	mov	r3, r7
    91d4:	2200      	movs	r2, #0
    91d6:	4611      	mov	r1, r2
    91d8:	4620      	mov	r0, r4
    91da:	4e0a      	ldr	r6, [pc, #40]	; (9204 <grid_module_pbf4_reva_hardware_init+0x38>)
    91dc:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    91de:	4d0a      	ldr	r5, [pc, #40]	; (9208 <grid_module_pbf4_reva_hardware_init+0x3c>)
    91e0:	463b      	mov	r3, r7
    91e2:	2200      	movs	r2, #0
    91e4:	4611      	mov	r1, r2
    91e6:	4628      	mov	r0, r5
    91e8:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    91ea:	2100      	movs	r1, #0
    91ec:	4620      	mov	r0, r4
    91ee:	4c07      	ldr	r4, [pc, #28]	; (920c <grid_module_pbf4_reva_hardware_init+0x40>)
    91f0:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    91f2:	2100      	movs	r1, #0
    91f4:	4628      	mov	r0, r5
    91f6:	47a0      	blx	r4
    91f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    91fa:	bf00      	nop
    91fc:	00008e49 	.word	0x00008e49
    9200:	20001154 	.word	0x20001154
    9204:	0000c121 	.word	0x0000c121
    9208:	20001328 	.word	0x20001328
    920c:	0000c111 	.word	0x0000c111

00009210 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(){
    9210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    9214:	2307      	movs	r3, #7
    9216:	220e      	movs	r2, #14
    9218:	2105      	movs	r1, #5
    921a:	2010      	movs	r0, #16
    921c:	4c16      	ldr	r4, [pc, #88]	; (9278 <grid_module_pbf4_reva_init+0x68>)
    921e:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 12);	
    9220:	210c      	movs	r1, #12
    9222:	4816      	ldr	r0, [pc, #88]	; (927c <grid_module_pbf4_reva_init+0x6c>)
    9224:	4b16      	ldr	r3, [pc, #88]	; (9280 <grid_module_pbf4_reva_init+0x70>)
    9226:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    9228:	2104      	movs	r1, #4
    922a:	4816      	ldr	r0, [pc, #88]	; (9284 <grid_module_pbf4_reva_init+0x74>)
    922c:	4b16      	ldr	r3, [pc, #88]	; (9288 <grid_module_pbf4_reva_init+0x78>)
    922e:	4798      	blx	r3
    9230:	2500      	movs	r5, #0
    9232:	46a9      	mov	r9, r5

	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 12);
    9234:	4e13      	ldr	r6, [pc, #76]	; (9284 <grid_module_pbf4_reva_init+0x74>)
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
			
			}
			else{ // BUTTONS -> MIDI Note On/Off
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    9236:	4f15      	ldr	r7, [pc, #84]	; (928c <grid_module_pbf4_reva_init+0x7c>)
		grid_ui_bank_init(&grid_ui_state, i, 12);
    9238:	220c      	movs	r2, #12
    923a:	fa5f f189 	uxtb.w	r1, r9
    923e:	4630      	mov	r0, r6
    9240:	4b13      	ldr	r3, [pc, #76]	; (9290 <grid_module_pbf4_reva_init+0x80>)
    9242:	4798      	blx	r3
    9244:	2400      	movs	r4, #0
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    9246:	f04f 0802 	mov.w	r8, #2
    924a:	b2e1      	uxtb	r1, r4
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    924c:	2907      	cmp	r1, #7
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    924e:	6870      	ldr	r0, [r6, #4]
    9250:	bf94      	ite	ls
    9252:	2201      	movls	r2, #1
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    9254:	4642      	movhi	r2, r8
    9256:	4428      	add	r0, r5
    9258:	47b8      	blx	r7
    925a:	3401      	adds	r4, #1
		for(uint8_t j=0; j<12; j++){
    925c:	2c0c      	cmp	r4, #12
    925e:	d1f4      	bne.n	924a <grid_module_pbf4_reva_init+0x3a>
    9260:	f109 0901 	add.w	r9, r9, #1
    9264:	3510      	adds	r5, #16
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9266:	f1b9 0f04 	cmp.w	r9, #4
    926a:	d1e5      	bne.n	9238 <grid_module_pbf4_reva_init+0x28>
			}
			
		}	
	}
			
	grid_module_pbf4_reva_hardware_init();
    926c:	4b09      	ldr	r3, [pc, #36]	; (9294 <grid_module_pbf4_reva_init+0x84>)
    926e:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    9270:	4b09      	ldr	r3, [pc, #36]	; (9298 <grid_module_pbf4_reva_init+0x88>)
    9272:	4798      	blx	r3
    9274:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9278:	00005f15 	.word	0x00005f15
    927c:	20013efc 	.word	0x20013efc
    9280:	000080f5 	.word	0x000080f5
    9284:	20007254 	.word	0x20007254
    9288:	0000a47d 	.word	0x0000a47d
    928c:	0000bd05 	.word	0x0000bd05
    9290:	0000a4b5 	.word	0x0000a4b5
    9294:	000091cd 	.word	0x000091cd
    9298:	00008e29 	.word	0x00008e29

0000929c <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    929c:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    929e:	4803      	ldr	r0, [pc, #12]	; (92ac <grid_module_po16_revb_hardware_start_transfer+0x10>)
    92a0:	4c03      	ldr	r4, [pc, #12]	; (92b0 <grid_module_po16_revb_hardware_start_transfer+0x14>)
    92a2:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    92a4:	4803      	ldr	r0, [pc, #12]	; (92b4 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    92a6:	47a0      	blx	r4
    92a8:	bd10      	pop	{r4, pc}
    92aa:	bf00      	nop
    92ac:	20001154 	.word	0x20001154
    92b0:	0000c1ed 	.word	0x0000c1ed
    92b4:	20001328 	.word	0x20001328

000092b8 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    92b8:	4b7f      	ldr	r3, [pc, #508]	; (94b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    92ba:	781b      	ldrb	r3, [r3, #0]
    92bc:	2b00      	cmp	r3, #0
    92be:	f000 80c3 	beq.w	9448 <grid_module_po16_revb_hardware_transfer_complete_cb+0x190>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    92c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    92c6:	b087      	sub	sp, #28
		grid_module_po16_revb_hardware_transfer_complete++;
		return;
	}
	
	
	if (grid_sys_state.bank_active_changed){
    92c8:	4b7c      	ldr	r3, [pc, #496]	; (94bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    92ca:	7c5b      	ldrb	r3, [r3, #17]
    92cc:	b323      	cbz	r3, 9318 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    92ce:	4a7b      	ldr	r2, [pc, #492]	; (94bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    92d0:	2300      	movs	r3, #0
    92d2:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    92d4:	4b7a      	ldr	r3, [pc, #488]	; (94c0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    92d6:	685b      	ldr	r3, [r3, #4]
    92d8:	7bd2      	ldrb	r2, [r2, #15]
    92da:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    92de:	7a5b      	ldrb	r3, [r3, #9]
    92e0:	b1d3      	cbz	r3, 9318 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
    92e2:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    92e4:	4e76      	ldr	r6, [pc, #472]	; (94c0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    92e6:	4d75      	ldr	r5, [pc, #468]	; (94bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    92e8:	4f76      	ldr	r7, [pc, #472]	; (94c4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    92ea:	6873      	ldr	r3, [r6, #4]
    92ec:	7bea      	ldrb	r2, [r5, #15]
    92ee:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    92f2:	68da      	ldr	r2, [r3, #12]
    92f4:	2364      	movs	r3, #100	; 0x64
    92f6:	fb03 2304 	mla	r3, r3, r4, r2
    92fa:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    92fc:	7be9      	ldrb	r1, [r5, #15]
    92fe:	2300      	movs	r3, #0
    9300:	4622      	mov	r2, r4
    9302:	4630      	mov	r0, r6
    9304:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    9306:	3401      	adds	r4, #1
    9308:	b2e4      	uxtb	r4, r4
    930a:	6873      	ldr	r3, [r6, #4]
    930c:	7bea      	ldrb	r2, [r5, #15]
    930e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    9312:	7a5b      	ldrb	r3, [r3, #9]
    9314:	42a3      	cmp	r3, r4
    9316:	d8e8      	bhi.n	92ea <grid_module_po16_revb_hardware_transfer_complete_cb+0x32>
		
	}	
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    9318:	2300      	movs	r3, #0
    931a:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint16_t adcresult_1 = 0;
    931e:	f8ad 3014 	strh.w	r3, [sp, #20]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    9322:	4b65      	ldr	r3, [pc, #404]	; (94b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    9324:	785a      	ldrb	r2, [r3, #1]
    9326:	3208      	adds	r2, #8
    9328:	4967      	ldr	r1, [pc, #412]	; (94c8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>)
    932a:	5c8d      	ldrb	r5, [r1, r2]
    932c:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    932e:	785a      	ldrb	r2, [r3, #1]
    9330:	b2d2      	uxtb	r2, r2
    9332:	5c8c      	ldrb	r4, [r1, r2]
    9334:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    9336:	785a      	ldrb	r2, [r3, #1]
    9338:	3201      	adds	r2, #1
    933a:	b2d2      	uxtb	r2, r2
    933c:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    933e:	785a      	ldrb	r2, [r3, #1]
    9340:	f002 0207 	and.w	r2, r2, #7
    9344:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    9346:	785b      	ldrb	r3, [r3, #1]
    9348:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    934c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    9350:	4b5e      	ldr	r3, [pc, #376]	; (94cc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    9352:	bf14      	ite	ne
    9354:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9358:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    935c:	4b56      	ldr	r3, [pc, #344]	; (94b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    935e:	785b      	ldrb	r3, [r3, #1]
    9360:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9364:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    9368:	4b58      	ldr	r3, [pc, #352]	; (94cc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    936a:	bf14      	ite	ne
    936c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9370:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    9374:	4b50      	ldr	r3, [pc, #320]	; (94b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    9376:	785b      	ldrb	r3, [r3, #1]
    9378:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    937c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    9380:	4b52      	ldr	r3, [pc, #328]	; (94cc <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    9382:	bf14      	ite	ne
    9384:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    9388:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    938c:	2302      	movs	r3, #2
    938e:	f10d 0216 	add.w	r2, sp, #22
    9392:	2100      	movs	r1, #0
    9394:	484e      	ldr	r0, [pc, #312]	; (94d0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x218>)
    9396:	4e4f      	ldr	r6, [pc, #316]	; (94d4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x21c>)
    9398:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    939a:	2302      	movs	r3, #2
    939c:	aa05      	add	r2, sp, #20
    939e:	2100      	movs	r1, #0
    93a0:	484d      	ldr	r0, [pc, #308]	; (94d8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    93a2:	47b0      	blx	r6

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    93a4:	f8df 9148 	ldr.w	r9, [pc, #328]	; 94f0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x238>
    93a8:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    93ac:	47c8      	blx	r9
    93ae:	f8df 8144 	ldr.w	r8, [pc, #324]	; 94f4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x23c>
    93b2:	a33f      	add	r3, pc, #252	; (adr r3, 94b0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    93b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    93b8:	47c0      	blx	r8
    93ba:	4f48      	ldr	r7, [pc, #288]	; (94dc <grid_module_po16_revb_hardware_transfer_complete_cb+0x224>)
    93bc:	47b8      	blx	r7
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    93be:	f64f 76ff 	movw	r6, #65535	; 0xffff
    93c2:	42b0      	cmp	r0, r6
    93c4:	bf28      	it	cs
    93c6:	4630      	movcs	r0, r6
    93c8:	f8ad 0016 	strh.w	r0, [sp, #22]
	
	uint32_t input_1 = adcresult_1*1.03;	
    93cc:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    93d0:	47c8      	blx	r9
    93d2:	a337      	add	r3, pc, #220	; (adr r3, 94b0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    93d4:	e9d3 2300 	ldrd	r2, r3, [r3]
    93d8:	47c0      	blx	r8
    93da:	47b8      	blx	r7
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    93dc:	42b0      	cmp	r0, r6
    93de:	bf28      	it	cs
    93e0:	4630      	movcs	r0, r6
    93e2:	f8ad 0014 	strh.w	r0, [sp, #20]

	// POT POLARITY IS REVERSED ON PO16_RevC
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    93e6:	4b3e      	ldr	r3, [pc, #248]	; (94e0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>)
    93e8:	4798      	blx	r3
    93ea:	2808      	cmp	r0, #8
    93ec:	d032      	beq.n	9454 <grid_module_po16_revb_hardware_transfer_complete_cb+0x19c>
		// Reverse the 16bit result
		adcresult_0	= 65535 - adcresult_0;
		adcresult_1 = 65535 - adcresult_1;
	}

	grid_ain_add_sample(adc_index_0, adcresult_0);
    93ee:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    93f2:	4628      	mov	r0, r5
    93f4:	4e3b      	ldr	r6, [pc, #236]	; (94e4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>)
    93f6:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    93f8:	f8bd 1014 	ldrh.w	r1, [sp, #20]
    93fc:	4620      	mov	r0, r4
    93fe:	47b0      	blx	r6


	uint8_t result_index[2] = {0};
	
	result_index[0] = adc_index_0;
    9400:	f88d 5010 	strb.w	r5, [sp, #16]
	result_index[1] = adc_index_1;
    9404:	f88d 4011 	strb.w	r4, [sp, #17]


	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    9408:	4b37      	ldr	r3, [pc, #220]	; (94e8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x230>)
    940a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    940c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    9410:	ad04      	add	r5, sp, #16
    9412:	f10d 0912 	add.w	r9, sp, #18
	{
	
		// Helper variable for readability
		uint8_t res_index = result_index[i];

		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    9416:	4f2a      	ldr	r7, [pc, #168]	; (94c0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    9418:	4e28      	ldr	r6, [pc, #160]	; (94bc <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
	
		if (grid_ain_get_changed(res_index)){
    941a:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 94f8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x240>
		uint8_t res_index = result_index[i];
    941e:	f815 4b01 	ldrb.w	r4, [r5], #1
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    9422:	687b      	ldr	r3, [r7, #4]
    9424:	7bf2      	ldrb	r2, [r6, #15]
    9426:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    942a:	f8d3 a00c 	ldr.w	sl, [r3, #12]
		if (grid_ain_get_changed(res_index)){
    942e:	4620      	mov	r0, r4
    9430:	47c0      	blx	r8
    9432:	b9d0      	cbnz	r0, 946a <grid_module_po16_revb_hardware_transfer_complete_cb+0x1b2>
	for (uint8_t i=0; i<2; i++)
    9434:	454d      	cmp	r5, r9
    9436:	d1f2      	bne.n	941e <grid_module_po16_revb_hardware_transfer_complete_cb+0x166>
		}

	}
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    9438:	2200      	movs	r2, #0
    943a:	4b1f      	ldr	r3, [pc, #124]	; (94b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    943c:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    943e:	4b2b      	ldr	r3, [pc, #172]	; (94ec <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    9440:	4798      	blx	r3
}
    9442:	b007      	add	sp, #28
    9444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    9448:	4a1b      	ldr	r2, [pc, #108]	; (94b8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    944a:	7813      	ldrb	r3, [r2, #0]
    944c:	3301      	adds	r3, #1
    944e:	b2db      	uxtb	r3, r3
    9450:	7013      	strb	r3, [r2, #0]
    9452:	4770      	bx	lr
		adcresult_0	= 65535 - adcresult_0;
    9454:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    9458:	43db      	mvns	r3, r3
    945a:	f8ad 3016 	strh.w	r3, [sp, #22]
		adcresult_1 = 65535 - adcresult_1;
    945e:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    9462:	43db      	mvns	r3, r3
    9464:	f8ad 3014 	strh.w	r3, [sp, #20]
    9468:	e7c1      	b.n	93ee <grid_module_po16_revb_hardware_transfer_complete_cb+0x136>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    946a:	2364      	movs	r3, #100	; 0x64
    946c:	fb03 aa04 	mla	sl, r3, r4, sl
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    9470:	f8ca 400c 	str.w	r4, [sl, #12]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    9474:	ab06      	add	r3, sp, #24
    9476:	4423      	add	r3, r4
    9478:	f813 3c18 	ldrb.w	r3, [r3, #-24]
    947c:	f8ca 3010 	str.w	r3, [sl, #16]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    9480:	2107      	movs	r1, #7
    9482:	4620      	mov	r0, r4
    9484:	f8df b074 	ldr.w	fp, [pc, #116]	; 94fc <grid_module_po16_revb_hardware_transfer_complete_cb+0x244>
    9488:	47d8      	blx	fp
    948a:	f8ca 0014 	str.w	r0, [sl, #20]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    948e:	2107      	movs	r1, #7
    9490:	4620      	mov	r0, r4
    9492:	47d8      	blx	fp
    9494:	f8ca 0018 	str.w	r0, [sl, #24]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;
    9498:	2300      	movs	r3, #0
    949a:	f8ca 301c 	str.w	r3, [sl, #28]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);		
    949e:	7bf1      	ldrb	r1, [r6, #15]
    94a0:	2301      	movs	r3, #1
    94a2:	4622      	mov	r2, r4
    94a4:	4638      	mov	r0, r7
    94a6:	4c07      	ldr	r4, [pc, #28]	; (94c4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
    94a8:	47a0      	blx	r4
    94aa:	e7c3      	b.n	9434 <grid_module_po16_revb_hardware_transfer_complete_cb+0x17c>
    94ac:	f3af 8000 	nop.w
    94b0:	47ae147b 	.word	0x47ae147b
    94b4:	3ff07ae1 	.word	0x3ff07ae1
    94b8:	200007d2 	.word	0x200007d2
    94bc:	20007260 	.word	0x20007260
    94c0:	20007254 	.word	0x20007254
    94c4:	0000b831 	.word	0x0000b831
    94c8:	20000334 	.word	0x20000334
    94cc:	41008000 	.word	0x41008000
    94d0:	20001154 	.word	0x20001154
    94d4:	0000c15d 	.word	0x0000c15d
    94d8:	20001328 	.word	0x20001328
    94dc:	00012e95 	.word	0x00012e95
    94e0:	0000a2d5 	.word	0x0000a2d5
    94e4:	00005f61 	.word	0x00005f61
    94e8:	00014838 	.word	0x00014838
    94ec:	0000929d 	.word	0x0000929d
    94f0:	000129a5 	.word	0x000129a5
    94f4:	00012a71 	.word	0x00012a71
    94f8:	0000605d 	.word	0x0000605d
    94fc:	0000606d 	.word	0x0000606d

00009500 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    9500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    9502:	4f0b      	ldr	r7, [pc, #44]	; (9530 <grid_module_po16_revb_hardware_init+0x30>)
    9504:	4c0b      	ldr	r4, [pc, #44]	; (9534 <grid_module_po16_revb_hardware_init+0x34>)
    9506:	463b      	mov	r3, r7
    9508:	2200      	movs	r2, #0
    950a:	4611      	mov	r1, r2
    950c:	4620      	mov	r0, r4
    950e:	4e0a      	ldr	r6, [pc, #40]	; (9538 <grid_module_po16_revb_hardware_init+0x38>)
    9510:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    9512:	4d0a      	ldr	r5, [pc, #40]	; (953c <grid_module_po16_revb_hardware_init+0x3c>)
    9514:	463b      	mov	r3, r7
    9516:	2200      	movs	r2, #0
    9518:	4611      	mov	r1, r2
    951a:	4628      	mov	r0, r5
    951c:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    951e:	2100      	movs	r1, #0
    9520:	4620      	mov	r0, r4
    9522:	4c07      	ldr	r4, [pc, #28]	; (9540 <grid_module_po16_revb_hardware_init+0x40>)
    9524:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    9526:	2100      	movs	r1, #0
    9528:	4628      	mov	r0, r5
    952a:	47a0      	blx	r4
    952c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    952e:	bf00      	nop
    9530:	000092b9 	.word	0x000092b9
    9534:	20001154 	.word	0x20001154
    9538:	0000c121 	.word	0x0000c121
    953c:	20001328 	.word	0x20001328
    9540:	0000c111 	.word	0x0000c111

00009544 <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(){
    9544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    9548:	2307      	movs	r3, #7
    954a:	220e      	movs	r2, #14
    954c:	2105      	movs	r1, #5
    954e:	2010      	movs	r0, #16
    9550:	4c16      	ldr	r4, [pc, #88]	; (95ac <grid_module_po16_revb_init+0x68>)
    9552:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 16);
    9554:	2110      	movs	r1, #16
    9556:	4816      	ldr	r0, [pc, #88]	; (95b0 <grid_module_po16_revb_init+0x6c>)
    9558:	4b16      	ldr	r3, [pc, #88]	; (95b4 <grid_module_po16_revb_init+0x70>)
    955a:	4798      	blx	r3

	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    955c:	2104      	movs	r1, #4
    955e:	4816      	ldr	r0, [pc, #88]	; (95b8 <grid_module_po16_revb_init+0x74>)
    9560:	4b16      	ldr	r3, [pc, #88]	; (95bc <grid_module_po16_revb_init+0x78>)
    9562:	4798      	blx	r3
    9564:	f04f 0900 	mov.w	r9, #0
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    9568:	4d13      	ldr	r5, [pc, #76]	; (95b8 <grid_module_po16_revb_init+0x74>)
    956a:	f8df a05c 	ldr.w	sl, [pc, #92]	; 95c8 <grid_module_po16_revb_init+0x84>
		
		for(uint8_t j=0; j<16; j++){
			
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    956e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 95cc <grid_module_po16_revb_init+0x88>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    9572:	2210      	movs	r2, #16
    9574:	fa5f f189 	uxtb.w	r1, r9
    9578:	4628      	mov	r0, r5
    957a:	47d0      	blx	sl
    957c:	ea4f 1709 	mov.w	r7, r9, lsl #4
    9580:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    9582:	2601      	movs	r6, #1
    9584:	6868      	ldr	r0, [r5, #4]
    9586:	4632      	mov	r2, r6
    9588:	b2e1      	uxtb	r1, r4
    958a:	4438      	add	r0, r7
    958c:	47c0      	blx	r8
    958e:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    9590:	2c10      	cmp	r4, #16
    9592:	d1f7      	bne.n	9584 <grid_module_po16_revb_init+0x40>
    9594:	f109 0901 	add.w	r9, r9, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
    9598:	f1b9 0f04 	cmp.w	r9, #4
    959c:	d1e9      	bne.n	9572 <grid_module_po16_revb_init+0x2e>

		}
	}
	
	grid_module_po16_revb_hardware_init();
    959e:	4b08      	ldr	r3, [pc, #32]	; (95c0 <grid_module_po16_revb_init+0x7c>)
    95a0:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    95a2:	4b08      	ldr	r3, [pc, #32]	; (95c4 <grid_module_po16_revb_init+0x80>)
    95a4:	4798      	blx	r3
    95a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    95aa:	bf00      	nop
    95ac:	00005f15 	.word	0x00005f15
    95b0:	20013efc 	.word	0x20013efc
    95b4:	000080f5 	.word	0x000080f5
    95b8:	20007254 	.word	0x20007254
    95bc:	0000a47d 	.word	0x0000a47d
    95c0:	00009501 	.word	0x00009501
    95c4:	0000929d 	.word	0x0000929d
    95c8:	0000a4b5 	.word	0x0000a4b5
    95cc:	0000bd05 	.word	0x0000bd05

000095d0 <grid_task_enter_task>:
 * Author : SUKU WC
*/

#include "grid_sys.h"

enum grid_task grid_task_enter_task(struct grid_task_model* mod, enum grid_task next_task){
    95d0:	4603      	mov	r3, r0
	
	
	enum grid_task previous_task = mod->current_task;
    95d2:	7840      	ldrb	r0, [r0, #1]
	mod->current_task = next_task;
    95d4:	7059      	strb	r1, [r3, #1]
	return previous_task;
	
}
    95d6:	4770      	bx	lr

000095d8 <grid_task_timer_tick>:
	
	mod->current_task = previous_task;
	
}

void grid_task_timer_tick(struct grid_task_model* mod){
    95d8:	7843      	ldrb	r3, [r0, #1]
    95da:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	
	mod->timer[mod->current_task]++;
    95de:	6843      	ldr	r3, [r0, #4]
    95e0:	3301      	adds	r3, #1
    95e2:	6043      	str	r3, [r0, #4]
    95e4:	4770      	bx	lr

000095e6 <grid_task_timer_reset>:
	
}

void grid_task_timer_reset(struct grid_task_model* mod){
    95e6:	1d03      	adds	r3, r0, #4
    95e8:	3024      	adds	r0, #36	; 0x24
	
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
		mod->timer[i] = 0;
    95ea:	2200      	movs	r2, #0
    95ec:	f843 2b04 	str.w	r2, [r3], #4
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
    95f0:	4283      	cmp	r3, r0
    95f2:	d1fb      	bne.n	95ec <grid_task_timer_reset+0x6>
	}
	
}
    95f4:	4770      	bx	lr

000095f6 <grid_task_timer_read>:

uint32_t grid_task_timer_read(struct grid_task_model* mod, enum grid_task task){

	return 	mod->timer[task];
    95f6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	
}
    95fa:	6848      	ldr	r0, [r1, #4]
    95fc:	4770      	bx	lr
	...

00009600 <grid_sys_nvm_store_configuration>:




void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    9600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9604:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec
    9608:	4681      	mov	r9, r0
    960a:	460d      	mov	r5, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    960c:	a8d3      	add	r0, sp, #844	; 0x34c
    960e:	4b80      	ldr	r3, [pc, #512]	; (9810 <grid_sys_nvm_store_configuration+0x210>)
    9610:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9612:	2400      	movs	r4, #0
    9614:	9400      	str	r4, [sp, #0]
    9616:	4623      	mov	r3, r4
    9618:	22ff      	movs	r2, #255	; 0xff
    961a:	4611      	mov	r1, r2
    961c:	a8d3      	add	r0, sp, #844	; 0x34c
    961e:	4f7d      	ldr	r7, [pc, #500]	; (9814 <grid_sys_nvm_store_configuration+0x214>)
    9620:	47b8      	blx	r7


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9622:	f44f 72c8 	mov.w	r2, #400	; 0x190
    9626:	4621      	mov	r1, r4
    9628:	a86f      	add	r0, sp, #444	; 0x1bc
    962a:	4b7b      	ldr	r3, [pc, #492]	; (9818 <grid_sys_nvm_store_configuration+0x218>)
    962c:	4798      	blx	r3
    962e:	f109 0913 	add.w	r9, r9, #19
    9632:	4626      	mov	r6, r4
	for(uint8_t i=0; i<4; i++){
		
		// BANK ENABLED	
		offset = grid_msg_body_get_length(&message);
			
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    9634:	9503      	str	r5, [sp, #12]
		offset = grid_msg_body_get_length(&message);
    9636:	a8d3      	add	r0, sp, #844	; 0x34c
    9638:	4b78      	ldr	r3, [pc, #480]	; (981c <grid_sys_nvm_store_configuration+0x21c>)
    963a:	4798      	blx	r3
    963c:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    963e:	f04f 0b03 	mov.w	fp, #3
    9642:	f8cd b000 	str.w	fp, [sp]
    9646:	2331      	movs	r3, #49	; 0x31
    9648:	2202      	movs	r2, #2
    964a:	4975      	ldr	r1, [pc, #468]	; (9820 <grid_sys_nvm_store_configuration+0x220>)
    964c:	a86f      	add	r0, sp, #444	; 0x1bc
    964e:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 9840 <grid_sys_nvm_store_configuration+0x240>
    9652:	47d0      	blx	sl
		payload_length = strlen(payload);
    9654:	a86f      	add	r0, sp, #444	; 0x1bc
    9656:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 9844 <grid_sys_nvm_store_configuration+0x244>
    965a:	47c0      	blx	r8
			
		grid_msg_body_append_text(&message, payload, payload_length);
    965c:	b2c2      	uxtb	r2, r0
    965e:	a96f      	add	r1, sp, #444	; 0x1bc
    9660:	a8d3      	add	r0, sp, #844	; 0x34c
    9662:	4d70      	ldr	r5, [pc, #448]	; (9824 <grid_sys_nvm_store_configuration+0x224>)
    9664:	47a8      	blx	r5
			
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    9666:	270e      	movs	r7, #14
    9668:	9700      	str	r7, [sp, #0]
    966a:	2301      	movs	r3, #1
    966c:	2204      	movs	r2, #4
    966e:	9402      	str	r4, [sp, #8]
    9670:	4621      	mov	r1, r4
    9672:	a8d3      	add	r0, sp, #844	; 0x34c
    9674:	4c6c      	ldr	r4, [pc, #432]	; (9828 <grid_sys_nvm_store_configuration+0x228>)
    9676:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    9678:	9600      	str	r6, [sp, #0]
    967a:	2302      	movs	r3, #2
    967c:	2205      	movs	r2, #5
    967e:	9902      	ldr	r1, [sp, #8]
    9680:	a8d3      	add	r0, sp, #844	; 0x34c
    9682:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);		
    9684:	f819 3b01 	ldrb.w	r3, [r9], #1
    9688:	9300      	str	r3, [sp, #0]
    968a:	2302      	movs	r3, #2
    968c:	2207      	movs	r2, #7
    968e:	9902      	ldr	r1, [sp, #8]
    9690:	a8d3      	add	r0, sp, #844	; 0x34c
    9692:	47a0      	blx	r4
			
		// BANK COLOR	
		offset = grid_msg_body_get_length(&message);
    9694:	a8d3      	add	r0, sp, #844	; 0x34c
    9696:	4b61      	ldr	r3, [pc, #388]	; (981c <grid_sys_nvm_store_configuration+0x21c>)
    9698:	4798      	blx	r3
    969a:	9002      	str	r0, [sp, #8]
		
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    969c:	f8cd b000 	str.w	fp, [sp]
    96a0:	2332      	movs	r3, #50	; 0x32
    96a2:	2202      	movs	r2, #2
    96a4:	4961      	ldr	r1, [pc, #388]	; (982c <grid_sys_nvm_store_configuration+0x22c>)
    96a6:	a86f      	add	r0, sp, #444	; 0x1bc
    96a8:	47d0      	blx	sl
		payload_length = strlen(payload);
    96aa:	ab6f      	add	r3, sp, #444	; 0x1bc
    96ac:	4618      	mov	r0, r3
    96ae:	47c0      	blx	r8
		
		grid_msg_body_append_text(&message, payload, payload_length);
    96b0:	b2c2      	uxtb	r2, r0
    96b2:	a96f      	add	r1, sp, #444	; 0x1bc
    96b4:	abd3      	add	r3, sp, #844	; 0x34c
    96b6:	4618      	mov	r0, r3
    96b8:	47a8      	blx	r5

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    96ba:	9700      	str	r7, [sp, #0]
    96bc:	2301      	movs	r3, #1
    96be:	2204      	movs	r2, #4
    96c0:	9d02      	ldr	r5, [sp, #8]
    96c2:	4629      	mov	r1, r5
    96c4:	a8d3      	add	r0, sp, #844	; 0x34c
    96c6:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    96c8:	9600      	str	r6, [sp, #0]
    96ca:	2302      	movs	r3, #2
    96cc:	2205      	movs	r2, #5
    96ce:	4629      	mov	r1, r5
    96d0:	a8d3      	add	r0, sp, #844	; 0x34c
    96d2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    96d4:	f899 3003 	ldrb.w	r3, [r9, #3]
    96d8:	9300      	str	r3, [sp, #0]
    96da:	2302      	movs	r3, #2
    96dc:	2207      	movs	r2, #7
    96de:	4629      	mov	r1, r5
    96e0:	a8d3      	add	r0, sp, #844	; 0x34c
    96e2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    96e4:	f899 3007 	ldrb.w	r3, [r9, #7]
    96e8:	9300      	str	r3, [sp, #0]
    96ea:	2302      	movs	r3, #2
    96ec:	2209      	movs	r2, #9
    96ee:	4629      	mov	r1, r5
    96f0:	a8d3      	add	r0, sp, #844	; 0x34c
    96f2:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    96f4:	f899 300b 	ldrb.w	r3, [r9, #11]
    96f8:	9300      	str	r3, [sp, #0]
    96fa:	2302      	movs	r3, #2
    96fc:	220b      	movs	r2, #11
    96fe:	4629      	mov	r1, r5
    9700:	a8d3      	add	r0, sp, #844	; 0x34c
    9702:	47a0      	blx	r4
    9704:	3601      	adds	r6, #1
	for(uint8_t i=0; i<4; i++){
    9706:	2e04      	cmp	r6, #4
    9708:	d195      	bne.n	9636 <grid_sys_nvm_store_configuration+0x36>
    970a:	9d03      	ldr	r5, [sp, #12]
		
		
	}
	
	grid_msg_packet_close(&message);
    970c:	a8d3      	add	r0, sp, #844	; 0x34c
    970e:	4b48      	ldr	r3, [pc, #288]	; (9830 <grid_sys_nvm_store_configuration+0x230>)
    9710:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    9712:	4628      	mov	r0, r5
    9714:	4b47      	ldr	r3, [pc, #284]	; (9834 <grid_sys_nvm_store_configuration+0x234>)
    9716:	4798      	blx	r3
	
	uint8_t acknowledge = 0;
	
	if (grid_msg_packet_get_length(&message)){
    9718:	a8d3      	add	r0, sp, #844	; 0x34c
    971a:	4b47      	ldr	r3, [pc, #284]	; (9838 <grid_sys_nvm_store_configuration+0x238>)
    971c:	4798      	blx	r3
    971e:	2800      	cmp	r0, #0
    9720:	d130      	bne.n	9784 <grid_sys_nvm_store_configuration+0x184>

	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    9722:	a808      	add	r0, sp, #32
    9724:	4b3a      	ldr	r3, [pc, #232]	; (9810 <grid_sys_nvm_store_configuration+0x210>)
    9726:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9728:	2400      	movs	r4, #0
    972a:	9400      	str	r4, [sp, #0]
    972c:	4623      	mov	r3, r4
    972e:	227f      	movs	r2, #127	; 0x7f
    9730:	4611      	mov	r1, r2
    9732:	a808      	add	r0, sp, #32
    9734:	4d37      	ldr	r5, [pc, #220]	; (9814 <grid_sys_nvm_store_configuration+0x214>)
    9736:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    9738:	9405      	str	r4, [sp, #20]
    973a:	9406      	str	r4, [sp, #24]
    973c:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    9740:	2303      	movs	r3, #3
    9742:	9300      	str	r3, [sp, #0]
    9744:	2360      	movs	r3, #96	; 0x60
    9746:	2202      	movs	r2, #2
    9748:	493c      	ldr	r1, [pc, #240]	; (983c <grid_sys_nvm_store_configuration+0x23c>)
    974a:	a805      	add	r0, sp, #20
    974c:	4d3c      	ldr	r5, [pc, #240]	; (9840 <grid_sys_nvm_store_configuration+0x240>)
    974e:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9750:	a805      	add	r0, sp, #20
    9752:	4b3c      	ldr	r3, [pc, #240]	; (9844 <grid_sys_nvm_store_configuration+0x244>)
    9754:	4798      	blx	r3
    9756:	4602      	mov	r2, r0
    9758:	a905      	add	r1, sp, #20
    975a:	a808      	add	r0, sp, #32
    975c:	4b31      	ldr	r3, [pc, #196]	; (9824 <grid_sys_nvm_store_configuration+0x224>)
    975e:	4798      	blx	r3
	
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    9760:	230b      	movs	r3, #11
    9762:	9300      	str	r3, [sp, #0]
    9764:	2301      	movs	r3, #1
    9766:	2204      	movs	r2, #4
    9768:	4621      	mov	r1, r4
    976a:	a808      	add	r0, sp, #32
    976c:	4c2e      	ldr	r4, [pc, #184]	; (9828 <grid_sys_nvm_store_configuration+0x228>)
    976e:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    9770:	a808      	add	r0, sp, #32
    9772:	4b2f      	ldr	r3, [pc, #188]	; (9830 <grid_sys_nvm_store_configuration+0x230>)
    9774:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    9776:	a808      	add	r0, sp, #32
    9778:	4b33      	ldr	r3, [pc, #204]	; (9848 <grid_sys_nvm_store_configuration+0x248>)
    977a:	4798      	blx	r3
		
	
}
    977c:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
    9780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    9784:	a8d3      	add	r0, sp, #844	; 0x34c
    9786:	4b2c      	ldr	r3, [pc, #176]	; (9838 <grid_sys_nvm_store_configuration+0x238>)
    9788:	4798      	blx	r3
    978a:	4603      	mov	r3, r0
    978c:	f8c5 0418 	str.w	r0, [r5, #1048]	; 0x418
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    9790:	b168      	cbz	r0, 97ae <grid_sys_nvm_store_configuration+0x1ae>
    9792:	f205 2617 	addw	r6, r5, #535	; 0x217
    9796:	2400      	movs	r4, #0
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    9798:	4f2c      	ldr	r7, [pc, #176]	; (984c <grid_sys_nvm_store_configuration+0x24c>)
    979a:	4621      	mov	r1, r4
    979c:	a8d3      	add	r0, sp, #844	; 0x34c
    979e:	47b8      	blx	r7
    97a0:	f806 0f01 	strb.w	r0, [r6, #1]!
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    97a4:	3401      	adds	r4, #1
    97a6:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
    97aa:	42a3      	cmp	r3, r4
    97ac:	d8f5      	bhi.n	979a <grid_sys_nvm_store_configuration+0x19a>
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    97ae:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    97b2:	f8c5 1420 	str.w	r1, [r5, #1056]	; 0x420
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    97b6:	f505 7206 	add.w	r2, r5, #536	; 0x218
    97ba:	6828      	ldr	r0, [r5, #0]
    97bc:	4c24      	ldr	r4, [pc, #144]	; (9850 <grid_sys_nvm_store_configuration+0x250>)
    97be:	47a0      	blx	r4
	grid_msg_init(&response);
    97c0:	a808      	add	r0, sp, #32
    97c2:	4b13      	ldr	r3, [pc, #76]	; (9810 <grid_sys_nvm_store_configuration+0x210>)
    97c4:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    97c6:	2400      	movs	r4, #0
    97c8:	9400      	str	r4, [sp, #0]
    97ca:	4623      	mov	r3, r4
    97cc:	227f      	movs	r2, #127	; 0x7f
    97ce:	4611      	mov	r1, r2
    97d0:	a808      	add	r0, sp, #32
    97d2:	4d10      	ldr	r5, [pc, #64]	; (9814 <grid_sys_nvm_store_configuration+0x214>)
    97d4:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    97d6:	9405      	str	r4, [sp, #20]
    97d8:	9406      	str	r4, [sp, #24]
    97da:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    97de:	2303      	movs	r3, #3
    97e0:	9300      	str	r3, [sp, #0]
    97e2:	2360      	movs	r3, #96	; 0x60
    97e4:	2202      	movs	r2, #2
    97e6:	4915      	ldr	r1, [pc, #84]	; (983c <grid_sys_nvm_store_configuration+0x23c>)
    97e8:	a805      	add	r0, sp, #20
    97ea:	4d15      	ldr	r5, [pc, #84]	; (9840 <grid_sys_nvm_store_configuration+0x240>)
    97ec:	47a8      	blx	r5
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    97ee:	a805      	add	r0, sp, #20
    97f0:	4b14      	ldr	r3, [pc, #80]	; (9844 <grid_sys_nvm_store_configuration+0x244>)
    97f2:	4798      	blx	r3
    97f4:	4602      	mov	r2, r0
    97f6:	a905      	add	r1, sp, #20
    97f8:	a808      	add	r0, sp, #32
    97fa:	4b0a      	ldr	r3, [pc, #40]	; (9824 <grid_sys_nvm_store_configuration+0x224>)
    97fc:	4798      	blx	r3
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
    97fe:	230a      	movs	r3, #10
    9800:	9300      	str	r3, [sp, #0]
    9802:	2301      	movs	r3, #1
    9804:	2204      	movs	r2, #4
    9806:	4621      	mov	r1, r4
    9808:	a808      	add	r0, sp, #32
    980a:	4c07      	ldr	r4, [pc, #28]	; (9828 <grid_sys_nvm_store_configuration+0x228>)
    980c:	47a0      	blx	r4
    980e:	e7af      	b.n	9770 <grid_sys_nvm_store_configuration+0x170>
    9810:	00005941 	.word	0x00005941
    9814:	00005989 	.word	0x00005989
    9818:	00012f43 	.word	0x00012f43
    981c:	0000588b 	.word	0x0000588b
    9820:	00014848 	.word	0x00014848
    9824:	00005891 	.word	0x00005891
    9828:	00005929 	.word	0x00005929
    982c:	000146e4 	.word	0x000146e4
    9830:	00005a89 	.word	0x00005a89
    9834:	00005e4d 	.word	0x00005e4d
    9838:	00005879 	.word	0x00005879
    983c:	000145ac 	.word	0x000145ac
    9840:	0001340d 	.word	0x0001340d
    9844:	00013455 	.word	0x00013455
    9848:	00005b6d 	.word	0x00005b6d
    984c:	00005a4b 	.word	0x00005a4b
    9850:	0000c311 	.word	0x0000c311

00009854 <grid_sys_recall_configuration>:


void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    9854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9858:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344
    985c:	4605      	mov	r5, r0
    985e:	468a      	mov	sl, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    9860:	a869      	add	r0, sp, #420	; 0x1a4
    9862:	4b46      	ldr	r3, [pc, #280]	; (997c <grid_sys_recall_configuration+0x128>)
    9864:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9866:	2400      	movs	r4, #0
    9868:	9400      	str	r4, [sp, #0]
    986a:	4623      	mov	r3, r4
    986c:	227f      	movs	r2, #127	; 0x7f
    986e:	4611      	mov	r1, r2
    9870:	a869      	add	r0, sp, #420	; 0x1a4
    9872:	4e43      	ldr	r6, [pc, #268]	; (9980 <grid_sys_recall_configuration+0x12c>)
    9874:	47b0      	blx	r6


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9876:	f44f 72c8 	mov.w	r2, #400	; 0x190
    987a:	4621      	mov	r1, r4
    987c:	a805      	add	r0, sp, #20
    987e:	4b41      	ldr	r3, [pc, #260]	; (9984 <grid_sys_recall_configuration+0x130>)
    9880:	4798      	blx	r3
    9882:	3513      	adds	r5, #19
    9884:	e069      	b.n	995a <grid_sys_recall_configuration+0x106>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
			
			// BANK ENABLED
			offset = grid_msg_body_get_length(&message);
    9886:	a869      	add	r0, sp, #420	; 0x1a4
    9888:	4b3f      	ldr	r3, [pc, #252]	; (9988 <grid_sys_recall_configuration+0x134>)
    988a:	4798      	blx	r3
    988c:	4607      	mov	r7, r0
		
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    988e:	f04f 0b03 	mov.w	fp, #3
    9892:	f8cd b000 	str.w	fp, [sp]
    9896:	2331      	movs	r3, #49	; 0x31
    9898:	2202      	movs	r2, #2
    989a:	493c      	ldr	r1, [pc, #240]	; (998c <grid_sys_recall_configuration+0x138>)
    989c:	a805      	add	r0, sp, #20
    989e:	4e3c      	ldr	r6, [pc, #240]	; (9990 <grid_sys_recall_configuration+0x13c>)
    98a0:	47b0      	blx	r6
			payload_length = strlen(payload);
    98a2:	a805      	add	r0, sp, #20
    98a4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 99a8 <grid_sys_recall_configuration+0x154>
    98a8:	47c8      	blx	r9
		
			grid_msg_body_append_text(&message, payload, payload_length);
    98aa:	b2c2      	uxtb	r2, r0
    98ac:	a905      	add	r1, sp, #20
    98ae:	a869      	add	r0, sp, #420	; 0x1a4
    98b0:	4b38      	ldr	r3, [pc, #224]	; (9994 <grid_sys_recall_configuration+0x140>)
    98b2:	4798      	blx	r3
		
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    98b4:	f04f 080d 	mov.w	r8, #13
    98b8:	f8cd 8000 	str.w	r8, [sp]
    98bc:	2301      	movs	r3, #1
    98be:	2204      	movs	r2, #4
    98c0:	4639      	mov	r1, r7
    98c2:	a869      	add	r0, sp, #420	; 0x1a4
    98c4:	4e34      	ldr	r6, [pc, #208]	; (9998 <grid_sys_recall_configuration+0x144>)
    98c6:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    98c8:	9400      	str	r4, [sp, #0]
    98ca:	2302      	movs	r3, #2
    98cc:	2205      	movs	r2, #5
    98ce:	4639      	mov	r1, r7
    98d0:	a869      	add	r0, sp, #420	; 0x1a4
    98d2:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);
    98d4:	782b      	ldrb	r3, [r5, #0]
    98d6:	9300      	str	r3, [sp, #0]
    98d8:	2302      	movs	r3, #2
    98da:	2207      	movs	r2, #7
    98dc:	4639      	mov	r1, r7
    98de:	a869      	add	r0, sp, #420	; 0x1a4
    98e0:	47b0      	blx	r6
		
			// BANK COLOR
			offset = grid_msg_body_get_length(&message);
    98e2:	a869      	add	r0, sp, #420	; 0x1a4
    98e4:	4b28      	ldr	r3, [pc, #160]	; (9988 <grid_sys_recall_configuration+0x134>)
    98e6:	4798      	blx	r3
    98e8:	9003      	str	r0, [sp, #12]
		
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    98ea:	f8cd b000 	str.w	fp, [sp]
    98ee:	2332      	movs	r3, #50	; 0x32
    98f0:	2202      	movs	r2, #2
    98f2:	492a      	ldr	r1, [pc, #168]	; (999c <grid_sys_recall_configuration+0x148>)
    98f4:	a805      	add	r0, sp, #20
    98f6:	4f26      	ldr	r7, [pc, #152]	; (9990 <grid_sys_recall_configuration+0x13c>)
    98f8:	47b8      	blx	r7
			payload_length = strlen(payload);
    98fa:	ab05      	add	r3, sp, #20
    98fc:	4618      	mov	r0, r3
    98fe:	47c8      	blx	r9
		
			grid_msg_body_append_text(&message, payload, payload_length);
    9900:	b2c2      	uxtb	r2, r0
    9902:	a905      	add	r1, sp, #20
    9904:	ab69      	add	r3, sp, #420	; 0x1a4
    9906:	4618      	mov	r0, r3
    9908:	4b22      	ldr	r3, [pc, #136]	; (9994 <grid_sys_recall_configuration+0x140>)
    990a:	4798      	blx	r3

			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    990c:	f8cd 8000 	str.w	r8, [sp]
    9910:	2301      	movs	r3, #1
    9912:	2204      	movs	r2, #4
    9914:	9f03      	ldr	r7, [sp, #12]
    9916:	4639      	mov	r1, r7
    9918:	a869      	add	r0, sp, #420	; 0x1a4
    991a:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    991c:	9400      	str	r4, [sp, #0]
    991e:	2302      	movs	r3, #2
    9920:	2205      	movs	r2, #5
    9922:	4639      	mov	r1, r7
    9924:	a869      	add	r0, sp, #420	; 0x1a4
    9926:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    9928:	792b      	ldrb	r3, [r5, #4]
    992a:	9300      	str	r3, [sp, #0]
    992c:	2302      	movs	r3, #2
    992e:	2207      	movs	r2, #7
    9930:	4639      	mov	r1, r7
    9932:	a869      	add	r0, sp, #420	; 0x1a4
    9934:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    9936:	7a2b      	ldrb	r3, [r5, #8]
    9938:	9300      	str	r3, [sp, #0]
    993a:	2302      	movs	r3, #2
    993c:	2209      	movs	r2, #9
    993e:	4639      	mov	r1, r7
    9940:	a869      	add	r0, sp, #420	; 0x1a4
    9942:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    9944:	7b2b      	ldrb	r3, [r5, #12]
    9946:	9300      	str	r3, [sp, #0]
    9948:	2302      	movs	r3, #2
    994a:	220b      	movs	r2, #11
    994c:	4639      	mov	r1, r7
    994e:	a869      	add	r0, sp, #420	; 0x1a4
    9950:	47b0      	blx	r6
    9952:	3401      	adds	r4, #1
    9954:	3501      	adds	r5, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9956:	2c04      	cmp	r4, #4
    9958:	d006      	beq.n	9968 <grid_sys_recall_configuration+0x114>
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
    995a:	f1ba 0f04 	cmp.w	sl, #4
    995e:	d892      	bhi.n	9886 <grid_sys_recall_configuration+0x32>
    9960:	b2e3      	uxtb	r3, r4
    9962:	459a      	cmp	sl, r3
    9964:	d1f5      	bne.n	9952 <grid_sys_recall_configuration+0xfe>
    9966:	e78e      	b.n	9886 <grid_sys_recall_configuration+0x32>
		}

		
	}
	
	grid_msg_packet_close(&message);
    9968:	a869      	add	r0, sp, #420	; 0x1a4
    996a:	4b0d      	ldr	r3, [pc, #52]	; (99a0 <grid_sys_recall_configuration+0x14c>)
    996c:	4798      	blx	r3

	grid_msg_packet_send_everywhere(&message);
    996e:	a869      	add	r0, sp, #420	; 0x1a4
    9970:	4b0c      	ldr	r3, [pc, #48]	; (99a4 <grid_sys_recall_configuration+0x150>)
    9972:	4798      	blx	r3
// 	
// 	grid_msg_packet_close(&response);
// 	grid_msg_packet_send_everywhere(&response);
	
	
}
    9974:	f50d 7d51 	add.w	sp, sp, #836	; 0x344
    9978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    997c:	00005941 	.word	0x00005941
    9980:	00005989 	.word	0x00005989
    9984:	00012f43 	.word	0x00012f43
    9988:	0000588b 	.word	0x0000588b
    998c:	00014848 	.word	0x00014848
    9990:	0001340d 	.word	0x0001340d
    9994:	00005891 	.word	0x00005891
    9998:	00005929 	.word	0x00005929
    999c:	000146e4 	.word	0x000146e4
    99a0:	00005a89 	.word	0x00005a89
    99a4:	00005b6d 	.word	0x00005b6d
    99a8:	00013455 	.word	0x00013455

000099ac <grid_sys_nvm_load_configuration>:


void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    99ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    99b0:	f5ad 7d6d 	sub.w	sp, sp, #948	; 0x3b4
    99b4:	460c      	mov	r4, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    99b6:	f44f 7500 	mov.w	r5, #512	; 0x200
    99ba:	462a      	mov	r2, r5
    99bc:	2100      	movs	r1, #0
    99be:	a86c      	add	r0, sp, #432	; 0x1b0
    99c0:	4b36      	ldr	r3, [pc, #216]	; (9a9c <grid_sys_nvm_load_configuration+0xf0>)
    99c2:	4798      	blx	r3
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    99c4:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    99c8:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    99cc:	462b      	mov	r3, r5
    99ce:	aa6c      	add	r2, sp, #432	; 0x1b0
    99d0:	6820      	ldr	r0, [r4, #0]
    99d2:	4c33      	ldr	r4, [pc, #204]	; (9aa0 <grid_sys_nvm_load_configuration+0xf4>)
    99d4:	47a0      	blx	r4
    99d6:	2300      	movs	r3, #0
	//...Check if valid
	length = GRID_NVM_PAGE_SIZE;
		
	uint8_t copydone = 0;
		
	uint8_t acknowledge = 0;	
    99d8:	4698      	mov	r8, r3
	uint8_t copydone = 0;
    99da:	4618      	mov	r0, r3
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
	
		
		if (copydone == 0){
				
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    99dc:	ad6c      	add	r5, sp, #432	; 0x1b0
				copydone = 1;
				acknowledge = 1;
				
			}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    99de:	f04f 0e01 	mov.w	lr, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    99e2:	4c30      	ldr	r4, [pc, #192]	; (9aa4 <grid_sys_nvm_load_configuration+0xf8>)
    99e4:	f241 37b4 	movw	r7, #5044	; 0x13b4
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    99e8:	f04f 090a 	mov.w	r9, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    99ec:	461e      	mov	r6, r3
				copydone = 1;
    99ee:	46f4      	mov	ip, lr
    99f0:	e00b      	b.n	9a0a <grid_sys_nvm_load_configuration+0x5e>
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    99f2:	18e2      	adds	r2, r4, r3
    99f4:	f802 9007 	strb.w	r9, [r2, r7]
    99f8:	1c5a      	adds	r2, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    99fa:	6222      	str	r2, [r4, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    99fc:	62a6      	str	r6, [r4, #40]	; 0x28
				acknowledge = 1;
    99fe:	46f0      	mov	r8, lr
				copydone = 1;
    9a00:	4660      	mov	r0, ip
    9a02:	3301      	adds	r3, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
    9a04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9a08:	d00b      	beq.n	9a22 <grid_sys_nvm_load_configuration+0x76>
		if (copydone == 0){
    9a0a:	2800      	cmp	r0, #0
    9a0c:	d1f9      	bne.n	9a02 <grid_sys_nvm_load_configuration+0x56>
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    9a0e:	4619      	mov	r1, r3
    9a10:	5d5a      	ldrb	r2, [r3, r5]
    9a12:	2a0a      	cmp	r2, #10
    9a14:	d0ed      	beq.n	99f2 <grid_sys_nvm_load_configuration+0x46>
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    9a16:	2aff      	cmp	r2, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    9a18:	bf1a      	itte	ne
    9a1a:	1909      	addne	r1, r1, r4
    9a1c:	55ca      	strbne	r2, [r1, r7]
				copydone = 1;
    9a1e:	4670      	moveq	r0, lr
    9a20:	e7ef      	b.n	9a02 <grid_sys_nvm_load_configuration+0x56>
	
	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    9a22:	a805      	add	r0, sp, #20
    9a24:	4b20      	ldr	r3, [pc, #128]	; (9aa8 <grid_sys_nvm_load_configuration+0xfc>)
    9a26:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9a28:	2400      	movs	r4, #0
    9a2a:	9400      	str	r4, [sp, #0]
    9a2c:	4623      	mov	r3, r4
    9a2e:	227f      	movs	r2, #127	; 0x7f
    9a30:	4611      	mov	r1, r2
    9a32:	a805      	add	r0, sp, #20
    9a34:	4d1d      	ldr	r5, [pc, #116]	; (9aac <grid_sys_nvm_load_configuration+0x100>)
    9a36:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    9a38:	9402      	str	r4, [sp, #8]
    9a3a:	9403      	str	r4, [sp, #12]
    9a3c:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    9a40:	2303      	movs	r3, #3
    9a42:	9300      	str	r3, [sp, #0]
    9a44:	2361      	movs	r3, #97	; 0x61
    9a46:	2202      	movs	r2, #2
    9a48:	4919      	ldr	r1, [pc, #100]	; (9ab0 <grid_sys_nvm_load_configuration+0x104>)
    9a4a:	a802      	add	r0, sp, #8
    9a4c:	4c19      	ldr	r4, [pc, #100]	; (9ab4 <grid_sys_nvm_load_configuration+0x108>)
    9a4e:	47a0      	blx	r4

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9a50:	a802      	add	r0, sp, #8
    9a52:	4b19      	ldr	r3, [pc, #100]	; (9ab8 <grid_sys_nvm_load_configuration+0x10c>)
    9a54:	4798      	blx	r3
    9a56:	4602      	mov	r2, r0
    9a58:	a902      	add	r1, sp, #8
    9a5a:	a805      	add	r0, sp, #20
    9a5c:	4b17      	ldr	r3, [pc, #92]	; (9abc <grid_sys_nvm_load_configuration+0x110>)
    9a5e:	4798      	blx	r3
	
	if (acknowledge == 1){
    9a60:	f1b8 0f00 	cmp.w	r8, #0
    9a64:	d111      	bne.n	9a8a <grid_sys_nvm_load_configuration+0xde>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    9a66:	230b      	movs	r3, #11
    9a68:	9300      	str	r3, [sp, #0]
    9a6a:	2301      	movs	r3, #1
    9a6c:	2204      	movs	r2, #4
    9a6e:	2100      	movs	r1, #0
    9a70:	a805      	add	r0, sp, #20
    9a72:	4c13      	ldr	r4, [pc, #76]	; (9ac0 <grid_sys_nvm_load_configuration+0x114>)
    9a74:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    9a76:	a805      	add	r0, sp, #20
    9a78:	4b12      	ldr	r3, [pc, #72]	; (9ac4 <grid_sys_nvm_load_configuration+0x118>)
    9a7a:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    9a7c:	a805      	add	r0, sp, #20
    9a7e:	4b12      	ldr	r3, [pc, #72]	; (9ac8 <grid_sys_nvm_load_configuration+0x11c>)
    9a80:	4798      	blx	r3
	
}
    9a82:	f50d 7d6d 	add.w	sp, sp, #948	; 0x3b4
    9a86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    9a8a:	230a      	movs	r3, #10
    9a8c:	9300      	str	r3, [sp, #0]
    9a8e:	2301      	movs	r3, #1
    9a90:	2204      	movs	r2, #4
    9a92:	2100      	movs	r1, #0
    9a94:	a805      	add	r0, sp, #20
    9a96:	4c0a      	ldr	r4, [pc, #40]	; (9ac0 <grid_sys_nvm_load_configuration+0x114>)
    9a98:	47a0      	blx	r4
    9a9a:	e7ec      	b.n	9a76 <grid_sys_nvm_load_configuration+0xca>
    9a9c:	00012f43 	.word	0x00012f43
    9aa0:	0000c2bd 	.word	0x0000c2bd
    9aa4:	20004308 	.word	0x20004308
    9aa8:	00005941 	.word	0x00005941
    9aac:	00005989 	.word	0x00005989
    9ab0:	000145ac 	.word	0x000145ac
    9ab4:	0001340d 	.word	0x0001340d
    9ab8:	00013455 	.word	0x00013455
    9abc:	00005891 	.word	0x00005891
    9ac0:	00005929 	.word	0x00005929
    9ac4:	00005a89 	.word	0x00005a89
    9ac8:	00005b6d 	.word	0x00005b6d

00009acc <grid_sys_nvm_clear_configuration>:

void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    9acc:	b530      	push	{r4, r5, lr}
    9ace:	b0ed      	sub	sp, #436	; 0x1b4
    9ad0:	460b      	mov	r3, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    9ad2:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    9ad6:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
	
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    9ada:	2201      	movs	r2, #1
    9adc:	6818      	ldr	r0, [r3, #0]
    9ade:	4b18      	ldr	r3, [pc, #96]	; (9b40 <grid_sys_nvm_clear_configuration+0x74>)
    9ae0:	4798      	blx	r3
	uint8_t acknowledge = 1;

	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
		
	grid_msg_init(&response);
    9ae2:	a805      	add	r0, sp, #20
    9ae4:	4b17      	ldr	r3, [pc, #92]	; (9b44 <grid_sys_nvm_clear_configuration+0x78>)
    9ae6:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9ae8:	2400      	movs	r4, #0
    9aea:	9400      	str	r4, [sp, #0]
    9aec:	4623      	mov	r3, r4
    9aee:	227f      	movs	r2, #127	; 0x7f
    9af0:	4611      	mov	r1, r2
    9af2:	a805      	add	r0, sp, #20
    9af4:	4d14      	ldr	r5, [pc, #80]	; (9b48 <grid_sys_nvm_clear_configuration+0x7c>)
    9af6:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    9af8:	9402      	str	r4, [sp, #8]
    9afa:	9403      	str	r4, [sp, #12]
    9afc:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    9b00:	2303      	movs	r3, #3
    9b02:	9300      	str	r3, [sp, #0]
    9b04:	2362      	movs	r3, #98	; 0x62
    9b06:	2202      	movs	r2, #2
    9b08:	4910      	ldr	r1, [pc, #64]	; (9b4c <grid_sys_nvm_clear_configuration+0x80>)
    9b0a:	a802      	add	r0, sp, #8
    9b0c:	4d10      	ldr	r5, [pc, #64]	; (9b50 <grid_sys_nvm_clear_configuration+0x84>)
    9b0e:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9b10:	a802      	add	r0, sp, #8
    9b12:	4b10      	ldr	r3, [pc, #64]	; (9b54 <grid_sys_nvm_clear_configuration+0x88>)
    9b14:	4798      	blx	r3
    9b16:	4602      	mov	r2, r0
    9b18:	a902      	add	r1, sp, #8
    9b1a:	a805      	add	r0, sp, #20
    9b1c:	4b0e      	ldr	r3, [pc, #56]	; (9b58 <grid_sys_nvm_clear_configuration+0x8c>)
    9b1e:	4798      	blx	r3
		
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    9b20:	230a      	movs	r3, #10
    9b22:	9300      	str	r3, [sp, #0]
    9b24:	2301      	movs	r3, #1
    9b26:	2204      	movs	r2, #4
    9b28:	4621      	mov	r1, r4
    9b2a:	a805      	add	r0, sp, #20
    9b2c:	4c0b      	ldr	r4, [pc, #44]	; (9b5c <grid_sys_nvm_clear_configuration+0x90>)
    9b2e:	47a0      	blx	r4
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
	}

		
	grid_msg_packet_close(&response);
    9b30:	a805      	add	r0, sp, #20
    9b32:	4b0b      	ldr	r3, [pc, #44]	; (9b60 <grid_sys_nvm_clear_configuration+0x94>)
    9b34:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    9b36:	a805      	add	r0, sp, #20
    9b38:	4b0a      	ldr	r3, [pc, #40]	; (9b64 <grid_sys_nvm_clear_configuration+0x98>)
    9b3a:	4798      	blx	r3
	
	
}
    9b3c:	b06d      	add	sp, #436	; 0x1b4
    9b3e:	bd30      	pop	{r4, r5, pc}
    9b40:	0000c37d 	.word	0x0000c37d
    9b44:	00005941 	.word	0x00005941
    9b48:	00005989 	.word	0x00005989
    9b4c:	000145ac 	.word	0x000145ac
    9b50:	0001340d 	.word	0x0001340d
    9b54:	00013455 	.word	0x00013455
    9b58:	00005891 	.word	0x00005891
    9b5c:	00005929 	.word	0x00005929
    9b60:	00005a89 	.word	0x00005a89
    9b64:	00005b6d 	.word	0x00005b6d

00009b68 <grid_debug_print_text>:



void grid_debug_print_text(uint8_t* debug_string){
    9b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9b6c:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
    9b70:	4604      	mov	r4, r0
	
	uint32_t debug_string_length = strlen(debug_string);
    9b72:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 9c4c <grid_debug_print_text+0xe4>
    9b76:	47c0      	blx	r8
    9b78:	4606      	mov	r6, r0
	
	struct grid_msg message;
	
	grid_msg_init(&message);
    9b7a:	a867      	add	r0, sp, #412	; 0x19c
    9b7c:	4b2d      	ldr	r3, [pc, #180]	; (9c34 <grid_debug_print_text+0xcc>)
    9b7e:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    9b80:	2500      	movs	r5, #0
    9b82:	9500      	str	r5, [sp, #0]
    9b84:	462b      	mov	r3, r5
    9b86:	227f      	movs	r2, #127	; 0x7f
    9b88:	4611      	mov	r1, r2
    9b8a:	a867      	add	r0, sp, #412	; 0x19c
    9b8c:	4f2a      	ldr	r7, [pc, #168]	; (9c38 <grid_debug_print_text+0xd0>)
    9b8e:	47b8      	blx	r7
	
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9b90:	af03      	add	r7, sp, #12
    9b92:	f44f 72c8 	mov.w	r2, #400	; 0x190
    9b96:	4629      	mov	r1, r5
    9b98:	4638      	mov	r0, r7
    9b9a:	4b28      	ldr	r3, [pc, #160]	; (9c3c <grid_debug_print_text+0xd4>)
    9b9c:	4798      	blx	r3
	uint32_t offset = 0;
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    9b9e:	2320      	movs	r3, #32
    9ba0:	2202      	movs	r2, #2
    9ba2:	4927      	ldr	r1, [pc, #156]	; (9c40 <grid_debug_print_text+0xd8>)
    9ba4:	4638      	mov	r0, r7
    9ba6:	4d27      	ldr	r5, [pc, #156]	; (9c44 <grid_debug_print_text+0xdc>)
    9ba8:	47a8      	blx	r5
	offset += strlen(&payload[offset]);
    9baa:	4638      	mov	r0, r7
    9bac:	47c0      	blx	r8
    9bae:	4605      	mov	r5, r0
		
	sprintf(&payload[offset], "# ");
    9bb0:	1838      	adds	r0, r7, r0
    9bb2:	4b25      	ldr	r3, [pc, #148]	; (9c48 <grid_debug_print_text+0xe0>)
    9bb4:	881a      	ldrh	r2, [r3, #0]
    9bb6:	789b      	ldrb	r3, [r3, #2]
    9bb8:	537a      	strh	r2, [r7, r5]
    9bba:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    9bbc:	47c0      	blx	r8
    9bbe:	4405      	add	r5, r0

	for(uint32_t i=0; i<debug_string_length; i++){
    9bc0:	b1a6      	cbz	r6, 9bec <grid_debug_print_text+0x84>
		
		payload[offset+i] = debug_string[i];
    9bc2:	7822      	ldrb	r2, [r4, #0]
    9bc4:	ab03      	add	r3, sp, #12
    9bc6:	555a      	strb	r2, [r3, r5]
		
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    9bc8:	2dc8      	cmp	r5, #200	; 0xc8
    9bca:	d80f      	bhi.n	9bec <grid_debug_print_text+0x84>
    9bcc:	4620      	mov	r0, r4
    9bce:	442b      	add	r3, r5
    9bd0:	1e71      	subs	r1, r6, #1
    9bd2:	4429      	add	r1, r5
    9bd4:	aa03      	add	r2, sp, #12
    9bd6:	4411      	add	r1, r2
    9bd8:	f10d 04d5 	add.w	r4, sp, #213	; 0xd5
	for(uint32_t i=0; i<debug_string_length; i++){
    9bdc:	428b      	cmp	r3, r1
    9bde:	d005      	beq.n	9bec <grid_debug_print_text+0x84>
		payload[offset+i] = debug_string[i];
    9be0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    9be4:	f803 2f01 	strb.w	r2, [r3, #1]!
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    9be8:	42a3      	cmp	r3, r4
    9bea:	d1f7      	bne.n	9bdc <grid_debug_print_text+0x74>
		{
			break;
		}
	}
	offset += strlen(&payload[offset]);
    9bec:	ac03      	add	r4, sp, #12
    9bee:	1960      	adds	r0, r4, r5
    9bf0:	4e16      	ldr	r6, [pc, #88]	; (9c4c <grid_debug_print_text+0xe4>)
    9bf2:	47b0      	blx	r6
    9bf4:	4405      	add	r5, r0
	
	
	sprintf(&payload[offset], " #");
    9bf6:	1960      	adds	r0, r4, r5
    9bf8:	4b15      	ldr	r3, [pc, #84]	; (9c50 <grid_debug_print_text+0xe8>)
    9bfa:	881a      	ldrh	r2, [r3, #0]
    9bfc:	789b      	ldrb	r3, [r3, #2]
    9bfe:	5362      	strh	r2, [r4, r5]
    9c00:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    9c02:	47b0      	blx	r6
    9c04:	4405      	add	r5, r0
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    9c06:	1967      	adds	r7, r4, r5
    9c08:	2203      	movs	r2, #3
    9c0a:	4912      	ldr	r1, [pc, #72]	; (9c54 <grid_debug_print_text+0xec>)
    9c0c:	4638      	mov	r0, r7
    9c0e:	4b0d      	ldr	r3, [pc, #52]	; (9c44 <grid_debug_print_text+0xdc>)
    9c10:	4798      	blx	r3
	offset += strlen(&payload[offset]);	
    9c12:	4638      	mov	r0, r7
    9c14:	47b0      	blx	r6
	
	grid_msg_body_append_text(&message, payload, offset);
    9c16:	182a      	adds	r2, r5, r0
    9c18:	4621      	mov	r1, r4
    9c1a:	a867      	add	r0, sp, #412	; 0x19c
    9c1c:	4b0e      	ldr	r3, [pc, #56]	; (9c58 <grid_debug_print_text+0xf0>)
    9c1e:	4798      	blx	r3
	grid_msg_packet_close(&message);
    9c20:	a867      	add	r0, sp, #412	; 0x19c
    9c22:	4b0e      	ldr	r3, [pc, #56]	; (9c5c <grid_debug_print_text+0xf4>)
    9c24:	4798      	blx	r3
	
	grid_msg_packet_send_everywhere(&message);
    9c26:	a867      	add	r0, sp, #412	; 0x19c
    9c28:	4b0d      	ldr	r3, [pc, #52]	; (9c60 <grid_debug_print_text+0xf8>)
    9c2a:	4798      	blx	r3
	

	
	
}
    9c2c:	f50d 7d4e 	add.w	sp, sp, #824	; 0x338
    9c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9c34:	00005941 	.word	0x00005941
    9c38:	00005989 	.word	0x00005989
    9c3c:	00012f43 	.word	0x00012f43
    9c40:	00014858 	.word	0x00014858
    9c44:	0001340d 	.word	0x0001340d
    9c48:	00014860 	.word	0x00014860
    9c4c:	00013455 	.word	0x00013455
    9c50:	00014864 	.word	0x00014864
    9c54:	000145a0 	.word	0x000145a0
    9c58:	00005891 	.word	0x00005891
    9c5c:	00005a89 	.word	0x00005a89
    9c60:	00005b6d 	.word	0x00005b6d

00009c64 <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    9c64:	8982      	ldrh	r2, [r0, #12]
    9c66:	b142      	cbz	r2, 9c7a <tx_cb_USART_GRID+0x16>
    9c68:	f100 032b 	add.w	r3, r0, #43	; 0x2b
    9c6c:	322b      	adds	r2, #43	; 0x2b
    9c6e:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    9c70:	2100      	movs	r1, #0
    9c72:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    9c76:	4293      	cmp	r3, r2
    9c78:	d1fb      	bne.n	9c72 <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    9c7a:	2300      	movs	r3, #0
    9c7c:	8183      	strh	r3, [r0, #12]
    9c7e:	4770      	bx	lr

00009c80 <tx_cb_USART_GRID_W>:
{
    9c80:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    9c82:	4802      	ldr	r0, [pc, #8]	; (9c8c <tx_cb_USART_GRID_W+0xc>)
    9c84:	4b02      	ldr	r3, [pc, #8]	; (9c90 <tx_cb_USART_GRID_W+0x10>)
    9c86:	4798      	blx	r3
    9c88:	bd08      	pop	{r3, pc}
    9c8a:	bf00      	nop
    9c8c:	20007b9c 	.word	0x20007b9c
    9c90:	00009c65 	.word	0x00009c65

00009c94 <tx_cb_USART_GRID_S>:
{
    9c94:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    9c96:	4802      	ldr	r0, [pc, #8]	; (9ca0 <tx_cb_USART_GRID_S+0xc>)
    9c98:	4b02      	ldr	r3, [pc, #8]	; (9ca4 <tx_cb_USART_GRID_S+0x10>)
    9c9a:	4798      	blx	r3
    9c9c:	bd08      	pop	{r3, pc}
    9c9e:	bf00      	nop
    9ca0:	2000af9c 	.word	0x2000af9c
    9ca4:	00009c65 	.word	0x00009c65

00009ca8 <tx_cb_USART_GRID_E>:
{
    9ca8:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    9caa:	4802      	ldr	r0, [pc, #8]	; (9cb4 <tx_cb_USART_GRID_E+0xc>)
    9cac:	4b02      	ldr	r3, [pc, #8]	; (9cb8 <tx_cb_USART_GRID_E+0x10>)
    9cae:	4798      	blx	r3
    9cb0:	bd08      	pop	{r3, pc}
    9cb2:	bf00      	nop
    9cb4:	20010f38 	.word	0x20010f38
    9cb8:	00009c65 	.word	0x00009c65

00009cbc <tx_cb_USART_GRID_N>:
{
    9cbc:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    9cbe:	4802      	ldr	r0, [pc, #8]	; (9cc8 <tx_cb_USART_GRID_N+0xc>)
    9cc0:	4b02      	ldr	r3, [pc, #8]	; (9ccc <tx_cb_USART_GRID_N+0x10>)
    9cc2:	4798      	blx	r3
    9cc4:	bd08      	pop	{r3, pc}
    9cc6:	bf00      	nop
    9cc8:	200013a8 	.word	0x200013a8
    9ccc:	00009c65 	.word	0x00009c65

00009cd0 <err_cb_USART_GRID>:
{
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
    9cd0:	b508      	push	{r3, lr}
	por->usart_error_flag = 1;	
    9cd2:	2301      	movs	r3, #1
    9cd4:	7603      	strb	r3, [r0, #24]
	
	usart_async_disable(por->usart);
    9cd6:	6840      	ldr	r0, [r0, #4]
    9cd8:	4b01      	ldr	r3, [pc, #4]	; (9ce0 <err_cb_USART_GRID+0x10>)
    9cda:	4798      	blx	r3
    9cdc:	bd08      	pop	{r3, pc}
    9cde:	bf00      	nop
    9ce0:	0000cb2d 	.word	0x0000cb2d

00009ce4 <err_cb_USART_GRID_W>:
{
    9ce4:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_W);
    9ce6:	4802      	ldr	r0, [pc, #8]	; (9cf0 <err_cb_USART_GRID_W+0xc>)
    9ce8:	4b02      	ldr	r3, [pc, #8]	; (9cf4 <err_cb_USART_GRID_W+0x10>)
    9cea:	4798      	blx	r3
    9cec:	bd08      	pop	{r3, pc}
    9cee:	bf00      	nop
    9cf0:	20007b9c 	.word	0x20007b9c
    9cf4:	00009cd1 	.word	0x00009cd1

00009cf8 <err_cb_USART_GRID_S>:
{
    9cf8:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_S);
    9cfa:	4802      	ldr	r0, [pc, #8]	; (9d04 <err_cb_USART_GRID_S+0xc>)
    9cfc:	4b02      	ldr	r3, [pc, #8]	; (9d08 <err_cb_USART_GRID_S+0x10>)
    9cfe:	4798      	blx	r3
    9d00:	bd08      	pop	{r3, pc}
    9d02:	bf00      	nop
    9d04:	2000af9c 	.word	0x2000af9c
    9d08:	00009cd1 	.word	0x00009cd1

00009d0c <err_cb_USART_GRID_E>:
{
    9d0c:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_E);
    9d0e:	4802      	ldr	r0, [pc, #8]	; (9d18 <err_cb_USART_GRID_E+0xc>)
    9d10:	4b02      	ldr	r3, [pc, #8]	; (9d1c <err_cb_USART_GRID_E+0x10>)
    9d12:	4798      	blx	r3
    9d14:	bd08      	pop	{r3, pc}
    9d16:	bf00      	nop
    9d18:	20010f38 	.word	0x20010f38
    9d1c:	00009cd1 	.word	0x00009cd1

00009d20 <err_cb_USART_GRID_N>:
{
    9d20:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_N);
    9d22:	4802      	ldr	r0, [pc, #8]	; (9d2c <err_cb_USART_GRID_N+0xc>)
    9d24:	4b02      	ldr	r3, [pc, #8]	; (9d30 <err_cb_USART_GRID_N+0x10>)
    9d26:	4798      	blx	r3
    9d28:	bd08      	pop	{r3, pc}
    9d2a:	bf00      	nop
    9d2c:	200013a8 	.word	0x200013a8
    9d30:	00009cd1 	.word	0x00009cd1

00009d34 <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    9d34:	b508      	push	{r3, lr}
    9d36:	7a83      	ldrb	r3, [r0, #10]
    9d38:	011b      	lsls	r3, r3, #4
    9d3a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    9d3e:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    9d42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    9d44:	f022 0202 	bic.w	r2, r2, #2
    9d48:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    9d4a:	2100      	movs	r1, #0
    9d4c:	7a80      	ldrb	r0, [r0, #10]
    9d4e:	4b01      	ldr	r3, [pc, #4]	; (9d54 <grid_sys_port_reset_dma+0x20>)
    9d50:	4798      	blx	r3
    9d52:	bd08      	pop	{r3, pc}
    9d54:	0000d9d1 	.word	0x0000d9d1

00009d58 <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    9d58:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    9d5a:	4802      	ldr	r0, [pc, #8]	; (9d64 <dma_transfer_complete_w_cb+0xc>)
    9d5c:	4b02      	ldr	r3, [pc, #8]	; (9d68 <dma_transfer_complete_w_cb+0x10>)
    9d5e:	4798      	blx	r3
    9d60:	bd08      	pop	{r3, pc}
    9d62:	bf00      	nop
    9d64:	20007b9c 	.word	0x20007b9c
    9d68:	00009d35 	.word	0x00009d35

00009d6c <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    9d6c:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    9d6e:	4802      	ldr	r0, [pc, #8]	; (9d78 <dma_transfer_complete_s_cb+0xc>)
    9d70:	4b02      	ldr	r3, [pc, #8]	; (9d7c <dma_transfer_complete_s_cb+0x10>)
    9d72:	4798      	blx	r3
    9d74:	bd08      	pop	{r3, pc}
    9d76:	bf00      	nop
    9d78:	2000af9c 	.word	0x2000af9c
    9d7c:	00009d35 	.word	0x00009d35

00009d80 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    9d80:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    9d82:	4802      	ldr	r0, [pc, #8]	; (9d8c <dma_transfer_complete_e_cb+0xc>)
    9d84:	4b02      	ldr	r3, [pc, #8]	; (9d90 <dma_transfer_complete_e_cb+0x10>)
    9d86:	4798      	blx	r3
    9d88:	bd08      	pop	{r3, pc}
    9d8a:	bf00      	nop
    9d8c:	20010f38 	.word	0x20010f38
    9d90:	00009d35 	.word	0x00009d35

00009d94 <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    9d94:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    9d96:	4802      	ldr	r0, [pc, #8]	; (9da0 <dma_transfer_complete_n_cb+0xc>)
    9d98:	4b02      	ldr	r3, [pc, #8]	; (9da4 <dma_transfer_complete_n_cb+0x10>)
    9d9a:	4798      	blx	r3
    9d9c:	bd08      	pop	{r3, pc}
    9d9e:	bf00      	nop
    9da0:	200013a8 	.word	0x200013a8
    9da4:	00009d35 	.word	0x00009d35

00009da8 <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    9da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9dac:	4b3e      	ldr	r3, [pc, #248]	; (9ea8 <grid_sys_uart_init+0x100>)
    9dae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    9db2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    9db6:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    9dba:	f042 0204 	orr.w	r2, r2, #4
    9dbe:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9dc2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9dc6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    9dca:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    9dce:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    9dd2:	f042 0204 	orr.w	r2, r2, #4
    9dd6:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9dda:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9dde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    9de2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    9de6:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    9dea:	f042 0204 	orr.w	r2, r2, #4
    9dee:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9df2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9df6:	f44f 7100 	mov.w	r1, #512	; 0x200
    9dfa:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    9dfe:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    9e02:	f042 0204 	orr.w	r2, r2, #4
    9e06:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    9e0a:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    9e0e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 9ef4 <grid_sys_uart_init+0x14c>
    9e12:	4a26      	ldr	r2, [pc, #152]	; (9eac <grid_sys_uart_init+0x104>)
    9e14:	2101      	movs	r1, #1
    9e16:	4640      	mov	r0, r8
    9e18:	4c25      	ldr	r4, [pc, #148]	; (9eb0 <grid_sys_uart_init+0x108>)
    9e1a:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    9e1c:	4f25      	ldr	r7, [pc, #148]	; (9eb4 <grid_sys_uart_init+0x10c>)
    9e1e:	4a26      	ldr	r2, [pc, #152]	; (9eb8 <grid_sys_uart_init+0x110>)
    9e20:	2101      	movs	r1, #1
    9e22:	4638      	mov	r0, r7
    9e24:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    9e26:	4e25      	ldr	r6, [pc, #148]	; (9ebc <grid_sys_uart_init+0x114>)
    9e28:	4a25      	ldr	r2, [pc, #148]	; (9ec0 <grid_sys_uart_init+0x118>)
    9e2a:	2101      	movs	r1, #1
    9e2c:	4630      	mov	r0, r6
    9e2e:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    9e30:	4d24      	ldr	r5, [pc, #144]	; (9ec4 <grid_sys_uart_init+0x11c>)
    9e32:	4a25      	ldr	r2, [pc, #148]	; (9ec8 <grid_sys_uart_init+0x120>)
    9e34:	2101      	movs	r1, #1
    9e36:	4628      	mov	r0, r5
    9e38:	47a0      	blx	r4
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    9e3a:	2101      	movs	r1, #1
    9e3c:	4640      	mov	r0, r8
    9e3e:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 9ef8 <grid_sys_uart_init+0x150>
    9e42:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    9e44:	2101      	movs	r1, #1
    9e46:	4638      	mov	r0, r7
    9e48:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    9e4a:	2101      	movs	r1, #1
    9e4c:	4630      	mov	r0, r6
    9e4e:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    9e50:	2101      	movs	r1, #1
    9e52:	4628      	mov	r0, r5
    9e54:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    9e56:	4a1d      	ldr	r2, [pc, #116]	; (9ecc <grid_sys_uart_init+0x124>)
    9e58:	2102      	movs	r1, #2
    9e5a:	4640      	mov	r0, r8
    9e5c:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    9e5e:	4a1c      	ldr	r2, [pc, #112]	; (9ed0 <grid_sys_uart_init+0x128>)
    9e60:	2102      	movs	r1, #2
    9e62:	4638      	mov	r0, r7
    9e64:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    9e66:	4a1b      	ldr	r2, [pc, #108]	; (9ed4 <grid_sys_uart_init+0x12c>)
    9e68:	2102      	movs	r1, #2
    9e6a:	4630      	mov	r0, r6
    9e6c:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    9e6e:	4a1a      	ldr	r2, [pc, #104]	; (9ed8 <grid_sys_uart_init+0x130>)
    9e70:	2102      	movs	r1, #2
    9e72:	4628      	mov	r0, r5
    9e74:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    9e76:	4919      	ldr	r1, [pc, #100]	; (9edc <grid_sys_uart_init+0x134>)
    9e78:	4640      	mov	r0, r8
    9e7a:	4c19      	ldr	r4, [pc, #100]	; (9ee0 <grid_sys_uart_init+0x138>)
    9e7c:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    9e7e:	4919      	ldr	r1, [pc, #100]	; (9ee4 <grid_sys_uart_init+0x13c>)
    9e80:	4638      	mov	r0, r7
    9e82:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    9e84:	4918      	ldr	r1, [pc, #96]	; (9ee8 <grid_sys_uart_init+0x140>)
    9e86:	4630      	mov	r0, r6
    9e88:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    9e8a:	4918      	ldr	r1, [pc, #96]	; (9eec <grid_sys_uart_init+0x144>)
    9e8c:	4628      	mov	r0, r5
    9e8e:	47a0      	blx	r4
	
	
	usart_async_enable(&USART_NORTH);
    9e90:	4640      	mov	r0, r8
    9e92:	4c17      	ldr	r4, [pc, #92]	; (9ef0 <grid_sys_uart_init+0x148>)
    9e94:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    9e96:	4638      	mov	r0, r7
    9e98:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    9e9a:	4630      	mov	r0, r6
    9e9c:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    9e9e:	4628      	mov	r0, r5
    9ea0:	47a0      	blx	r4
    9ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    9ea6:	bf00      	nop
    9ea8:	41008000 	.word	0x41008000
    9eac:	00009cbd 	.word	0x00009cbd
    9eb0:	0000cb45 	.word	0x0000cb45
    9eb4:	20001180 	.word	0x20001180
    9eb8:	00009ca9 	.word	0x00009ca9
    9ebc:	200012d8 	.word	0x200012d8
    9ec0:	00009c95 	.word	0x00009c95
    9ec4:	20001288 	.word	0x20001288
    9ec8:	00009c81 	.word	0x00009c81
    9ecc:	00009d21 	.word	0x00009d21
    9ed0:	00009d0d 	.word	0x00009d0d
    9ed4:	00009cf9 	.word	0x00009cf9
    9ed8:	00009ce5 	.word	0x00009ce5
    9edc:	2000725c 	.word	0x2000725c
    9ee0:	0000cb3d 	.word	0x0000cb3d
    9ee4:	2000af98 	.word	0x2000af98
    9ee8:	2000dee8 	.word	0x2000dee8
    9eec:	20013f14 	.word	0x20013f14
    9ef0:	0000cb1d 	.word	0x0000cb1d
    9ef4:	200011d4 	.word	0x200011d4
    9ef8:	0000cb99 	.word	0x0000cb99

00009efc <grid_sys_dma_rx_init_one>:

}



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    9efc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9efe:	b083      	sub	sp, #12
    9f00:	4605      	mov	r5, r0
    9f02:	460f      	mov	r7, r1
    9f04:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    9f06:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    9f08:	6843      	ldr	r3, [r0, #4]
    9f0a:	6a19      	ldr	r1, [r3, #32]
    9f0c:	3128      	adds	r1, #40	; 0x28
    9f0e:	4620      	mov	r0, r4
    9f10:	4b0e      	ldr	r3, [pc, #56]	; (9f4c <grid_sys_dma_rx_init_one+0x50>)
    9f12:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    9f14:	f505 519d 	add.w	r1, r5, #5024	; 0x13a0
    9f18:	3114      	adds	r1, #20
    9f1a:	4620      	mov	r0, r4
    9f1c:	4b0c      	ldr	r3, [pc, #48]	; (9f50 <grid_sys_dma_rx_init_one+0x54>)
    9f1e:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    9f20:	4639      	mov	r1, r7
    9f22:	4620      	mov	r0, r4
    9f24:	4b0b      	ldr	r3, [pc, #44]	; (9f54 <grid_sys_dma_rx_init_one+0x58>)
    9f26:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    9f28:	4621      	mov	r1, r4
    9f2a:	a801      	add	r0, sp, #4
    9f2c:	4b0a      	ldr	r3, [pc, #40]	; (9f58 <grid_sys_dma_rx_init_one+0x5c>)
    9f2e:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    9f30:	9b01      	ldr	r3, [sp, #4]
    9f32:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    9f34:	2201      	movs	r2, #1
    9f36:	2100      	movs	r1, #0
    9f38:	4620      	mov	r0, r4
    9f3a:	4b08      	ldr	r3, [pc, #32]	; (9f5c <grid_sys_dma_rx_init_one+0x60>)
    9f3c:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    9f3e:	2100      	movs	r1, #0
    9f40:	4620      	mov	r0, r4
    9f42:	4b07      	ldr	r3, [pc, #28]	; (9f60 <grid_sys_dma_rx_init_one+0x64>)
    9f44:	4798      	blx	r3
	

}
    9f46:	b003      	add	sp, #12
    9f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f4a:	bf00      	nop
    9f4c:	0000d94d 	.word	0x0000d94d
    9f50:	0000d93d 	.word	0x0000d93d
    9f54:	0000d979 	.word	0x0000d979
    9f58:	0000da11 	.word	0x0000da11
    9f5c:	0000d8e9 	.word	0x0000d8e9
    9f60:	0000d9d1 	.word	0x0000d9d1

00009f64 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    9f64:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    9f66:	4a10      	ldr	r2, [pc, #64]	; (9fa8 <grid_sys_dma_rx_init+0x44>)
    9f68:	f241 3188 	movw	r1, #5000	; 0x1388
    9f6c:	480f      	ldr	r0, [pc, #60]	; (9fac <grid_sys_dma_rx_init+0x48>)
    9f6e:	4c10      	ldr	r4, [pc, #64]	; (9fb0 <grid_sys_dma_rx_init+0x4c>)
    9f70:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    9f72:	4a10      	ldr	r2, [pc, #64]	; (9fb4 <grid_sys_dma_rx_init+0x50>)
    9f74:	f241 3188 	movw	r1, #5000	; 0x1388
    9f78:	480f      	ldr	r0, [pc, #60]	; (9fb8 <grid_sys_dma_rx_init+0x54>)
    9f7a:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    9f7c:	4a0f      	ldr	r2, [pc, #60]	; (9fbc <grid_sys_dma_rx_init+0x58>)
    9f7e:	f241 3188 	movw	r1, #5000	; 0x1388
    9f82:	480f      	ldr	r0, [pc, #60]	; (9fc0 <grid_sys_dma_rx_init+0x5c>)
    9f84:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    9f86:	4a0f      	ldr	r2, [pc, #60]	; (9fc4 <grid_sys_dma_rx_init+0x60>)
    9f88:	f241 3188 	movw	r1, #5000	; 0x1388
    9f8c:	480e      	ldr	r0, [pc, #56]	; (9fc8 <grid_sys_dma_rx_init+0x64>)
    9f8e:	47a0      	blx	r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    9f90:	4b0e      	ldr	r3, [pc, #56]	; (9fcc <grid_sys_dma_rx_init+0x68>)
    9f92:	2200      	movs	r2, #0
    9f94:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    9f98:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    9f9c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    9fa0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    9fa4:	bd10      	pop	{r4, pc}
    9fa6:	bf00      	nop
    9fa8:	00009d95 	.word	0x00009d95
    9fac:	200013a8 	.word	0x200013a8
    9fb0:	00009efd 	.word	0x00009efd
    9fb4:	00009d81 	.word	0x00009d81
    9fb8:	20010f38 	.word	0x20010f38
    9fbc:	00009d6d 	.word	0x00009d6d
    9fc0:	2000af9c 	.word	0x2000af9c
    9fc4:	00009d59 	.word	0x00009d59
    9fc8:	20007b9c 	.word	0x20007b9c
    9fcc:	e000e100 	.word	0xe000e100

00009fd0 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    9fd0:	b510      	push	{r4, lr}
	
	mod->uptime = 0;
    9fd2:	2300      	movs	r3, #0
    9fd4:	6003      	str	r3, [r0, #0]
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    9fd6:	4a1c      	ldr	r2, [pc, #112]	; (a048 <grid_sys_init+0x78>)
    9fd8:	7812      	ldrb	r2, [r2, #0]
	mod->reset_cause = hri_rstc_read_RCAUSE_reg(RSTC);
    9fda:	7102      	strb	r2, [r0, #4]
	
	
	mod->bank_color_r[0] = 0;
    9fdc:	75c3      	strb	r3, [r0, #23]
	mod->bank_color_g[0] = 100;
    9fde:	2164      	movs	r1, #100	; 0x64
    9fe0:	76c1      	strb	r1, [r0, #27]
	mod->bank_color_b[0] = 200;
    9fe2:	22c8      	movs	r2, #200	; 0xc8
    9fe4:	77c2      	strb	r2, [r0, #31]
	
	mod->bank_color_r[1] = 200;
    9fe6:	7602      	strb	r2, [r0, #24]
	mod->bank_color_g[1] = 100;
    9fe8:	7701      	strb	r1, [r0, #28]
	mod->bank_color_b[1] = 0;
    9fea:	f880 3020 	strb.w	r3, [r0, #32]
		
	mod->bank_color_r[2] = 50;
    9fee:	2432      	movs	r4, #50	; 0x32
    9ff0:	7644      	strb	r4, [r0, #25]
	mod->bank_color_g[2] = 200;
    9ff2:	7742      	strb	r2, [r0, #29]
	mod->bank_color_b[2] = 50;
    9ff4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
	
	mod->bank_color_r[3] = 100;
    9ff8:	7681      	strb	r1, [r0, #26]
	mod->bank_color_g[3] = 0;
    9ffa:	7783      	strb	r3, [r0, #30]
	mod->bank_color_b[3] = 200;
    9ffc:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	
	mod->bank_enabled[0] = 1;
    a000:	2201      	movs	r2, #1
    a002:	74c2      	strb	r2, [r0, #19]
	mod->bank_enabled[1] = 1;
    a004:	7502      	strb	r2, [r0, #20]
	mod->bank_enabled[2] = 1;
    a006:	7542      	strb	r2, [r0, #21]
	mod->bank_enabled[3] = 1;
    a008:	7582      	strb	r2, [r0, #22]
	
	mod->bank_activebank_color_r = 0;
    a00a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	mod->bank_activebank_color_g = 0;
    a00e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	mod->bank_activebank_color_b = 0;
    a012:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
	
	mod->mapmodestate = 1;
    a016:	7402      	strb	r2, [r0, #16]
	
	mod->bank_active_changed = 0;
    a018:	7443      	strb	r3, [r0, #17]
	mod->bank_setting_changed_flag = 0;
    a01a:	7483      	strb	r3, [r0, #18]
	
	mod->bank_init_flag = 0;
    a01c:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27


	mod->bank_activebank_number = 0;
    a020:	73c3      	strb	r3, [r0, #15]

	
	if (banknumber == 255){
			
		//mod->bank_activebank_number = 0;
		mod->bank_activebank_valid = 0;
    a022:	490a      	ldr	r1, [pc, #40]	; (a04c <grid_sys_init+0x7c>)
    a024:	f881 3023 	strb.w	r3, [r1, #35]	; 0x23
		
		mod->bank_active_changed = 1;
    a028:	744a      	strb	r2, [r1, #17]
				
		mod->bank_activebank_color_r = 127;
    a02a:	237f      	movs	r3, #127	; 0x7f
    a02c:	f881 3024 	strb.w	r3, [r1, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
    a030:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
		mod->bank_activebank_color_b = 127;
    a034:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
	grid_port_init_all();
    a038:	4b05      	ldr	r3, [pc, #20]	; (a050 <grid_sys_init+0x80>)
    a03a:	4798      	blx	r3
	grid_sys_uart_init();
    a03c:	4b05      	ldr	r3, [pc, #20]	; (a054 <grid_sys_init+0x84>)
    a03e:	4798      	blx	r3
	grid_sys_dma_rx_init();
    a040:	4b05      	ldr	r3, [pc, #20]	; (a058 <grid_sys_init+0x88>)
    a042:	4798      	blx	r3
    a044:	bd10      	pop	{r4, pc}
    a046:	bf00      	nop
    a048:	40000c00 	.word	0x40000c00
    a04c:	20007260 	.word	0x20007260
    a050:	00006c1d 	.word	0x00006c1d
    a054:	00009da9 	.word	0x00009da9
    a058:	00009f65 	.word	0x00009f65

0000a05c <grid_sys_bank_enable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    a05c:	2903      	cmp	r1, #3
    a05e:	d802      	bhi.n	a066 <grid_sys_bank_enable+0xa>
		mod->bank_enabled[banknumber] = 1;
    a060:	4408      	add	r0, r1
    a062:	2301      	movs	r3, #1
    a064:	74c3      	strb	r3, [r0, #19]
}
    a066:	4770      	bx	lr

0000a068 <grid_sys_bank_disable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    a068:	2903      	cmp	r1, #3
    a06a:	d802      	bhi.n	a072 <grid_sys_bank_disable+0xa>
		mod->bank_enabled[banknumber] = 0;
    a06c:	4408      	add	r0, r1
    a06e:	2300      	movs	r3, #0
    a070:	74c3      	strb	r3, [r0, #19]
}
    a072:	4770      	bx	lr

0000a074 <grid_sys_bank_set_color>:
	if (banknumber>GRID_SYS_BANK_MAXNUMBER){
    a074:	2904      	cmp	r1, #4
    a076:	d901      	bls.n	a07c <grid_sys_bank_set_color+0x8>
		return false;
    a078:	2000      	movs	r0, #0
    a07a:	4770      	bx	lr
	mod->bank_color_r[banknumber] = ((rgb&0x00FF0000)>>16);
    a07c:	4408      	add	r0, r1
    a07e:	0c13      	lsrs	r3, r2, #16
    a080:	75c3      	strb	r3, [r0, #23]
	mod->bank_color_g[banknumber] = ((rgb&0x0000FF00)>>8);
    a082:	0a13      	lsrs	r3, r2, #8
    a084:	76c3      	strb	r3, [r0, #27]
	mod->bank_color_b[banknumber] = ((rgb&0x000000FF)>>0);
    a086:	77c2      	strb	r2, [r0, #31]
}
    a088:	4770      	bx	lr

0000a08a <grid_sys_get_bank_num>:
}
    a08a:	7bc0      	ldrb	r0, [r0, #15]
    a08c:	4770      	bx	lr

0000a08e <grid_sys_get_bank_valid>:
}
    a08e:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
    a092:	4770      	bx	lr

0000a094 <grid_sys_get_bank_red>:
}
    a094:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
    a098:	4770      	bx	lr

0000a09a <grid_sys_get_bank_gre>:
}
    a09a:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
    a09e:	4770      	bx	lr

0000a0a0 <grid_sys_get_bank_blu>:
}
    a0a0:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
    a0a4:	4770      	bx	lr

0000a0a6 <grid_sys_get_bank_next>:
uint8_t grid_sys_get_bank_next(struct grid_sys_model* mod){
    a0a6:	b430      	push	{r4, r5}
	return mod->bank_activebank_number;
    a0a8:	7bc4      	ldrb	r4, [r0, #15]
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    a0aa:	1c63      	adds	r3, r4, #1
    a0ac:	425a      	negs	r2, r3
    a0ae:	f003 0303 	and.w	r3, r3, #3
    a0b2:	f002 0203 	and.w	r2, r2, #3
    a0b6:	bf58      	it	pl
    a0b8:	4253      	negpl	r3, r2
		if (mod->bank_enabled[bank_check] == 1){
    a0ba:	fa50 f283 	uxtab	r2, r0, r3
    a0be:	7cd2      	ldrb	r2, [r2, #19]
    a0c0:	2a01      	cmp	r2, #1
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    a0c2:	bf08      	it	eq
    a0c4:	b2dc      	uxtbeq	r4, r3
		if (mod->bank_enabled[bank_check] == 1){
    a0c6:	d010      	beq.n	a0ea <grid_sys_get_bank_next+0x44>
    a0c8:	1ca3      	adds	r3, r4, #2
    a0ca:	1d65      	adds	r5, r4, #5
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    a0cc:	4259      	negs	r1, r3
    a0ce:	f003 0203 	and.w	r2, r3, #3
    a0d2:	f001 0103 	and.w	r1, r1, #3
    a0d6:	bf58      	it	pl
    a0d8:	424a      	negpl	r2, r1
		if (mod->bank_enabled[bank_check] == 1){
    a0da:	fa50 f182 	uxtab	r1, r0, r2
    a0de:	7cc9      	ldrb	r1, [r1, #19]
    a0e0:	2901      	cmp	r1, #1
    a0e2:	d005      	beq.n	a0f0 <grid_sys_get_bank_next+0x4a>
    a0e4:	3301      	adds	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    a0e6:	42ab      	cmp	r3, r5
    a0e8:	d1f0      	bne.n	a0cc <grid_sys_get_bank_next+0x26>
}
    a0ea:	4620      	mov	r0, r4
    a0ec:	bc30      	pop	{r4, r5}
    a0ee:	4770      	bx	lr
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    a0f0:	b2d4      	uxtb	r4, r2
    a0f2:	e7fa      	b.n	a0ea <grid_sys_get_bank_next+0x44>

0000a0f4 <grid_sys_get_bank_number_of_first_valid>:
uint8_t grid_sys_get_bank_number_of_first_valid(struct grid_sys_model* mod){
    a0f4:	4603      	mov	r3, r0
		if (mod->bank_enabled[i] == 1){
    a0f6:	7cc2      	ldrb	r2, [r0, #19]
    a0f8:	2a01      	cmp	r2, #1
    a0fa:	d00d      	beq.n	a118 <grid_sys_get_bank_number_of_first_valid+0x24>
    a0fc:	7d00      	ldrb	r0, [r0, #20]
    a0fe:	2801      	cmp	r0, #1
    a100:	d00b      	beq.n	a11a <grid_sys_get_bank_number_of_first_valid+0x26>
    a102:	7d5a      	ldrb	r2, [r3, #21]
    a104:	2a01      	cmp	r2, #1
    a106:	d005      	beq.n	a114 <grid_sys_get_bank_number_of_first_valid+0x20>
    a108:	7d9b      	ldrb	r3, [r3, #22]
    a10a:	2b01      	cmp	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    a10c:	bf14      	ite	ne
    a10e:	20ff      	movne	r0, #255	; 0xff
    a110:	2003      	moveq	r0, #3
    a112:	4770      	bx	lr
    a114:	2002      	movs	r0, #2
    a116:	4770      	bx	lr
    a118:	2000      	movs	r0, #0
}
    a11a:	4770      	bx	lr

0000a11c <grid_sys_set_bank>:
	if (banknumber == 255){
    a11c:	29ff      	cmp	r1, #255	; 0xff
    a11e:	d009      	beq.n	a134 <grid_sys_set_bank+0x18>

		
	}
	else if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    a120:	2903      	cmp	r1, #3
    a122:	d806      	bhi.n	a132 <grid_sys_set_bank+0x16>
							
							
		mod->bank_init_flag = 1;
    a124:	2301      	movs	r3, #1
    a126:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
		
		
		if (mod->bank_enabled[banknumber] == 1){
    a12a:	1843      	adds	r3, r0, r1
    a12c:	7cdb      	ldrb	r3, [r3, #19]
    a12e:	2b01      	cmp	r3, #1
    a130:	d00d      	beq.n	a14e <grid_sys_set_bank+0x32>
    a132:	4770      	bx	lr
		mod->bank_activebank_valid = 0;
    a134:	2300      	movs	r3, #0
    a136:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
		mod->bank_active_changed = 1;
    a13a:	2301      	movs	r3, #1
    a13c:	7443      	strb	r3, [r0, #17]
		mod->bank_activebank_color_r = 127;
    a13e:	237f      	movs	r3, #127	; 0x7f
    a140:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
    a144:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
		mod->bank_activebank_color_b = 127;
    a148:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
    a14c:	4770      	bx	lr
			
			mod->bank_activebank_number = banknumber;
    a14e:	73c1      	strb	r1, [r0, #15]
			mod->bank_activebank_valid = 1;
    a150:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
			
			mod->bank_active_changed = 1;
    a154:	7443      	strb	r3, [r0, #17]
			
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
    a156:	4401      	add	r1, r0
    a158:	7dcb      	ldrb	r3, [r1, #23]
    a15a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
    a15e:	7ecb      	ldrb	r3, [r1, #27]
    a160:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    a164:	7fcb      	ldrb	r3, [r1, #31]
    a166:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
		//grid_debug_print_text("Invalid Bank Number");	
				
	}

	
}
    a16a:	e7e2      	b.n	a132 <grid_sys_set_bank+0x16>

0000a16c <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    a16c:	6a80      	ldr	r0, [r0, #40]	; 0x28
    a16e:	4770      	bx	lr

0000a170 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    a170:	6a80      	ldr	r0, [r0, #40]	; 0x28
	
	

}
    a172:	1a40      	subs	r0, r0, r1
    a174:	4770      	bx	lr

0000a176 <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	
	mod->realtime++;
    a176:	6a83      	ldr	r3, [r0, #40]	; 0x28
    a178:	3301      	adds	r3, #1
    a17a:	6283      	str	r3, [r0, #40]	; 0x28
	if (mod->uptime != -1){
    a17c:	6803      	ldr	r3, [r0, #0]
    a17e:	f1b3 3fff 	cmp.w	r3, #4294967295
		mod->uptime++;
    a182:	bf1c      	itt	ne
    a184:	3301      	addne	r3, #1
    a186:	6003      	strne	r3, [r0, #0]
    a188:	4770      	bx	lr

0000a18a <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    a18a:	7b80      	ldrb	r0, [r0, #14]
    a18c:	4770      	bx	lr

0000a18e <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    a18e:	2300      	movs	r3, #0
    a190:	7383      	strb	r3, [r0, #14]
    a192:	4770      	bx	lr

0000a194 <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    a194:	7b03      	ldrb	r3, [r0, #12]
    a196:	b123      	cbz	r3, a1a2 <grid_sys_alert_get_color_intensity+0xe>
		
		return (250-abs(mod->alert_state/2-250))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    a198:	2b01      	cmp	r3, #1
    a19a:	d00f      	beq.n	a1bc <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    a19c:	2b02      	cmp	r3, #2
    a19e:	d015      	beq.n	a1cc <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    a1a0:	4770      	bx	lr
		return (250-abs(mod->alert_state/2-250))/2;
    a1a2:	8940      	ldrh	r0, [r0, #10]
    a1a4:	0840      	lsrs	r0, r0, #1
    a1a6:	38fa      	subs	r0, #250	; 0xfa
    a1a8:	2800      	cmp	r0, #0
    a1aa:	bfb8      	it	lt
    a1ac:	4240      	neglt	r0, r0
    a1ae:	f1c0 00fa 	rsb	r0, r0, #250	; 0xfa
    a1b2:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    a1b6:	f3c0 0047 	ubfx	r0, r0, #1, #8
    a1ba:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    a1bc:	8940      	ldrh	r0, [r0, #10]
    a1be:	4b06      	ldr	r3, [pc, #24]	; (a1d8 <grid_sys_alert_get_color_intensity+0x44>)
    a1c0:	fba3 3000 	umull	r3, r0, r3, r0
    a1c4:	f340 1000 	sbfx	r0, r0, #4, #1
    a1c8:	b2c0      	uxtb	r0, r0
    a1ca:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    a1cc:	8940      	ldrh	r0, [r0, #10]
    a1ce:	2864      	cmp	r0, #100	; 0x64
    a1d0:	bf8c      	ite	hi
    a1d2:	20ff      	movhi	r0, #255	; 0xff
    a1d4:	2000      	movls	r0, #0
    a1d6:	4770      	bx	lr
    a1d8:	10624dd3 	.word	0x10624dd3

0000a1dc <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    a1dc:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    a1de:	2401      	movs	r4, #1
    a1e0:	7384      	strb	r4, [r0, #14]
	mod->alert_color_red = red;
    a1e2:	7181      	strb	r1, [r0, #6]
	mod->alert_color_green = green;
    a1e4:	71c2      	strb	r2, [r0, #7]
	mod->alert_color_blue = blue;
    a1e6:	7203      	strb	r3, [r0, #8]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    a1e8:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    a1ec:	8143      	strh	r3, [r0, #10]
	mod->alert_style = style;
    a1ee:	f89d 3004 	ldrb.w	r3, [sp, #4]
    a1f2:	7303      	strb	r3, [r0, #12]
	
}
    a1f4:	f85d 4b04 	ldr.w	r4, [sp], #4
    a1f8:	4770      	bx	lr

0000a1fa <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    a1fa:	7980      	ldrb	r0, [r0, #6]
    a1fc:	4770      	bx	lr

0000a1fe <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    a1fe:	79c0      	ldrb	r0, [r0, #7]
    a200:	4770      	bx	lr

0000a202 <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    a202:	7a00      	ldrb	r0, [r0, #8]
    a204:	4770      	bx	lr

0000a206 <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    a206:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    a208:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    a20c:	b2d8      	uxtb	r0, r3
    a20e:	2809      	cmp	r0, #9
    a210:	d90d      	bls.n	a22e <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    a212:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    a216:	b2db      	uxtb	r3, r3
    a218:	2b05      	cmp	r3, #5
    a21a:	d903      	bls.n	a224 <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    a21c:	b131      	cbz	r1, a22c <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    a21e:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    a220:	2000      	movs	r0, #0
    a222:	4770      	bx	lr
		result = ascii - 97 + 10;
    a224:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    a228:	b2c0      	uxtb	r0, r0
    a22a:	4770      	bx	lr
	uint8_t result = 0;
    a22c:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    a22e:	4770      	bx	lr

0000a230 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    a230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    a234:	b1c1      	cbz	r1, a268 <grid_sys_read_hex_string_value+0x38>
    a236:	4690      	mov	r8, r2
    a238:	1e45      	subs	r5, r0, #1
    a23a:	1e4b      	subs	r3, r1, #1
    a23c:	009c      	lsls	r4, r3, #2
    a23e:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    a242:	3f02      	subs	r7, #2
    a244:	b2db      	uxtb	r3, r3
    a246:	1aff      	subs	r7, r7, r3
    a248:	00bf      	lsls	r7, r7, #2
    a24a:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    a24c:	f8df 901c 	ldr.w	r9, [pc, #28]	; a26c <grid_sys_read_hex_string_value+0x3c>
    a250:	4641      	mov	r1, r8
    a252:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    a256:	47c8      	blx	r9
    a258:	40a0      	lsls	r0, r4
    a25a:	4406      	add	r6, r0
    a25c:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    a25e:	42bc      	cmp	r4, r7
    a260:	d1f6      	bne.n	a250 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    a262:	4630      	mov	r0, r6
    a264:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    a268:	2600      	movs	r6, #0
	return result;
    a26a:	e7fa      	b.n	a262 <grid_sys_read_hex_string_value+0x32>
    a26c:	0000a207 	.word	0x0000a207

0000a270 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    a270:	b530      	push	{r4, r5, lr}
    a272:	b085      	sub	sp, #20
    a274:	4605      	mov	r5, r0
    a276:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    a278:	4909      	ldr	r1, [pc, #36]	; (a2a0 <grid_sys_write_hex_string_value+0x30>)
    a27a:	a801      	add	r0, sp, #4
    a27c:	4b09      	ldr	r3, [pc, #36]	; (a2a4 <grid_sys_write_hex_string_value+0x34>)
    a27e:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    a280:	b164      	cbz	r4, a29c <grid_sys_write_hex_string_value+0x2c>
    a282:	ab04      	add	r3, sp, #16
    a284:	1b1a      	subs	r2, r3, r4
    a286:	3a05      	subs	r2, #5
    a288:	1e6b      	subs	r3, r5, #1
    a28a:	1e60      	subs	r0, r4, #1
    a28c:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    a290:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    a294:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    a298:	4283      	cmp	r3, r0
    a29a:	d1f9      	bne.n	a290 <grid_sys_write_hex_string_value+0x20>
	}

}
    a29c:	b005      	add	sp, #20
    a29e:	bd30      	pop	{r4, r5, pc}
    a2a0:	00014868 	.word	0x00014868
    a2a4:	0001340d 	.word	0x0001340d

0000a2a8 <grid_sys_get_id>:



uint32_t grid_sys_get_id(uint32_t* return_array){
			
	return_array[0] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_0);
    a2a8:	4b06      	ldr	r3, [pc, #24]	; (a2c4 <grid_sys_get_id+0x1c>)
    a2aa:	681b      	ldr	r3, [r3, #0]
    a2ac:	6003      	str	r3, [r0, #0]
	return_array[1] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_1);
    a2ae:	4b06      	ldr	r3, [pc, #24]	; (a2c8 <grid_sys_get_id+0x20>)
    a2b0:	681b      	ldr	r3, [r3, #0]
    a2b2:	6043      	str	r3, [r0, #4]
	return_array[2] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_2);
    a2b4:	4b05      	ldr	r3, [pc, #20]	; (a2cc <grid_sys_get_id+0x24>)
    a2b6:	681b      	ldr	r3, [r3, #0]
    a2b8:	6083      	str	r3, [r0, #8]
	return_array[3] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_3);
    a2ba:	4b05      	ldr	r3, [pc, #20]	; (a2d0 <grid_sys_get_id+0x28>)
    a2bc:	681b      	ldr	r3, [r3, #0]
    a2be:	60c3      	str	r3, [r0, #12]
	
	return 1;
	
}
    a2c0:	2001      	movs	r0, #1
    a2c2:	4770      	bx	lr
    a2c4:	008061fc 	.word	0x008061fc
    a2c8:	00806010 	.word	0x00806010
    a2cc:	00806014 	.word	0x00806014
    a2d0:	00806018 	.word	0x00806018

0000a2d4 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    a2d4:	4b34      	ldr	r3, [pc, #208]	; (a3a8 <grid_sys_get_hwcfg+0xd4>)
    a2d6:	681b      	ldr	r3, [r3, #0]
    a2d8:	f1b3 3fff 	cmp.w	r3, #4294967295
    a2dc:	d002      	beq.n	a2e4 <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    a2de:	4b32      	ldr	r3, [pc, #200]	; (a3a8 <grid_sys_get_hwcfg+0xd4>)
    a2e0:	6818      	ldr	r0, [r3, #0]
    a2e2:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    a2e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a2e8:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    a2ea:	4b30      	ldr	r3, [pc, #192]	; (a3ac <grid_sys_get_hwcfg+0xd8>)
    a2ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a2f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    a2f4:	492e      	ldr	r1, [pc, #184]	; (a3b0 <grid_sys_get_hwcfg+0xdc>)
    a2f6:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    a2fa:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    a2fe:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    a302:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    a306:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    a30a:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    a30e:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    a312:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    a316:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    a31a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    a31e:	4925      	ldr	r1, [pc, #148]	; (a3b4 <grid_sys_get_hwcfg+0xe0>)
    a320:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    a324:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    a328:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    a32c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    a330:	2001      	movs	r0, #1
    a332:	4b21      	ldr	r3, [pc, #132]	; (a3b8 <grid_sys_get_hwcfg+0xe4>)
    a334:	4798      	blx	r3
    a336:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    a338:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    a33a:	4d1c      	ldr	r5, [pc, #112]	; (a3ac <grid_sys_get_hwcfg+0xd8>)
    a33c:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    a340:	4f1d      	ldr	r7, [pc, #116]	; (a3b8 <grid_sys_get_hwcfg+0xe4>)
    a342:	e00c      	b.n	a35e <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    a344:	2e07      	cmp	r6, #7
    a346:	d027      	beq.n	a398 <grid_sys_get_hwcfg+0xc4>
    a348:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    a34c:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    a350:	2001      	movs	r0, #1
    a352:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    a354:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    a358:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    a35a:	2e08      	cmp	r6, #8
    a35c:	d01c      	beq.n	a398 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    a35e:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    a362:	2001      	movs	r0, #1
    a364:	47b8      	blx	r7
	CRITICAL_SECTION_ENTER();
    a366:	a801      	add	r0, sp, #4
    a368:	4b14      	ldr	r3, [pc, #80]	; (a3bc <grid_sys_get_hwcfg+0xe8>)
    a36a:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    a36c:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    a370:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    a374:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    a378:	405c      	eors	r4, r3
    a37a:	4014      	ands	r4, r2
    a37c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    a37e:	a801      	add	r0, sp, #4
    a380:	4b0f      	ldr	r3, [pc, #60]	; (a3c0 <grid_sys_get_hwcfg+0xec>)
    a382:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    a384:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    a388:	d0dc      	beq.n	a344 <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    a38a:	2301      	movs	r3, #1
    a38c:	40b3      	lsls	r3, r6
    a38e:	ea43 0808 	orr.w	r8, r3, r8
    a392:	fa5f f888 	uxtb.w	r8, r8
    a396:	e7d5      	b.n	a344 <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    a398:	4b03      	ldr	r3, [pc, #12]	; (a3a8 <grid_sys_get_hwcfg+0xd4>)
    a39a:	f8c3 8000 	str.w	r8, [r3]
}
    a39e:	4b02      	ldr	r3, [pc, #8]	; (a3a8 <grid_sys_get_hwcfg+0xd4>)
    a3a0:	6818      	ldr	r0, [r3, #0]
    a3a2:	b003      	add	sp, #12
    a3a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    a3a8:	20000344 	.word	0x20000344
    a3ac:	41008000 	.word	0x41008000
    a3b0:	40002000 	.word	0x40002000
    a3b4:	40028000 	.word	0x40028000
    a3b8:	0000c259 	.word	0x0000c259
    a3bc:	0000c1fd 	.word	0x0000c1fd
    a3c0:	0000c20b 	.word	0x0000c20b

0000a3c4 <grid_msg_calculate_checksum_of_packet_string>:
}

uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    a3c4:	2903      	cmp	r1, #3
    a3c6:	d009      	beq.n	a3dc <grid_msg_calculate_checksum_of_packet_string+0x18>
    a3c8:	1e43      	subs	r3, r0, #1
    a3ca:	3904      	subs	r1, #4
    a3cc:	4401      	add	r1, r0
    a3ce:	2000      	movs	r0, #0
		checksum ^= str[i];
    a3d0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    a3d4:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    a3d6:	428b      	cmp	r3, r1
    a3d8:	d1fa      	bne.n	a3d0 <grid_msg_calculate_checksum_of_packet_string+0xc>
    a3da:	4770      	bx	lr
	uint8_t checksum = 0;
    a3dc:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    a3de:	4770      	bx	lr

0000a3e0 <grid_msg_checksum_read>:
	return checksum;
	
}


uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    a3e0:	b500      	push	{lr}
    a3e2:	b083      	sub	sp, #12
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    a3e4:	1ecb      	subs	r3, r1, #3
    a3e6:	f10d 0207 	add.w	r2, sp, #7
    a3ea:	2102      	movs	r1, #2
    a3ec:	4418      	add	r0, r3
    a3ee:	4b03      	ldr	r3, [pc, #12]	; (a3fc <grid_msg_checksum_read+0x1c>)
    a3f0:	4798      	blx	r3
}
    a3f2:	b2c0      	uxtb	r0, r0
    a3f4:	b003      	add	sp, #12
    a3f6:	f85d fb04 	ldr.w	pc, [sp], #4
    a3fa:	bf00      	nop
    a3fc:	0000a231 	.word	0x0000a231

0000a400 <grid_msg_checksum_write>:

void grid_msg_checksum_write(uint8_t* message, uint32_t length, uint8_t checksum){
    a400:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    a402:	1ecb      	subs	r3, r1, #3
    a404:	2102      	movs	r1, #2
    a406:	4418      	add	r0, r3
    a408:	4b01      	ldr	r3, [pc, #4]	; (a410 <grid_msg_checksum_write+0x10>)
    a40a:	4798      	blx	r3
    a40c:	bd08      	pop	{r3, pc}
    a40e:	bf00      	nop
    a410:	0000a271 	.word	0x0000a271

0000a414 <grid_msg_get_parameter>:
}


// MESSAGE PARAMETER FUNCTIONS

uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    a414:	b510      	push	{r4, lr}
    a416:	4614      	mov	r4, r2
		
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    a418:	4408      	add	r0, r1
    a41a:	461a      	mov	r2, r3
    a41c:	4621      	mov	r1, r4
    a41e:	4b01      	ldr	r3, [pc, #4]	; (a424 <grid_msg_get_parameter+0x10>)
    a420:	4798      	blx	r3
}
    a422:	bd10      	pop	{r4, pc}
    a424:	0000a231 	.word	0x0000a231

0000a428 <grid_msg_set_parameter>:

uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    a428:	b510      	push	{r4, lr}
    a42a:	4614      	mov	r4, r2
	
	grid_sys_write_hex_string_value(&message[offset], length, value);
    a42c:	4408      	add	r0, r1
    a42e:	461a      	mov	r2, r3
    a430:	4621      	mov	r1, r4
    a432:	4b01      	ldr	r3, [pc, #4]	; (a438 <grid_msg_set_parameter+0x10>)
    a434:	4798      	blx	r3
	
}
    a436:	bd10      	pop	{r4, pc}
    a438:	0000a271 	.word	0x0000a271

0000a43c <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    a43c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    a43e:	4299      	cmp	r1, r3
    a440:	d00d      	beq.n	a45e <grid_msg_find_recent+0x22>
    a442:	2301      	movs	r3, #1
    a444:	f003 021f 	and.w	r2, r3, #31
    a448:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    a44c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    a44e:	428a      	cmp	r2, r1
    a450:	d007      	beq.n	a462 <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    a452:	3301      	adds	r3, #1
    a454:	b2db      	uxtb	r3, r3
    a456:	2b20      	cmp	r3, #32
    a458:	d1f4      	bne.n	a444 <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    a45a:	2000      	movs	r0, #0
    a45c:	4770      	bx	lr
			return 1;
    a45e:	2001      	movs	r0, #1
    a460:	4770      	bx	lr
    a462:	2001      	movs	r0, #1
}
    a464:	4770      	bx	lr

0000a466 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    a466:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
    a46a:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    a46c:	f003 031f 	and.w	r3, r3, #31
    a470:	f880 30ac 	strb.w	r3, [r0, #172]	; 0xac
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    a474:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    a478:	62c1      	str	r1, [r0, #44]	; 0x2c
    a47a:	4770      	bx	lr

0000a47c <grid_ui_model_init>:
	}
	
}


void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    a47c:	b538      	push	{r3, r4, r5, lr}
    a47e:	4604      	mov	r4, r0
    a480:	460d      	mov	r5, r1
	
	mod->status = GRID_UI_STATUS_INITIALIZED;
    a482:	2301      	movs	r3, #1
    a484:	7003      	strb	r3, [r0, #0]
	
	mod->bank_list_length = bank_list_length;	
    a486:	7041      	strb	r1, [r0, #1]
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    a488:	0108      	lsls	r0, r1, #4
    a48a:	4b09      	ldr	r3, [pc, #36]	; (a4b0 <grid_ui_model_init+0x34>)
    a48c:	4798      	blx	r3
    a48e:	6060      	str	r0, [r4, #4]
	
	for(uint8_t i=0; i<bank_list_length; i++){
    a490:	b16d      	cbz	r5, a4ae <grid_ui_model_init+0x32>
    a492:	1e69      	subs	r1, r5, #1
    a494:	b2c9      	uxtb	r1, r1
    a496:	3101      	adds	r1, #1
    a498:	0109      	lsls	r1, r1, #4
    a49a:	2300      	movs	r3, #0
		
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    a49c:	4618      	mov	r0, r3
    a49e:	6862      	ldr	r2, [r4, #4]
    a4a0:	54d0      	strb	r0, [r2, r3]
		mod->bank_list[i].element_list_length = 0;
    a4a2:	6862      	ldr	r2, [r4, #4]
    a4a4:	441a      	add	r2, r3
    a4a6:	7250      	strb	r0, [r2, #9]
    a4a8:	3310      	adds	r3, #16
	for(uint8_t i=0; i<bank_list_length; i++){
    a4aa:	428b      	cmp	r3, r1
    a4ac:	d1f7      	bne.n	a49e <grid_ui_model_init+0x22>
    a4ae:	bd38      	pop	{r3, r4, r5, pc}
    a4b0:	00012f1d 	.word	0x00012f1d

0000a4b4 <grid_ui_bank_init>:
		
	}
	
}

void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    a4b4:	b538      	push	{r3, r4, r5, lr}
    a4b6:	4615      	mov	r5, r2
	
	struct grid_ui_bank* bank = &parent->bank_list[index];
    a4b8:	010b      	lsls	r3, r1, #4
    a4ba:	6842      	ldr	r2, [r0, #4]
    a4bc:	18d4      	adds	r4, r2, r3
	bank->parent = parent;
    a4be:	6060      	str	r0, [r4, #4]
	bank->index = index;
    a4c0:	7221      	strb	r1, [r4, #8]
	
	
	bank->status = GRID_UI_STATUS_INITIALIZED;
    a4c2:	2101      	movs	r1, #1
    a4c4:	54d1      	strb	r1, [r2, r3]
	
	bank->element_list_length = element_list_length;
    a4c6:	7265      	strb	r5, [r4, #9]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    a4c8:	2064      	movs	r0, #100	; 0x64
    a4ca:	fb00 f005 	mul.w	r0, r0, r5
    a4ce:	4b0a      	ldr	r3, [pc, #40]	; (a4f8 <grid_ui_bank_init+0x44>)
    a4d0:	4798      	blx	r3
    a4d2:	60e0      	str	r0, [r4, #12]
	
	for(uint8_t i=0; i<element_list_length; i++){
    a4d4:	b17d      	cbz	r5, a4f6 <grid_ui_bank_init+0x42>
    a4d6:	3d01      	subs	r5, #1
    a4d8:	b2ed      	uxtb	r5, r5
    a4da:	2064      	movs	r0, #100	; 0x64
    a4dc:	fb05 0000 	mla	r0, r5, r0, r0
    a4e0:	2300      	movs	r3, #0
		
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    a4e2:	4619      	mov	r1, r3
    a4e4:	68e2      	ldr	r2, [r4, #12]
    a4e6:	54d1      	strb	r1, [r2, r3]
		bank->element_list[i].event_list_length = 0;
    a4e8:	68e2      	ldr	r2, [r4, #12]
    a4ea:	441a      	add	r2, r3
    a4ec:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
    a4f0:	3364      	adds	r3, #100	; 0x64
	for(uint8_t i=0; i<element_list_length; i++){
    a4f2:	4283      	cmp	r3, r0
    a4f4:	d1f6      	bne.n	a4e4 <grid_ui_bank_init+0x30>
    a4f6:	bd38      	pop	{r3, r4, r5, pc}
    a4f8:	00012f1d 	.word	0x00012f1d

0000a4fc <grid_ui_nvm_load_all_configuration>:
	grid_msg_packet_send_everywhere(&response);
		

}

void grid_ui_nvm_load_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    a4fc:	b508      	push	{r3, lr}
    a4fe:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_read_init(nvm, ui);
    a500:	4601      	mov	r1, r0
    a502:	4618      	mov	r0, r3
    a504:	4b01      	ldr	r3, [pc, #4]	; (a50c <grid_ui_nvm_load_all_configuration+0x10>)
    a506:	4798      	blx	r3
    a508:	bd08      	pop	{r3, pc}
    a50a:	bf00      	nop
    a50c:	00005bcd 	.word	0x00005bcd

0000a510 <grid_ui_nvm_clear_all_configuration>:

		
	
}

void grid_ui_nvm_clear_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    a510:	b508      	push	{r3, lr}
    a512:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_clear_init(nvm, ui);
    a514:	4601      	mov	r1, r0
    a516:	4618      	mov	r0, r3
    a518:	4b01      	ldr	r3, [pc, #4]	; (a520 <grid_ui_nvm_clear_all_configuration+0x10>)
    a51a:	4798      	blx	r3
    a51c:	bd08      	pop	{r3, pc}
    a51e:	bf00      	nop
    a520:	00005cfd 	.word	0x00005cfd

0000a524 <grid_ui_recall_event_configuration>:

}


uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    a524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a528:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    a52c:	460e      	mov	r6, r1
    a52e:	4617      	mov	r7, r2
    a530:	461c      	mov	r4, r3
	
	struct grid_ui_element* ele = NULL;
	struct grid_ui_event* eve = NULL;
	uint8_t event_index = 255;
	
	if (bank < ui->bank_list_length){
    a532:	7843      	ldrb	r3, [r0, #1]
    a534:	428b      	cmp	r3, r1
    a536:	f240 80af 	bls.w	a698 <grid_ui_recall_event_configuration+0x174>
		
		if (element < ui->bank_list[bank].element_list_length){
    a53a:	6843      	ldr	r3, [r0, #4]
    a53c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    a540:	7a5a      	ldrb	r2, [r3, #9]
    a542:	42ba      	cmp	r2, r7
    a544:	f240 80a8 	bls.w	a698 <grid_ui_recall_event_configuration+0x174>
			
			ele = &ui->bank_list[bank].element_list[element];
    a548:	68da      	ldr	r2, [r3, #12]
    a54a:	2364      	movs	r3, #100	; 0x64
    a54c:	fb03 2307 	mla	r3, r3, r7, r2
			
			for(uint8_t i=0; i<ele->event_list_length; i++){
    a550:	f893 c05c 	ldrb.w	ip, [r3, #92]	; 0x5c
    a554:	f1bc 0f00 	cmp.w	ip, #0
    a558:	f000 809e 	beq.w	a698 <grid_ui_recall_event_configuration+0x174>
    a55c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
				if (ele->event_list[i].type == event_type){
    a55e:	2300      	movs	r3, #0
    a560:	20ff      	movs	r0, #255	; 0xff
    a562:	461d      	mov	r5, r3
    a564:	fa5f fe83 	uxtb.w	lr, r3
    a568:	7a91      	ldrb	r1, [r2, #10]
    a56a:	42a1      	cmp	r1, r4
    a56c:	bf08      	it	eq
    a56e:	4670      	moveq	r0, lr
    a570:	42a1      	cmp	r1, r4
    a572:	bf08      	it	eq
    a574:	4615      	moveq	r5, r2
    a576:	3301      	adds	r3, #1
    a578:	f502 7286 	add.w	r2, r2, #268	; 0x10c
			for(uint8_t i=0; i<ele->event_list_length; i++){
    a57c:	b2d9      	uxtb	r1, r3
    a57e:	4561      	cmp	r1, ip
    a580:	d3f0      	bcc.n	a564 <grid_ui_recall_event_configuration+0x40>
		
		
	}
	
	
	if (event_index != 255){ // OK
    a582:	28ff      	cmp	r0, #255	; 0xff
    a584:	f000 8088 	beq.w	a698 <grid_ui_recall_event_configuration+0x174>
		
		struct grid_msg message;

		grid_msg_init(&message);
    a588:	a867      	add	r0, sp, #412	; 0x19c
    a58a:	4b6c      	ldr	r3, [pc, #432]	; (a73c <grid_ui_recall_event_configuration+0x218>)
    a58c:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a58e:	2400      	movs	r4, #0
    a590:	9400      	str	r4, [sp, #0]
    a592:	4623      	mov	r3, r4
    a594:	227f      	movs	r2, #127	; 0x7f
    a596:	4611      	mov	r1, r2
    a598:	a867      	add	r0, sp, #412	; 0x19c
    a59a:	4e69      	ldr	r6, [pc, #420]	; (a740 <grid_ui_recall_event_configuration+0x21c>)
    a59c:	47b0      	blx	r6


		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    a59e:	f44f 72c8 	mov.w	r2, #400	; 0x190
    a5a2:	4621      	mov	r1, r4
    a5a4:	a803      	add	r0, sp, #12
    a5a6:	4b67      	ldr	r3, [pc, #412]	; (a744 <grid_ui_recall_event_configuration+0x220>)
    a5a8:	4798      	blx	r3
		uint32_t offset = 0;



		// BANK ENABLED
		offset = grid_msg_body_get_length(&message);
    a5aa:	a867      	add	r0, sp, #412	; 0x19c
    a5ac:	4f66      	ldr	r7, [pc, #408]	; (a748 <grid_ui_recall_event_configuration+0x224>)
    a5ae:	47b8      	blx	r7
    a5b0:	4606      	mov	r6, r0

		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    a5b2:	2380      	movs	r3, #128	; 0x80
    a5b4:	2202      	movs	r2, #2
    a5b6:	4965      	ldr	r1, [pc, #404]	; (a74c <grid_ui_recall_event_configuration+0x228>)
    a5b8:	a803      	add	r0, sp, #12
    a5ba:	4c65      	ldr	r4, [pc, #404]	; (a750 <grid_ui_recall_event_configuration+0x22c>)
    a5bc:	47a0      	blx	r4
		payload_length = strlen(payload);
    a5be:	a803      	add	r0, sp, #12
    a5c0:	4b64      	ldr	r3, [pc, #400]	; (a754 <grid_ui_recall_event_configuration+0x230>)
    a5c2:	4798      	blx	r3

		grid_msg_body_append_text(&message, payload, payload_length);
    a5c4:	b2c2      	uxtb	r2, r0
    a5c6:	a903      	add	r1, sp, #12
    a5c8:	a867      	add	r0, sp, #412	; 0x19c
    a5ca:	4b63      	ldr	r3, [pc, #396]	; (a758 <grid_ui_recall_event_configuration+0x234>)
    a5cc:	4798      	blx	r3

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    a5ce:	230d      	movs	r3, #13
    a5d0:	9300      	str	r3, [sp, #0]
    a5d2:	2301      	movs	r3, #1
    a5d4:	2204      	movs	r2, #4
    a5d6:	4631      	mov	r1, r6
    a5d8:	a867      	add	r0, sp, #412	; 0x19c
    a5da:	4c60      	ldr	r4, [pc, #384]	; (a75c <grid_ui_recall_event_configuration+0x238>)
    a5dc:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    a5de:	686b      	ldr	r3, [r5, #4]
    a5e0:	685b      	ldr	r3, [r3, #4]
    a5e2:	7a1b      	ldrb	r3, [r3, #8]
    a5e4:	9300      	str	r3, [sp, #0]
    a5e6:	2302      	movs	r3, #2
    a5e8:	2205      	movs	r2, #5
    a5ea:	4631      	mov	r1, r6
    a5ec:	a867      	add	r0, sp, #412	; 0x19c
    a5ee:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    a5f0:	686b      	ldr	r3, [r5, #4]
    a5f2:	7a1b      	ldrb	r3, [r3, #8]
    a5f4:	9300      	str	r3, [sp, #0]
    a5f6:	2302      	movs	r3, #2
    a5f8:	2207      	movs	r2, #7
    a5fa:	4631      	mov	r1, r6
    a5fc:	a867      	add	r0, sp, #412	; 0x19c
    a5fe:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    a600:	7aab      	ldrb	r3, [r5, #10]
    a602:	9300      	str	r3, [sp, #0]
    a604:	2302      	movs	r3, #2
    a606:	2209      	movs	r2, #9
    a608:	4631      	mov	r1, r6
    a60a:	a867      	add	r0, sp, #412	; 0x19c
    a60c:	47a0      	blx	r4

		offset = grid_msg_body_get_length(&message);
    a60e:	a867      	add	r0, sp, #412	; 0x19c
    a610:	47b8      	blx	r7
    a612:	4606      	mov	r6, r0
		grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    a614:	6c6a      	ldr	r2, [r5, #68]	; 0x44
    a616:	f105 0148 	add.w	r1, r5, #72	; 0x48
    a61a:	a867      	add	r0, sp, #412	; 0x19c
    a61c:	4b50      	ldr	r3, [pc, #320]	; (a760 <grid_ui_recall_event_configuration+0x23c>)
    a61e:	4798      	blx	r3

		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a620:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    a624:	b30b      	cbz	r3, a66a <grid_ui_recall_event_configuration+0x146>
    a626:	2400      	movs	r4, #0
				
			uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
				
				
			message.body[offset + parameter_offset] = parameter_group;
    a628:	ab67      	add	r3, sp, #412	; 0x19c
    a62a:	eb03 0806 	add.w	r8, r3, r6
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a62e:	4f4b      	ldr	r7, [pc, #300]	; (a75c <grid_ui_recall_event_configuration+0x238>)
			uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    a630:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    a634:	4429      	add	r1, r5
    a636:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
			uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    a63a:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
			uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
    a63e:	f891 e0c2 	ldrb.w	lr, [r1, #194]	; 0xc2
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    a642:	f891 10c3 	ldrb.w	r1, [r1, #195]	; 0xc3
			message.body[offset + parameter_offset] = parameter_group;
    a646:	eb08 0002 	add.w	r0, r8, r2
    a64a:	f880 e014 	strb.w	lr, [r0, #20]
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a64e:	3b01      	subs	r3, #1
    a650:	3201      	adds	r2, #1
    a652:	9100      	str	r1, [sp, #0]
    a654:	b2db      	uxtb	r3, r3
    a656:	b2d2      	uxtb	r2, r2
    a658:	4631      	mov	r1, r6
    a65a:	a867      	add	r0, sp, #412	; 0x19c
    a65c:	47b8      	blx	r7
		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a65e:	3401      	adds	r4, #1
    a660:	b2e4      	uxtb	r4, r4
    a662:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    a666:	42a3      	cmp	r3, r4
    a668:	d8e2      	bhi.n	a630 <grid_ui_recall_event_configuration+0x10c>
		}




		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    a66a:	2203      	movs	r2, #3
    a66c:	493d      	ldr	r1, [pc, #244]	; (a764 <grid_ui_recall_event_configuration+0x240>)
    a66e:	a803      	add	r0, sp, #12
    a670:	4b37      	ldr	r3, [pc, #220]	; (a750 <grid_ui_recall_event_configuration+0x22c>)
    a672:	4798      	blx	r3
		payload_length = strlen(payload);
    a674:	a803      	add	r0, sp, #12
    a676:	4b37      	ldr	r3, [pc, #220]	; (a754 <grid_ui_recall_event_configuration+0x230>)
    a678:	4798      	blx	r3

		grid_msg_body_append_text(&message, payload, payload_length);
    a67a:	b2c2      	uxtb	r2, r0
    a67c:	a903      	add	r1, sp, #12
    a67e:	a867      	add	r0, sp, #412	; 0x19c
    a680:	4b35      	ldr	r3, [pc, #212]	; (a758 <grid_ui_recall_event_configuration+0x234>)
    a682:	4798      	blx	r3


		grid_msg_packet_close(&message);
    a684:	a867      	add	r0, sp, #412	; 0x19c
    a686:	4b38      	ldr	r3, [pc, #224]	; (a768 <grid_ui_recall_event_configuration+0x244>)
    a688:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);
    a68a:	a867      	add	r0, sp, #412	; 0x19c
    a68c:	4b37      	ldr	r3, [pc, #220]	; (a76c <grid_ui_recall_event_configuration+0x248>)
    a68e:	4798      	blx	r3
		
		
	}

	
}
    a690:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    a694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_init(&message);
    a698:	a867      	add	r0, sp, #412	; 0x19c
    a69a:	4b28      	ldr	r3, [pc, #160]	; (a73c <grid_ui_recall_event_configuration+0x218>)
    a69c:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a69e:	2500      	movs	r5, #0
    a6a0:	9500      	str	r5, [sp, #0]
    a6a2:	462b      	mov	r3, r5
    a6a4:	227f      	movs	r2, #127	; 0x7f
    a6a6:	4611      	mov	r1, r2
    a6a8:	a867      	add	r0, sp, #412	; 0x19c
    a6aa:	f8df 8094 	ldr.w	r8, [pc, #148]	; a740 <grid_ui_recall_event_configuration+0x21c>
    a6ae:	47c0      	blx	r8
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    a6b0:	f44f 72c8 	mov.w	r2, #400	; 0x190
    a6b4:	4629      	mov	r1, r5
    a6b6:	a803      	add	r0, sp, #12
    a6b8:	4b22      	ldr	r3, [pc, #136]	; (a744 <grid_ui_recall_event_configuration+0x220>)
    a6ba:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    a6bc:	a867      	add	r0, sp, #412	; 0x19c
    a6be:	4b22      	ldr	r3, [pc, #136]	; (a748 <grid_ui_recall_event_configuration+0x224>)
    a6c0:	4798      	blx	r3
    a6c2:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    a6c4:	2380      	movs	r3, #128	; 0x80
    a6c6:	2202      	movs	r2, #2
    a6c8:	4920      	ldr	r1, [pc, #128]	; (a74c <grid_ui_recall_event_configuration+0x228>)
    a6ca:	a803      	add	r0, sp, #12
    a6cc:	f8df b080 	ldr.w	fp, [pc, #128]	; a750 <grid_ui_recall_event_configuration+0x22c>
    a6d0:	47d8      	blx	fp
		payload_length = strlen(payload);
    a6d2:	a803      	add	r0, sp, #12
    a6d4:	f8df a07c 	ldr.w	sl, [pc, #124]	; a754 <grid_ui_recall_event_configuration+0x230>
    a6d8:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    a6da:	b2c2      	uxtb	r2, r0
    a6dc:	a903      	add	r1, sp, #12
    a6de:	a867      	add	r0, sp, #412	; 0x19c
    a6e0:	f8df 9074 	ldr.w	r9, [pc, #116]	; a758 <grid_ui_recall_event_configuration+0x234>
    a6e4:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    a6e6:	230b      	movs	r3, #11
    a6e8:	9300      	str	r3, [sp, #0]
    a6ea:	2301      	movs	r3, #1
    a6ec:	2204      	movs	r2, #4
    a6ee:	4641      	mov	r1, r8
    a6f0:	a867      	add	r0, sp, #412	; 0x19c
    a6f2:	4d1a      	ldr	r5, [pc, #104]	; (a75c <grid_ui_recall_event_configuration+0x238>)
    a6f4:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, bank);
    a6f6:	9600      	str	r6, [sp, #0]
    a6f8:	2302      	movs	r3, #2
    a6fa:	2205      	movs	r2, #5
    a6fc:	4641      	mov	r1, r8
    a6fe:	a867      	add	r0, sp, #412	; 0x19c
    a700:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, element);
    a702:	9700      	str	r7, [sp, #0]
    a704:	2302      	movs	r3, #2
    a706:	2207      	movs	r2, #7
    a708:	4641      	mov	r1, r8
    a70a:	a867      	add	r0, sp, #412	; 0x19c
    a70c:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, event_type);
    a70e:	9400      	str	r4, [sp, #0]
    a710:	2302      	movs	r3, #2
    a712:	2209      	movs	r2, #9
    a714:	4641      	mov	r1, r8
    a716:	a867      	add	r0, sp, #412	; 0x19c
    a718:	47a8      	blx	r5
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    a71a:	2203      	movs	r2, #3
    a71c:	4911      	ldr	r1, [pc, #68]	; (a764 <grid_ui_recall_event_configuration+0x240>)
    a71e:	a803      	add	r0, sp, #12
    a720:	47d8      	blx	fp
		payload_length = strlen(payload);
    a722:	a803      	add	r0, sp, #12
    a724:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    a726:	b2c2      	uxtb	r2, r0
    a728:	a903      	add	r1, sp, #12
    a72a:	a867      	add	r0, sp, #412	; 0x19c
    a72c:	47c8      	blx	r9
		grid_msg_packet_close(&message);
    a72e:	a867      	add	r0, sp, #412	; 0x19c
    a730:	4b0d      	ldr	r3, [pc, #52]	; (a768 <grid_ui_recall_event_configuration+0x244>)
    a732:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);		
    a734:	a867      	add	r0, sp, #412	; 0x19c
    a736:	4b0d      	ldr	r3, [pc, #52]	; (a76c <grid_ui_recall_event_configuration+0x248>)
    a738:	4798      	blx	r3
    a73a:	e7a9      	b.n	a690 <grid_ui_recall_event_configuration+0x16c>
    a73c:	00005941 	.word	0x00005941
    a740:	00005989 	.word	0x00005989
    a744:	00012f43 	.word	0x00012f43
    a748:	0000588b 	.word	0x0000588b
    a74c:	0001492c 	.word	0x0001492c
    a750:	0001340d 	.word	0x0001340d
    a754:	00013455 	.word	0x00013455
    a758:	00005891 	.word	0x00005891
    a75c:	00005929 	.word	0x00005929
    a760:	000058bf 	.word	0x000058bf
    a764:	000145a0 	.word	0x000145a0
    a768:	00005a89 	.word	0x00005a89
    a76c:	00005b6d 	.word	0x00005b6d

0000a770 <grid_ui_nvm_store_event_configuration>:



uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    a770:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a774:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    a778:	4688      	mov	r8, r1
    a77a:	4617      	mov	r7, r2
	

	struct grid_msg message;

	grid_msg_init(&message);
    a77c:	a867      	add	r0, sp, #412	; 0x19c
    a77e:	4b64      	ldr	r3, [pc, #400]	; (a910 <grid_ui_nvm_store_event_configuration+0x1a0>)
    a780:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a782:	2400      	movs	r4, #0
    a784:	9400      	str	r4, [sp, #0]
    a786:	4623      	mov	r3, r4
    a788:	22ff      	movs	r2, #255	; 0xff
    a78a:	4611      	mov	r1, r2
    a78c:	a867      	add	r0, sp, #412	; 0x19c
    a78e:	4d61      	ldr	r5, [pc, #388]	; (a914 <grid_ui_nvm_store_event_configuration+0x1a4>)
    a790:	47a8      	blx	r5


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    a792:	f44f 72c8 	mov.w	r2, #400	; 0x190
    a796:	4621      	mov	r1, r4
    a798:	a803      	add	r0, sp, #12
    a79a:	4b5f      	ldr	r3, [pc, #380]	; (a918 <grid_ui_nvm_store_event_configuration+0x1a8>)
    a79c:	4798      	blx	r3
	uint32_t offset = 0;



	// BANK ENABLED
	offset = grid_msg_body_get_length(&message);
    a79e:	a867      	add	r0, sp, #412	; 0x19c
    a7a0:	4e5e      	ldr	r6, [pc, #376]	; (a91c <grid_ui_nvm_store_event_configuration+0x1ac>)
    a7a2:	47b0      	blx	r6
    a7a4:	4605      	mov	r5, r0

	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    a7a6:	2380      	movs	r3, #128	; 0x80
    a7a8:	2202      	movs	r2, #2
    a7aa:	495d      	ldr	r1, [pc, #372]	; (a920 <grid_ui_nvm_store_event_configuration+0x1b0>)
    a7ac:	a803      	add	r0, sp, #12
    a7ae:	4c5d      	ldr	r4, [pc, #372]	; (a924 <grid_ui_nvm_store_event_configuration+0x1b4>)
    a7b0:	47a0      	blx	r4
	payload_length = strlen(payload);
    a7b2:	a803      	add	r0, sp, #12
    a7b4:	4b5c      	ldr	r3, [pc, #368]	; (a928 <grid_ui_nvm_store_event_configuration+0x1b8>)
    a7b6:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    a7b8:	b2c2      	uxtb	r2, r0
    a7ba:	a903      	add	r1, sp, #12
    a7bc:	a867      	add	r0, sp, #412	; 0x19c
    a7be:	4b5b      	ldr	r3, [pc, #364]	; (a92c <grid_ui_nvm_store_event_configuration+0x1bc>)
    a7c0:	4798      	blx	r3

	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    a7c2:	230e      	movs	r3, #14
    a7c4:	9300      	str	r3, [sp, #0]
    a7c6:	2301      	movs	r3, #1
    a7c8:	2204      	movs	r2, #4
    a7ca:	4629      	mov	r1, r5
    a7cc:	a867      	add	r0, sp, #412	; 0x19c
    a7ce:	4c58      	ldr	r4, [pc, #352]	; (a930 <grid_ui_nvm_store_event_configuration+0x1c0>)
    a7d0:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    a7d2:	687b      	ldr	r3, [r7, #4]
    a7d4:	685b      	ldr	r3, [r3, #4]
    a7d6:	7a1b      	ldrb	r3, [r3, #8]
    a7d8:	9300      	str	r3, [sp, #0]
    a7da:	2302      	movs	r3, #2
    a7dc:	2205      	movs	r2, #5
    a7de:	4629      	mov	r1, r5
    a7e0:	a867      	add	r0, sp, #412	; 0x19c
    a7e2:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    a7e4:	687b      	ldr	r3, [r7, #4]
    a7e6:	7a1b      	ldrb	r3, [r3, #8]
    a7e8:	9300      	str	r3, [sp, #0]
    a7ea:	2302      	movs	r3, #2
    a7ec:	2207      	movs	r2, #7
    a7ee:	4629      	mov	r1, r5
    a7f0:	a867      	add	r0, sp, #412	; 0x19c
    a7f2:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    a7f4:	7abb      	ldrb	r3, [r7, #10]
    a7f6:	9300      	str	r3, [sp, #0]
    a7f8:	2302      	movs	r3, #2
    a7fa:	2209      	movs	r2, #9
    a7fc:	4629      	mov	r1, r5
    a7fe:	a867      	add	r0, sp, #412	; 0x19c
    a800:	47a0      	blx	r4

	offset = grid_msg_body_get_length(&message);
    a802:	a867      	add	r0, sp, #412	; 0x19c
    a804:	47b0      	blx	r6
    a806:	4605      	mov	r5, r0
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    a808:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    a80a:	f107 0148 	add.w	r1, r7, #72	; 0x48
    a80e:	a867      	add	r0, sp, #412	; 0x19c
    a810:	4b48      	ldr	r3, [pc, #288]	; (a934 <grid_ui_nvm_store_event_configuration+0x1c4>)
    a812:	4798      	blx	r3

	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a814:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    a818:	b30b      	cbz	r3, a85e <grid_ui_nvm_store_event_configuration+0xee>
    a81a:	2400      	movs	r4, #0
	
		uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
	
	
		message.body[offset + parameter_offset] = parameter_group;
    a81c:	ab67      	add	r3, sp, #412	; 0x19c
    a81e:	eb03 0905 	add.w	r9, r3, r5
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a822:	4e43      	ldr	r6, [pc, #268]	; (a930 <grid_ui_nvm_store_event_configuration+0x1c0>)
		uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    a824:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    a828:	4439      	add	r1, r7
    a82a:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
		uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    a82e:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    a832:	f891 00c3 	ldrb.w	r0, [r1, #195]	; 0xc3
		message.body[offset + parameter_offset] = parameter_group;
    a836:	eb09 0e02 	add.w	lr, r9, r2
    a83a:	f891 10c2 	ldrb.w	r1, [r1, #194]	; 0xc2
    a83e:	f88e 1014 	strb.w	r1, [lr, #20]
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    a842:	3b01      	subs	r3, #1
    a844:	3201      	adds	r2, #1
    a846:	9000      	str	r0, [sp, #0]
    a848:	b2db      	uxtb	r3, r3
    a84a:	b2d2      	uxtb	r2, r2
    a84c:	4629      	mov	r1, r5
    a84e:	a867      	add	r0, sp, #412	; 0x19c
    a850:	47b0      	blx	r6
	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    a852:	3401      	adds	r4, #1
    a854:	b2e4      	uxtb	r4, r4
    a856:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    a85a:	42a3      	cmp	r3, r4
    a85c:	d8e2      	bhi.n	a824 <grid_ui_nvm_store_event_configuration+0xb4>
	}




	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    a85e:	2203      	movs	r2, #3
    a860:	4935      	ldr	r1, [pc, #212]	; (a938 <grid_ui_nvm_store_event_configuration+0x1c8>)
    a862:	a803      	add	r0, sp, #12
    a864:	4b2f      	ldr	r3, [pc, #188]	; (a924 <grid_ui_nvm_store_event_configuration+0x1b4>)
    a866:	4798      	blx	r3
	payload_length = strlen(payload);
    a868:	a803      	add	r0, sp, #12
    a86a:	4b2f      	ldr	r3, [pc, #188]	; (a928 <grid_ui_nvm_store_event_configuration+0x1b8>)
    a86c:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    a86e:	b2c2      	uxtb	r2, r0
    a870:	a903      	add	r1, sp, #12
    a872:	a867      	add	r0, sp, #412	; 0x19c
    a874:	4b2d      	ldr	r3, [pc, #180]	; (a92c <grid_ui_nvm_store_event_configuration+0x1bc>)
    a876:	4798      	blx	r3


	grid_msg_packet_close(&message);
    a878:	a867      	add	r0, sp, #412	; 0x19c
    a87a:	4b30      	ldr	r3, [pc, #192]	; (a93c <grid_ui_nvm_store_event_configuration+0x1cc>)
    a87c:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    a87e:	4640      	mov	r0, r8
    a880:	4b2f      	ldr	r3, [pc, #188]	; (a940 <grid_ui_nvm_store_event_configuration+0x1d0>)
    a882:	4798      	blx	r3

	uint32_t message_length = grid_msg_packet_get_length(&message);
    a884:	a867      	add	r0, sp, #412	; 0x19c
    a886:	4b2f      	ldr	r3, [pc, #188]	; (a944 <grid_ui_nvm_store_event_configuration+0x1d4>)
    a888:	4798      	blx	r3

	if (message_length){
    a88a:	4606      	mov	r6, r0
    a88c:	b170      	cbz	r0, a8ac <grid_ui_nvm_store_event_configuration+0x13c>

		nvm->write_buffer_length = message_length;
    a88e:	f8c8 0418 	str.w	r0, [r8, #1048]	; 0x418
    a892:	f208 2517 	addw	r5, r8, #535	; 0x217
    a896:	2400      	movs	r4, #0
	
		for(uint32_t i = 0; i<message_length; i++){
		
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    a898:	f8df 90b8 	ldr.w	r9, [pc, #184]	; a954 <grid_ui_nvm_store_event_configuration+0x1e4>
    a89c:	4621      	mov	r1, r4
    a89e:	a867      	add	r0, sp, #412	; 0x19c
    a8a0:	47c8      	blx	r9
    a8a2:	f805 0f01 	strb.w	r0, [r5, #1]!
		for(uint32_t i = 0; i<message_length; i++){
    a8a6:	3401      	adds	r4, #1
    a8a8:	42a6      	cmp	r6, r4
    a8aa:	d1f7      	bne.n	a89c <grid_ui_nvm_store_event_configuration+0x12c>
		}

	}

	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    a8ac:	4639      	mov	r1, r7
    a8ae:	4640      	mov	r0, r8
    a8b0:	4b25      	ldr	r3, [pc, #148]	; (a948 <grid_ui_nvm_store_event_configuration+0x1d8>)
    a8b2:	4798      	blx	r3
	nvm->write_target_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;
    a8b4:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    a8b8:	0249      	lsls	r1, r1, #9
    a8ba:	f8c8 1420 	str.w	r1, [r8, #1056]	; 0x420
	int status = 0;
	
	
	uint8_t debugtext[200] = {0};

	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    a8be:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
    a8c2:	2b01      	cmp	r3, #1
    a8c4:	d00e      	beq.n	a8e4 <grid_ui_nvm_store_event_configuration+0x174>
	int status = 0;
    a8c6:	2000      	movs	r0, #0
		eve->cfg_flashempty_flag = 1;
		status = 1;
	}
	
	
	if (eve->cfg_default_flag == 0 && eve->cfg_changed_flag == 1){
    a8c8:	f897 3108 	ldrb.w	r3, [r7, #264]	; 0x108
    a8cc:	b91b      	cbnz	r3, a8d6 <grid_ui_nvm_store_event_configuration+0x166>
    a8ce:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
    a8d2:	2b01      	cmp	r3, #1
    a8d4:	d00f      	beq.n	a8f6 <grid_ui_nvm_store_event_configuration+0x186>
	}


	//grid_debug_print_text(debugtext);

	eve->cfg_changed_flag = 0;
    a8d6:	2300      	movs	r3, #0
    a8d8:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	
	return status;
	
}
    a8dc:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    a8e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		flash_erase(nvm->flash, nvm->write_target_address, 1);
    a8e4:	2201      	movs	r2, #1
    a8e6:	f8d8 0000 	ldr.w	r0, [r8]
    a8ea:	4b18      	ldr	r3, [pc, #96]	; (a94c <grid_ui_nvm_store_event_configuration+0x1dc>)
    a8ec:	4798      	blx	r3
		eve->cfg_flashempty_flag = 1;
    a8ee:	2001      	movs	r0, #1
    a8f0:	f887 0109 	strb.w	r0, [r7, #265]	; 0x109
    a8f4:	e7e8      	b.n	a8c8 <grid_ui_nvm_store_event_configuration+0x158>
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, GRID_NVM_PAGE_SIZE);
    a8f6:	f44f 7300 	mov.w	r3, #512	; 0x200
    a8fa:	f508 7206 	add.w	r2, r8, #536	; 0x218
    a8fe:	f8d8 1420 	ldr.w	r1, [r8, #1056]	; 0x420
    a902:	f8d8 0000 	ldr.w	r0, [r8]
    a906:	4c12      	ldr	r4, [pc, #72]	; (a950 <grid_ui_nvm_store_event_configuration+0x1e0>)
    a908:	47a0      	blx	r4
		status = 1;
    a90a:	2001      	movs	r0, #1
    a90c:	e7e3      	b.n	a8d6 <grid_ui_nvm_store_event_configuration+0x166>
    a90e:	bf00      	nop
    a910:	00005941 	.word	0x00005941
    a914:	00005989 	.word	0x00005989
    a918:	00012f43 	.word	0x00012f43
    a91c:	0000588b 	.word	0x0000588b
    a920:	0001492c 	.word	0x0001492c
    a924:	0001340d 	.word	0x0001340d
    a928:	00013455 	.word	0x00013455
    a92c:	00005891 	.word	0x00005891
    a930:	00005929 	.word	0x00005929
    a934:	000058bf 	.word	0x000058bf
    a938:	000145a0 	.word	0x000145a0
    a93c:	00005a89 	.word	0x00005a89
    a940:	00005e4d 	.word	0x00005e4d
    a944:	00005879 	.word	0x00005879
    a948:	00005ebd 	.word	0x00005ebd
    a94c:	0000c37d 	.word	0x0000c37d
    a950:	0000c311 	.word	0x0000c311
    a954:	00005a4b 	.word	0x00005a4b

0000a958 <grid_ui_nvm_store_all_configuration>:
void grid_ui_nvm_store_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    a958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a95c:	b0f1      	sub	sp, #452	; 0x1c4
    a95e:	9003      	str	r0, [sp, #12]
    a960:	9104      	str	r1, [sp, #16]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a962:	7843      	ldrb	r3, [r0, #1]
    a964:	2b00      	cmp	r3, #0
    a966:	d07f      	beq.n	aa68 <grid_ui_nvm_store_all_configuration+0x110>
    a968:	2300      	movs	r3, #0
    a96a:	9305      	str	r3, [sp, #20]
    a96c:	4699      	mov	r9, r3
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    a96e:	f8df b15c 	ldr.w	fp, [pc, #348]	; aacc <grid_ui_nvm_store_all_configuration+0x174>
    a972:	e031      	b.n	a9d8 <grid_ui_nvm_store_all_configuration+0x80>
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a974:	3401      	adds	r4, #1
    a976:	b2e4      	uxtb	r4, r4
    a978:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
    a97c:	42a3      	cmp	r3, r4
    a97e:	d90d      	bls.n	a99c <grid_ui_nvm_store_all_configuration+0x44>
				struct grid_ui_event* eve = &ele->event_list[k];
    a980:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    a982:	fb07 2204 	mla	r2, r7, r4, r2
				if (eve->cfg_changed_flag == 1){
    a986:	f892 6107 	ldrb.w	r6, [r2, #263]	; 0x107
    a98a:	2e01      	cmp	r6, #1
    a98c:	d1f2      	bne.n	a974 <grid_ui_nvm_store_all_configuration+0x1c>
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    a98e:	9904      	ldr	r1, [sp, #16]
    a990:	9803      	ldr	r0, [sp, #12]
    a992:	47d8      	blx	fp
						acknowledge = 1;
    a994:	2800      	cmp	r0, #0
    a996:	bf18      	it	ne
    a998:	46b1      	movne	r9, r6
    a99a:	e7eb      	b.n	a974 <grid_ui_nvm_store_all_configuration+0x1c>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a99c:	f108 0801 	add.w	r8, r8, #1
    a9a0:	fa5f f888 	uxtb.w	r8, r8
    a9a4:	f89a 3009 	ldrb.w	r3, [sl, #9]
    a9a8:	4543      	cmp	r3, r8
    a9aa:	d90c      	bls.n	a9c6 <grid_ui_nvm_store_all_configuration+0x6e>
			struct grid_ui_element* ele = &bank->element_list[j];
    a9ac:	f8da 500c 	ldr.w	r5, [sl, #12]
    a9b0:	2364      	movs	r3, #100	; 0x64
    a9b2:	fb03 5508 	mla	r5, r3, r8, r5
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a9b6:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
    a9ba:	2b00      	cmp	r3, #0
    a9bc:	d0ee      	beq.n	a99c <grid_ui_nvm_store_all_configuration+0x44>
    a9be:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    a9c0:	f44f 7786 	mov.w	r7, #268	; 0x10c
    a9c4:	e7dc      	b.n	a980 <grid_ui_nvm_store_all_configuration+0x28>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a9c6:	9b05      	ldr	r3, [sp, #20]
    a9c8:	3301      	adds	r3, #1
    a9ca:	b2db      	uxtb	r3, r3
    a9cc:	461a      	mov	r2, r3
    a9ce:	9305      	str	r3, [sp, #20]
    a9d0:	9b03      	ldr	r3, [sp, #12]
    a9d2:	785b      	ldrb	r3, [r3, #1]
    a9d4:	4293      	cmp	r3, r2
    a9d6:	d90b      	bls.n	a9f0 <grid_ui_nvm_store_all_configuration+0x98>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a9d8:	9b03      	ldr	r3, [sp, #12]
    a9da:	685b      	ldr	r3, [r3, #4]
    a9dc:	9a05      	ldr	r2, [sp, #20]
    a9de:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a9e2:	f89a 3009 	ldrb.w	r3, [sl, #9]
    a9e6:	2b00      	cmp	r3, #0
    a9e8:	d0ed      	beq.n	a9c6 <grid_ui_nvm_store_all_configuration+0x6e>
    a9ea:	f04f 0800 	mov.w	r8, #0
    a9ee:	e7dd      	b.n	a9ac <grid_ui_nvm_store_all_configuration+0x54>
	grid_msg_init(&response);
    a9f0:	a809      	add	r0, sp, #36	; 0x24
    a9f2:	4b2d      	ldr	r3, [pc, #180]	; (aaa8 <grid_ui_nvm_store_all_configuration+0x150>)
    a9f4:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    a9f6:	2400      	movs	r4, #0
    a9f8:	9400      	str	r4, [sp, #0]
    a9fa:	4623      	mov	r3, r4
    a9fc:	227f      	movs	r2, #127	; 0x7f
    a9fe:	4611      	mov	r1, r2
    aa00:	a809      	add	r0, sp, #36	; 0x24
    aa02:	4d2a      	ldr	r5, [pc, #168]	; (aaac <grid_ui_nvm_store_all_configuration+0x154>)
    aa04:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    aa06:	9406      	str	r4, [sp, #24]
    aa08:	9407      	str	r4, [sp, #28]
    aa0a:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    aa0e:	2303      	movs	r3, #3
    aa10:	9300      	str	r3, [sp, #0]
    aa12:	2370      	movs	r3, #112	; 0x70
    aa14:	2202      	movs	r2, #2
    aa16:	4926      	ldr	r1, [pc, #152]	; (aab0 <grid_ui_nvm_store_all_configuration+0x158>)
    aa18:	a806      	add	r0, sp, #24
    aa1a:	4c26      	ldr	r4, [pc, #152]	; (aab4 <grid_ui_nvm_store_all_configuration+0x15c>)
    aa1c:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    aa1e:	a806      	add	r0, sp, #24
    aa20:	4b25      	ldr	r3, [pc, #148]	; (aab8 <grid_ui_nvm_store_all_configuration+0x160>)
    aa22:	4798      	blx	r3
    aa24:	4602      	mov	r2, r0
    aa26:	a906      	add	r1, sp, #24
    aa28:	a809      	add	r0, sp, #36	; 0x24
    aa2a:	4b24      	ldr	r3, [pc, #144]	; (aabc <grid_ui_nvm_store_all_configuration+0x164>)
    aa2c:	4798      	blx	r3
	if (acknowledge == 1){
    aa2e:	f1b9 0f01 	cmp.w	r9, #1
    aa32:	d010      	beq.n	aa56 <grid_ui_nvm_store_all_configuration+0xfe>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    aa34:	230b      	movs	r3, #11
    aa36:	9300      	str	r3, [sp, #0]
    aa38:	2301      	movs	r3, #1
    aa3a:	2204      	movs	r2, #4
    aa3c:	2100      	movs	r1, #0
    aa3e:	a809      	add	r0, sp, #36	; 0x24
    aa40:	4c1f      	ldr	r4, [pc, #124]	; (aac0 <grid_ui_nvm_store_all_configuration+0x168>)
    aa42:	47a0      	blx	r4
	grid_msg_packet_close(&response);
    aa44:	a809      	add	r0, sp, #36	; 0x24
    aa46:	4b1f      	ldr	r3, [pc, #124]	; (aac4 <grid_ui_nvm_store_all_configuration+0x16c>)
    aa48:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    aa4a:	a809      	add	r0, sp, #36	; 0x24
    aa4c:	4b1e      	ldr	r3, [pc, #120]	; (aac8 <grid_ui_nvm_store_all_configuration+0x170>)
    aa4e:	4798      	blx	r3
}
    aa50:	b071      	add	sp, #452	; 0x1c4
    aa52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    aa56:	230a      	movs	r3, #10
    aa58:	9300      	str	r3, [sp, #0]
    aa5a:	2301      	movs	r3, #1
    aa5c:	2204      	movs	r2, #4
    aa5e:	2100      	movs	r1, #0
    aa60:	a809      	add	r0, sp, #36	; 0x24
    aa62:	4c17      	ldr	r4, [pc, #92]	; (aac0 <grid_ui_nvm_store_all_configuration+0x168>)
    aa64:	47a0      	blx	r4
    aa66:	e7ed      	b.n	aa44 <grid_ui_nvm_store_all_configuration+0xec>
	grid_msg_init(&response);
    aa68:	a809      	add	r0, sp, #36	; 0x24
    aa6a:	4b0f      	ldr	r3, [pc, #60]	; (aaa8 <grid_ui_nvm_store_all_configuration+0x150>)
    aa6c:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    aa6e:	2400      	movs	r4, #0
    aa70:	9400      	str	r4, [sp, #0]
    aa72:	4623      	mov	r3, r4
    aa74:	227f      	movs	r2, #127	; 0x7f
    aa76:	4611      	mov	r1, r2
    aa78:	a809      	add	r0, sp, #36	; 0x24
    aa7a:	4d0c      	ldr	r5, [pc, #48]	; (aaac <grid_ui_nvm_store_all_configuration+0x154>)
    aa7c:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    aa7e:	9406      	str	r4, [sp, #24]
    aa80:	9407      	str	r4, [sp, #28]
    aa82:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    aa86:	2303      	movs	r3, #3
    aa88:	9300      	str	r3, [sp, #0]
    aa8a:	2370      	movs	r3, #112	; 0x70
    aa8c:	2202      	movs	r2, #2
    aa8e:	4908      	ldr	r1, [pc, #32]	; (aab0 <grid_ui_nvm_store_all_configuration+0x158>)
    aa90:	a806      	add	r0, sp, #24
    aa92:	4c08      	ldr	r4, [pc, #32]	; (aab4 <grid_ui_nvm_store_all_configuration+0x15c>)
    aa94:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    aa96:	a806      	add	r0, sp, #24
    aa98:	4b07      	ldr	r3, [pc, #28]	; (aab8 <grid_ui_nvm_store_all_configuration+0x160>)
    aa9a:	4798      	blx	r3
    aa9c:	4602      	mov	r2, r0
    aa9e:	a906      	add	r1, sp, #24
    aaa0:	a809      	add	r0, sp, #36	; 0x24
    aaa2:	4b06      	ldr	r3, [pc, #24]	; (aabc <grid_ui_nvm_store_all_configuration+0x164>)
    aaa4:	4798      	blx	r3
    aaa6:	e7c5      	b.n	aa34 <grid_ui_nvm_store_all_configuration+0xdc>
    aaa8:	00005941 	.word	0x00005941
    aaac:	00005989 	.word	0x00005989
    aab0:	000145ac 	.word	0x000145ac
    aab4:	0001340d 	.word	0x0001340d
    aab8:	00013455 	.word	0x00013455
    aabc:	00005891 	.word	0x00005891
    aac0:	00005929 	.word	0x00005929
    aac4:	00005a89 	.word	0x00005a89
    aac8:	00005b6d 	.word	0x00005b6d
    aacc:	0000a771 	.word	0x0000a771

0000aad0 <grid_ui_nvm_load_event_configuration>:



uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    aad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    aad4:	460c      	mov	r4, r1
    aad6:	4615      	mov	r5, r2
	
		
	grid_nvm_clear_read_buffer(nvm);
    aad8:	4608      	mov	r0, r1
    aada:	4b1f      	ldr	r3, [pc, #124]	; (ab58 <grid_ui_nvm_load_event_configuration+0x88>)
    aadc:	4798      	blx	r3
	
	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);	
    aade:	4629      	mov	r1, r5
    aae0:	4620      	mov	r0, r4
    aae2:	4b1e      	ldr	r3, [pc, #120]	; (ab5c <grid_ui_nvm_load_event_configuration+0x8c>)
    aae4:	4798      	blx	r3
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    aae6:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    aaea:	0249      	lsls	r1, r1, #9
    aaec:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	

	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    aaf0:	f104 0509 	add.w	r5, r4, #9
    aaf4:	f44f 7300 	mov.w	r3, #512	; 0x200
    aaf8:	462a      	mov	r2, r5
    aafa:	6820      	ldr	r0, [r4, #0]
    aafc:	4c18      	ldr	r4, [pc, #96]	; (ab60 <grid_ui_nvm_load_event_configuration+0x90>)
    aafe:	47a0      	blx	r4
    ab00:	462a      	mov	r2, r5
    ab02:	2300      	movs	r3, #0
		
	uint8_t copydone = 0;
	
	uint8_t cfgfound = 0;
    ab04:	4618      	mov	r0, r3
	uint8_t copydone = 0;
    ab06:	461d      	mov	r5, r3
				
				cfgfound=2;
					
			}
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    ab08:	2701      	movs	r7, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    ab0a:	4e16      	ldr	r6, [pc, #88]	; (ab64 <grid_ui_nvm_load_event_configuration+0x94>)
    ab0c:	f241 3eb4 	movw	lr, #5044	; 0x13b4
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    ab10:	f04f 090a 	mov.w	r9, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    ab14:	4698      	mov	r8, r3
				cfgfound=2;
    ab16:	f04f 0c02 	mov.w	ip, #2
    ab1a:	e00d      	b.n	ab38 <grid_ui_nvm_load_event_configuration+0x68>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    ab1c:	18f1      	adds	r1, r6, r3
    ab1e:	f801 900e 	strb.w	r9, [r1, lr]
    ab22:	1c59      	adds	r1, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    ab24:	6231      	str	r1, [r6, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    ab26:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
				cfgfound=2;
    ab2a:	4660      	mov	r0, ip
				copydone = 1;
    ab2c:	463d      	mov	r5, r7
    ab2e:	3301      	adds	r3, #1
    ab30:	3201      	adds	r2, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    ab32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    ab36:	d00d      	beq.n	ab54 <grid_ui_nvm_load_event_configuration+0x84>
		if (copydone == 0){
    ab38:	2d00      	cmp	r5, #0
    ab3a:	d1f8      	bne.n	ab2e <grid_ui_nvm_load_event_configuration+0x5e>
			if (nvm->read_buffer[i] == '\n'){ // END OF PACKET, copy newline character
    ab3c:	461c      	mov	r4, r3
    ab3e:	7811      	ldrb	r1, [r2, #0]
    ab40:	290a      	cmp	r1, #10
    ab42:	d0eb      	beq.n	ab1c <grid_ui_nvm_load_event_configuration+0x4c>
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    ab44:	29ff      	cmp	r1, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    ab46:	bf1d      	ittte	ne
    ab48:	19a4      	addne	r4, r4, r6
    ab4a:	f804 100e 	strbne.w	r1, [r4, lr]
				
				cfgfound=1;
    ab4e:	4638      	movne	r0, r7
				copydone = 1;
    ab50:	463d      	moveq	r5, r7
    ab52:	e7ec      	b.n	ab2e <grid_ui_nvm_load_event_configuration+0x5e>
	}
	
	return cfgfound;
	
	
}
    ab54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ab58:	00005e2d 	.word	0x00005e2d
    ab5c:	00005ebd 	.word	0x00005ebd
    ab60:	0000c2bd 	.word	0x0000c2bd
    ab64:	20004308 	.word	0x20004308

0000ab68 <grid_ui_nvm_clear_event_configuration>:
uint8_t grid_ui_nvm_clear_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    ab68:	b510      	push	{r4, lr}
    ab6a:	460c      	mov	r4, r1
		
		uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    ab6c:	4611      	mov	r1, r2
    ab6e:	4620      	mov	r0, r4
    ab70:	4b05      	ldr	r3, [pc, #20]	; (ab88 <grid_ui_nvm_clear_event_configuration+0x20>)
    ab72:	4798      	blx	r3
		
		

		flash_erase(nvm->flash, GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset, 1);
    ab74:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    ab78:	2201      	movs	r2, #1
    ab7a:	0249      	lsls	r1, r1, #9
    ab7c:	6820      	ldr	r0, [r4, #0]
    ab7e:	4b03      	ldr	r3, [pc, #12]	; (ab8c <grid_ui_nvm_clear_event_configuration+0x24>)
    ab80:	4798      	blx	r3

		
		
		return 1;
		
}
    ab82:	2001      	movs	r0, #1
    ab84:	bd10      	pop	{r4, pc}
    ab86:	bf00      	nop
    ab88:	00005ebd 	.word	0x00005ebd
    ab8c:	0000c37d 	.word	0x0000c37d

0000ab90 <grid_ui_event_find>:
	
}



uint8_t grid_ui_event_find(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    ab90:	b470      	push	{r4, r5, r6}

	uint8_t event_index = 255;
		
	for(uint8_t i=0; i<ele->event_list_length; i++){
    ab92:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
    ab96:	b17e      	cbz	r6, abb8 <grid_ui_event_find+0x28>
    ab98:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    ab9a:	2300      	movs	r3, #0
    ab9c:	20ff      	movs	r0, #255	; 0xff
    ab9e:	b2dc      	uxtb	r4, r3
    aba0:	7a95      	ldrb	r5, [r2, #10]
    aba2:	428d      	cmp	r5, r1
    aba4:	bf08      	it	eq
    aba6:	4620      	moveq	r0, r4
    aba8:	3301      	adds	r3, #1
    abaa:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    abae:	b2dc      	uxtb	r4, r3
    abb0:	42a6      	cmp	r6, r4
    abb2:	d8f4      	bhi.n	ab9e <grid_ui_event_find+0xe>

		
		
	return event_index;
	
}
    abb4:	bc70      	pop	{r4, r5, r6}
    abb6:	4770      	bx	lr
	uint8_t event_index = 255;
    abb8:	20ff      	movs	r0, #255	; 0xff
    abba:	e7fb      	b.n	abb4 <grid_ui_event_find+0x24>

0000abbc <grid_ui_event_trigger>:

void grid_ui_event_trigger(struct grid_ui_element* ele, uint8_t event_index){

	if (event_index == 255){
    abbc:	29ff      	cmp	r1, #255	; 0xff
    abbe:	d006      	beq.n	abce <grid_ui_event_trigger+0x12>
	
	struct grid_ui_event* eve = &ele->event_list[event_index];


		
	eve->trigger = GRID_UI_STATUS_TRIGGERED;
    abc0:	6e03      	ldr	r3, [r0, #96]	; 0x60
    abc2:	f44f 7286 	mov.w	r2, #268	; 0x10c
    abc6:	fb02 3101 	mla	r1, r2, r1, r3
    abca:	2305      	movs	r3, #5
    abcc:	724b      	strb	r3, [r1, #9]
    abce:	4770      	bx	lr

0000abd0 <grid_ui_event_render_action>:
		return 0;
	}
			
}

uint32_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    abd0:	b430      	push	{r4, r5}

	
	uint32_t i=0;
	
	for(true; i<eve->event_string_length; i++){
    abd2:	68c3      	ldr	r3, [r0, #12]
    abd4:	b15b      	cbz	r3, abee <grid_ui_event_render_action+0x1e>
    abd6:	f100 040f 	add.w	r4, r0, #15
    abda:	1e4a      	subs	r2, r1, #1
    abdc:	2300      	movs	r3, #0
		target_string[i] = eve->event_string[i];
    abde:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    abe2:	f802 5f01 	strb.w	r5, [r2, #1]!
	for(true; i<eve->event_string_length; i++){
    abe6:	3301      	adds	r3, #1
    abe8:	68c5      	ldr	r5, [r0, #12]
    abea:	429d      	cmp	r5, r3
    abec:	d8f7      	bhi.n	abde <grid_ui_event_render_action+0xe>
		
	}
		
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    abee:	68c2      	ldr	r2, [r0, #12]
    abf0:	6c44      	ldr	r4, [r0, #68]	; 0x44
    abf2:	4414      	add	r4, r2
    abf4:	42a3      	cmp	r3, r4
    abf6:	d20c      	bcs.n	ac12 <grid_ui_event_render_action+0x42>
    abf8:	4419      	add	r1, r3
		target_string[i] = eve->action_string[i-eve->event_string_length];
    abfa:	1a9a      	subs	r2, r3, r2
    abfc:	4402      	add	r2, r0
    abfe:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    ac02:	f801 2b01 	strb.w	r2, [r1], #1
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    ac06:	3301      	adds	r3, #1
    ac08:	68c2      	ldr	r2, [r0, #12]
    ac0a:	6c44      	ldr	r4, [r0, #68]	; 0x44
    ac0c:	4414      	add	r4, r2
    ac0e:	429c      	cmp	r4, r3
    ac10:	d8f3      	bhi.n	abfa <grid_ui_event_render_action+0x2a>
		
	}
	
	
	// RESET ENCODER RELATIVE TEMPLATE PARAMETER VALUES
	if(eve->parent->type == GRID_UI_ELEMENT_ENCODER){	
    ac12:	6843      	ldr	r3, [r0, #4]
    ac14:	7a5a      	ldrb	r2, [r3, #9]
    ac16:	2a03      	cmp	r2, #3
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = 255;	
    ac18:	bf04      	itt	eq
    ac1a:	22ff      	moveq	r2, #255	; 0xff
    ac1c:	635a      	streq	r2, [r3, #52]	; 0x34
	}
	
	
	return eve->event_string_length + eve->action_string_length;
    ac1e:	68c2      	ldr	r2, [r0, #12]
    ac20:	6c40      	ldr	r0, [r0, #68]	; 0x44
		
}
    ac22:	4410      	add	r0, r2
    ac24:	bc30      	pop	{r4, r5}
    ac26:	4770      	bx	lr

0000ac28 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    ac28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ac2c:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
    ac30:	9003      	str	r0, [sp, #12]
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    ac32:	4baa      	ldr	r3, [pc, #680]	; (aedc <grid_port_process_ui+0x2b4>)
    ac34:	785b      	ldrb	r3, [r3, #1]
    ac36:	b15b      	cbz	r3, ac50 <grid_port_process_ui+0x28>
    ac38:	f04f 0900 	mov.w	r9, #0
    ac3c:	464d      	mov	r5, r9
    ac3e:	464c      	mov	r4, r9
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ac40:	49a6      	ldr	r1, [pc, #664]	; (aedc <grid_port_process_ui+0x2b4>)
    ac42:	46aa      	mov	sl, r5
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    ac44:	f04f 0c64 	mov.w	ip, #100	; 0x64
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ac48:	f44f 7786 	mov.w	r7, #268	; 0x10c
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    ac4c:	46c8      	mov	r8, r9
    ac4e:	e047      	b.n	ace0 <grid_port_process_ui+0xb8>
    ac50:	f003 04ff 	and.w	r4, r3, #255	; 0xff
	uint8_t message_local_action_available = 0;
    ac54:	4625      	mov	r5, r4
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    ac56:	4ba2      	ldr	r3, [pc, #648]	; (aee0 <grid_port_process_ui+0x2b8>)
    ac58:	685b      	ldr	r3, [r3, #4]
    ac5a:	7a5b      	ldrb	r3, [r3, #9]
    ac5c:	2b00      	cmp	r3, #0
    ac5e:	d06d      	beq.n	ad3c <grid_port_process_ui+0x114>
    ac60:	2700      	movs	r7, #0
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    ac62:	499f      	ldr	r1, [pc, #636]	; (aee0 <grid_port_process_ui+0x2b8>)
    ac64:	f04f 0c64 	mov.w	ip, #100	; 0x64
    ac68:	46be      	mov	lr, r7
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ac6a:	f44f 7686 	mov.w	r6, #268	; 0x10c
    ac6e:	e05b      	b.n	ad28 <grid_port_process_ui+0x100>
						message_broadcast_action_available++;
    ac70:	3401      	adds	r4, #1
    ac72:	b2e4      	uxtb	r4, r4
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    ac74:	3301      	adds	r3, #1
    ac76:	b2db      	uxtb	r3, r3
    ac78:	684a      	ldr	r2, [r1, #4]
    ac7a:	4402      	add	r2, r0
    ac7c:	68d2      	ldr	r2, [r2, #12]
    ac7e:	4432      	add	r2, r6
    ac80:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
    ac84:	429a      	cmp	r2, r3
    ac86:	d90e      	bls.n	aca6 <grid_port_process_ui+0x7e>
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    ac88:	684a      	ldr	r2, [r1, #4]
    ac8a:	4402      	add	r2, r0
    ac8c:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ac8e:	4432      	add	r2, r6
    ac90:	6e12      	ldr	r2, [r2, #96]	; 0x60
    ac92:	fb07 2203 	mla	r2, r7, r3, r2
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    ac96:	7a52      	ldrb	r2, [r2, #9]
    ac98:	2a05      	cmp	r2, #5
    ac9a:	d1eb      	bne.n	ac74 <grid_port_process_ui+0x4c>
					if (k==0){
    ac9c:	2b00      	cmp	r3, #0
    ac9e:	d1e7      	bne.n	ac70 <grid_port_process_ui+0x48>
						message_local_action_available++;
    aca0:	3501      	adds	r5, #1
    aca2:	b2ed      	uxtb	r5, r5
    aca4:	e7e6      	b.n	ac74 <grid_port_process_ui+0x4c>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    aca6:	f10e 0e01 	add.w	lr, lr, #1
    acaa:	fa5f fe8e 	uxtb.w	lr, lr
    acae:	684b      	ldr	r3, [r1, #4]
    acb0:	4403      	add	r3, r0
    acb2:	7a5b      	ldrb	r3, [r3, #9]
    acb4:	4573      	cmp	r3, lr
    acb6:	d90b      	bls.n	acd0 <grid_port_process_ui+0xa8>
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    acb8:	684b      	ldr	r3, [r1, #4]
    acba:	fb0c f60e 	mul.w	r6, ip, lr
    acbe:	4403      	add	r3, r0
    acc0:	68db      	ldr	r3, [r3, #12]
    acc2:	4433      	add	r3, r6
    acc4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    acc8:	2b00      	cmp	r3, #0
    acca:	d0ec      	beq.n	aca6 <grid_port_process_ui+0x7e>
    accc:	4643      	mov	r3, r8
    acce:	e7db      	b.n	ac88 <grid_port_process_ui+0x60>
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    acd0:	f109 0901 	add.w	r9, r9, #1
    acd4:	fa5f f989 	uxtb.w	r9, r9
    acd8:	784b      	ldrb	r3, [r1, #1]
    acda:	b2db      	uxtb	r3, r3
    acdc:	454b      	cmp	r3, r9
    acde:	d9ba      	bls.n	ac56 <grid_port_process_ui+0x2e>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ace0:	684b      	ldr	r3, [r1, #4]
    ace2:	ea4f 1009 	mov.w	r0, r9, lsl #4
    ace6:	4403      	add	r3, r0
    ace8:	7a5b      	ldrb	r3, [r3, #9]
    acea:	2b00      	cmp	r3, #0
    acec:	d0f0      	beq.n	acd0 <grid_port_process_ui+0xa8>
    acee:	46d6      	mov	lr, sl
    acf0:	e7e2      	b.n	acb8 <grid_port_process_ui+0x90>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    acf2:	4673      	mov	r3, lr
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    acf4:	684a      	ldr	r2, [r1, #4]
    acf6:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    acf8:	4402      	add	r2, r0
    acfa:	6e12      	ldr	r2, [r2, #96]	; 0x60
    acfc:	fb06 2203 	mla	r2, r6, r3, r2
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    ad00:	7a52      	ldrb	r2, [r2, #9]
    ad02:	2a05      	cmp	r2, #5
				message_broadcast_action_available++;
    ad04:	bf04      	itt	eq
    ad06:	3401      	addeq	r4, #1
    ad08:	b2e4      	uxtbeq	r4, r4
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    ad0a:	3301      	adds	r3, #1
    ad0c:	b2db      	uxtb	r3, r3
    ad0e:	684a      	ldr	r2, [r1, #4]
    ad10:	68d2      	ldr	r2, [r2, #12]
    ad12:	4402      	add	r2, r0
    ad14:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
    ad18:	429a      	cmp	r2, r3
    ad1a:	d8eb      	bhi.n	acf4 <grid_port_process_ui+0xcc>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    ad1c:	3701      	adds	r7, #1
    ad1e:	b2ff      	uxtb	r7, r7
    ad20:	684b      	ldr	r3, [r1, #4]
    ad22:	7a5b      	ldrb	r3, [r3, #9]
    ad24:	42bb      	cmp	r3, r7
    ad26:	d909      	bls.n	ad3c <grid_port_process_ui+0x114>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    ad28:	684b      	ldr	r3, [r1, #4]
    ad2a:	fb0c f007 	mul.w	r0, ip, r7
    ad2e:	68db      	ldr	r3, [r3, #12]
    ad30:	4403      	add	r3, r0
    ad32:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    ad36:	2b00      	cmp	r3, #0
    ad38:	d1db      	bne.n	acf2 <grid_port_process_ui+0xca>
    ad3a:	e7ef      	b.n	ad1c <grid_port_process_ui+0xf4>
	struct grid_port* port[4] = {&GRID_PORT_N, &GRID_PORT_E, &GRID_PORT_S, &GRID_PORT_W};
    ad3c:	4b69      	ldr	r3, [pc, #420]	; (aee4 <grid_port_process_ui+0x2bc>)
    ad3e:	aed2      	add	r6, sp, #840	; 0x348
    ad40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    ad42:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    ad46:	46a3      	mov	fp, r4
		if (port[k]->ping_flag == 1){
    ad48:	f856 4b04 	ldr.w	r4, [r6], #4
    ad4c:	f642 7348 	movw	r3, #12104	; 0x2f48
    ad50:	5ce3      	ldrb	r3, [r4, r3]
    ad52:	2b01      	cmp	r3, #1
    ad54:	d013      	beq.n	ad7e <grid_port_process_ui+0x156>
	for (uint8_t k = 0; k<4; k++){
    ad56:	abd6      	add	r3, sp, #856	; 0x358
    ad58:	429e      	cmp	r6, r3
    ad5a:	d1f5      	bne.n	ad48 <grid_port_process_ui+0x120>
    ad5c:	465c      	mov	r4, fp
	if (message_local_action_available){
    ad5e:	2d00      	cmp	r5, #0
    ad60:	d137      	bne.n	add2 <grid_port_process_ui+0x1aa>
	if (por->cooldown > 0){
    ad62:	9a03      	ldr	r2, [sp, #12]
    ad64:	6813      	ldr	r3, [r2, #0]
    ad66:	2b00      	cmp	r3, #0
    ad68:	f000 80da 	beq.w	af20 <grid_port_process_ui+0x2f8>
		por->cooldown--;
    ad6c:	3b01      	subs	r3, #1
    ad6e:	6013      	str	r3, [r2, #0]
	if (por->cooldown > 10){
    ad70:	2b0a      	cmp	r3, #10
    ad72:	f240 80d5 	bls.w	af20 <grid_port_process_ui+0x2f8>
}
    ad76:	f50d 7d57 	add.w	sp, sp, #860	; 0x35c
    ad7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (grid_buffer_write_init(&port[k]->tx_buffer, port[k]->ping_packet_length)){
    ad7e:	f504 591c 	add.w	r9, r4, #9984	; 0x2700
    ad82:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    ad86:	f642 7347 	movw	r3, #12103	; 0x2f47
    ad8a:	5ce1      	ldrb	r1, [r4, r3]
    ad8c:	4648      	mov	r0, r9
    ad8e:	4b56      	ldr	r3, [pc, #344]	; (aee8 <grid_port_process_ui+0x2c0>)
    ad90:	4798      	blx	r3
    ad92:	b1c8      	cbz	r0, adc8 <grid_port_process_ui+0x1a0>
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    ad94:	f642 7347 	movw	r3, #12103	; 0x2f47
    ad98:	5ce3      	ldrb	r3, [r4, r3]
    ad9a:	b193      	cbz	r3, adc2 <grid_port_process_ui+0x19a>
    ad9c:	f504 583c 	add.w	r8, r4, #12032	; 0x2f00
    ada0:	f108 0832 	add.w	r8, r8, #50	; 0x32
    ada4:	2700      	movs	r7, #0
    ada6:	f504 5a3d 	add.w	sl, r4, #12096	; 0x2f40
    adaa:	f10a 0a07 	add.w	sl, sl, #7
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    adae:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    adb2:	4648      	mov	r0, r9
    adb4:	4b4d      	ldr	r3, [pc, #308]	; (aeec <grid_port_process_ui+0x2c4>)
    adb6:	4798      	blx	r3
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    adb8:	3701      	adds	r7, #1
    adba:	f89a 3000 	ldrb.w	r3, [sl]
    adbe:	42bb      	cmp	r3, r7
    adc0:	d8f5      	bhi.n	adae <grid_port_process_ui+0x186>
				grid_buffer_write_acknowledge(&port[k]->tx_buffer);
    adc2:	4648      	mov	r0, r9
    adc4:	4b4a      	ldr	r3, [pc, #296]	; (aef0 <grid_port_process_ui+0x2c8>)
    adc6:	4798      	blx	r3
			port[k]->ping_flag = 0;
    adc8:	2200      	movs	r2, #0
    adca:	f642 7348 	movw	r3, #12104	; 0x2f48
    adce:	54e2      	strb	r2, [r4, r3]
    add0:	e7c1      	b.n	ad56 <grid_port_process_ui+0x12e>
		grid_msg_init(&message);
    add2:	a86b      	add	r0, sp, #428	; 0x1ac
    add4:	4b47      	ldr	r3, [pc, #284]	; (aef4 <grid_port_process_ui+0x2cc>)
    add6:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    add8:	2500      	movs	r5, #0
    adda:	9500      	str	r5, [sp, #0]
    addc:	462b      	mov	r3, r5
    adde:	227f      	movs	r2, #127	; 0x7f
    ade0:	4611      	mov	r1, r2
    ade2:	a86b      	add	r0, sp, #428	; 0x1ac
    ade4:	4e44      	ldr	r6, [pc, #272]	; (aef8 <grid_port_process_ui+0x2d0>)
    ade6:	47b0      	blx	r6
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};				
    ade8:	f44f 72c8 	mov.w	r2, #400	; 0x190
    adec:	4629      	mov	r1, r5
    adee:	a807      	add	r0, sp, #28
    adf0:	4b42      	ldr	r3, [pc, #264]	; (aefc <grid_port_process_ui+0x2d4>)
    adf2:	4798      	blx	r3
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    adf4:	4b39      	ldr	r3, [pc, #228]	; (aedc <grid_port_process_ui+0x2b4>)
    adf6:	785b      	ldrb	r3, [r3, #1]
		uint32_t offset=0;
    adf8:	46a9      	mov	r9, r5
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    adfa:	2b00      	cmp	r3, #0
    adfc:	d046      	beq.n	ae8c <grid_port_process_ui+0x264>
    adfe:	f04f 0a00 	mov.w	sl, #0
    ae02:	46d1      	mov	r9, sl
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ae04:	4e35      	ldr	r6, [pc, #212]	; (aedc <grid_port_process_ui+0x2b4>)
					CRITICAL_SECTION_ENTER()
    ae06:	f8df b110 	ldr.w	fp, [pc, #272]	; af18 <grid_port_process_ui+0x2f0>
    ae0a:	e036      	b.n	ae7a <grid_port_process_ui+0x252>
					CRITICAL_SECTION_LEAVE()
    ae0c:	a805      	add	r0, sp, #20
    ae0e:	4b3c      	ldr	r3, [pc, #240]	; (af00 <grid_port_process_ui+0x2d8>)
    ae10:	4798      	blx	r3
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ae12:	3501      	adds	r5, #1
    ae14:	b2ed      	uxtb	r5, r5
    ae16:	6873      	ldr	r3, [r6, #4]
    ae18:	443b      	add	r3, r7
    ae1a:	7a5b      	ldrb	r3, [r3, #9]
    ae1c:	42ab      	cmp	r3, r5
    ae1e:	d924      	bls.n	ae6a <grid_port_process_ui+0x242>
				if (offset>GRID_PARAMETER_PACKET_marign){
    ae20:	f1b9 0fc8 	cmp.w	r9, #200	; 0xc8
    ae24:	d8f5      	bhi.n	ae12 <grid_port_process_ui+0x1ea>
					CRITICAL_SECTION_ENTER()
    ae26:	a805      	add	r0, sp, #20
    ae28:	47d8      	blx	fp
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    ae2a:	6873      	ldr	r3, [r6, #4]
    ae2c:	f04f 0864 	mov.w	r8, #100	; 0x64
    ae30:	fb08 f805 	mul.w	r8, r8, r5
    ae34:	443b      	add	r3, r7
    ae36:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ae38:	4443      	add	r3, r8
    ae3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    ae3c:	7a5b      	ldrb	r3, [r3, #9]
    ae3e:	2b05      	cmp	r3, #5
    ae40:	d1e4      	bne.n	ae0c <grid_port_process_ui+0x1e4>
						offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[event], &payload[offset]);
    ae42:	6873      	ldr	r3, [r6, #4]
    ae44:	443b      	add	r3, r7
    ae46:	68db      	ldr	r3, [r3, #12]
    ae48:	4443      	add	r3, r8
    ae4a:	aa07      	add	r2, sp, #28
    ae4c:	eb02 0109 	add.w	r1, r2, r9
    ae50:	6e18      	ldr	r0, [r3, #96]	; 0x60
    ae52:	4b2c      	ldr	r3, [pc, #176]	; (af04 <grid_port_process_ui+0x2dc>)
    ae54:	4798      	blx	r3
    ae56:	4481      	add	r9, r0
						grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[event]);
    ae58:	6873      	ldr	r3, [r6, #4]
    ae5a:	443b      	add	r3, r7
    ae5c:	68db      	ldr	r3, [r3, #12]
    ae5e:	4498      	add	r8, r3
    ae60:	f8d8 3060 	ldr.w	r3, [r8, #96]	; 0x60
	eve->trigger = GRID_UI_STATUS_READY;
    ae64:	2204      	movs	r2, #4
    ae66:	725a      	strb	r2, [r3, #9]
    ae68:	e7d0      	b.n	ae0c <grid_port_process_ui+0x1e4>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    ae6a:	f10a 0a01 	add.w	sl, sl, #1
    ae6e:	fa5f fa8a 	uxtb.w	sl, sl
    ae72:	7873      	ldrb	r3, [r6, #1]
    ae74:	b2db      	uxtb	r3, r3
    ae76:	4553      	cmp	r3, sl
    ae78:	d908      	bls.n	ae8c <grid_port_process_ui+0x264>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ae7a:	6873      	ldr	r3, [r6, #4]
    ae7c:	ea4f 170a 	mov.w	r7, sl, lsl #4
    ae80:	443b      	add	r3, r7
    ae82:	7a5b      	ldrb	r3, [r3, #9]
    ae84:	2500      	movs	r5, #0
    ae86:	2b00      	cmp	r3, #0
    ae88:	d1ca      	bne.n	ae20 <grid_port_process_ui+0x1f8>
    ae8a:	e7ee      	b.n	ae6a <grid_port_process_ui+0x242>
		grid_msg_body_append_text(&message, payload, offset);
    ae8c:	464a      	mov	r2, r9
    ae8e:	a907      	add	r1, sp, #28
    ae90:	a86b      	add	r0, sp, #428	; 0x1ac
    ae92:	4b1d      	ldr	r3, [pc, #116]	; (af08 <grid_port_process_ui+0x2e0>)
    ae94:	4798      	blx	r3
		grid_msg_packet_close(&message);
    ae96:	a86b      	add	r0, sp, #428	; 0x1ac
    ae98:	4b1c      	ldr	r3, [pc, #112]	; (af0c <grid_port_process_ui+0x2e4>)
    ae9a:	4798      	blx	r3
		uint32_t message_length = grid_msg_packet_get_length(&message);
    ae9c:	a86b      	add	r0, sp, #428	; 0x1ac
    ae9e:	4b1c      	ldr	r3, [pc, #112]	; (af10 <grid_port_process_ui+0x2e8>)
    aea0:	4798      	blx	r3
    aea2:	4606      	mov	r6, r0
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    aea4:	b281      	uxth	r1, r0
    aea6:	481b      	ldr	r0, [pc, #108]	; (af14 <grid_port_process_ui+0x2ec>)
    aea8:	4b0f      	ldr	r3, [pc, #60]	; (aee8 <grid_port_process_ui+0x2c0>)
    aeaa:	4798      	blx	r3
    aeac:	2800      	cmp	r0, #0
    aeae:	f43f af58 	beq.w	ad62 <grid_port_process_ui+0x13a>
			for(uint32_t i = 0; i<message_length; i++){
    aeb2:	b176      	cbz	r6, aed2 <grid_port_process_ui+0x2aa>
    aeb4:	2500      	movs	r5, #0
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    aeb6:	f8df 9064 	ldr.w	r9, [pc, #100]	; af1c <grid_port_process_ui+0x2f4>
    aeba:	f8df 8058 	ldr.w	r8, [pc, #88]	; af14 <grid_port_process_ui+0x2ec>
    aebe:	4f0b      	ldr	r7, [pc, #44]	; (aeec <grid_port_process_ui+0x2c4>)
    aec0:	4629      	mov	r1, r5
    aec2:	a86b      	add	r0, sp, #428	; 0x1ac
    aec4:	47c8      	blx	r9
    aec6:	4601      	mov	r1, r0
    aec8:	4640      	mov	r0, r8
    aeca:	47b8      	blx	r7
			for(uint32_t i = 0; i<message_length; i++){
    aecc:	3501      	adds	r5, #1
    aece:	42ae      	cmp	r6, r5
    aed0:	d1f6      	bne.n	aec0 <grid_port_process_ui+0x298>
			grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    aed2:	4810      	ldr	r0, [pc, #64]	; (af14 <grid_port_process_ui+0x2ec>)
    aed4:	4b06      	ldr	r3, [pc, #24]	; (aef0 <grid_port_process_ui+0x2c8>)
    aed6:	4798      	blx	r3
    aed8:	e743      	b.n	ad62 <grid_port_process_ui+0x13a>
    aeda:	bf00      	nop
    aedc:	20007254 	.word	0x20007254
    aee0:	20013e88 	.word	0x20013e88
    aee4:	0001491c 	.word	0x0001491c
    aee8:	000061a9 	.word	0x000061a9
    aeec:	000061e5 	.word	0x000061e5
    aef0:	00006205 	.word	0x00006205
    aef4:	00005941 	.word	0x00005941
    aef8:	00005989 	.word	0x00005989
    aefc:	00012f43 	.word	0x00012f43
    af00:	0000c20b 	.word	0x0000c20b
    af04:	0000abd1 	.word	0x0000abd1
    af08:	00005891 	.word	0x00005891
    af0c:	00005a89 	.word	0x00005a89
    af10:	00005879 	.word	0x00005879
    af14:	20006a44 	.word	0x20006a44
    af18:	0000c1fd 	.word	0x0000c1fd
    af1c:	00005a4b 	.word	0x00005a4b
	if (message_broadcast_action_available){
    af20:	2c00      	cmp	r4, #0
    af22:	f43f af28 	beq.w	ad76 <grid_port_process_ui+0x14e>
		grid_msg_init(&message);
    af26:	a86b      	add	r0, sp, #428	; 0x1ac
    af28:	4b7d      	ldr	r3, [pc, #500]	; (b120 <grid_port_process_ui+0x4f8>)
    af2a:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    af2c:	2300      	movs	r3, #0
    af2e:	9300      	str	r3, [sp, #0]
    af30:	227f      	movs	r2, #127	; 0x7f
    af32:	4611      	mov	r1, r2
    af34:	a86b      	add	r0, sp, #428	; 0x1ac
    af36:	4c7b      	ldr	r4, [pc, #492]	; (b124 <grid_port_process_ui+0x4fc>)
    af38:	47a0      	blx	r4
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    af3a:	4b7b      	ldr	r3, [pc, #492]	; (b128 <grid_port_process_ui+0x500>)
    af3c:	685b      	ldr	r3, [r3, #4]
    af3e:	7a5b      	ldrb	r3, [r3, #9]
    af40:	2b00      	cmp	r3, #0
    af42:	d053      	beq.n	afec <grid_port_process_ui+0x3c4>
    af44:	f04f 0900 	mov.w	r9, #0
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    af48:	4e77      	ldr	r6, [pc, #476]	; (b128 <grid_port_process_ui+0x500>)
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    af4a:	f8df 81f4 	ldr.w	r8, [pc, #500]	; b140 <grid_port_process_ui+0x518>
					CRITICAL_SECTION_ENTER()
    af4e:	f8df b1e8 	ldr.w	fp, [pc, #488]	; b138 <grid_port_process_ui+0x510>
					CRITICAL_SECTION_LEAVE()
    af52:	f8df a200 	ldr.w	sl, [pc, #512]	; b154 <grid_port_process_ui+0x52c>
    af56:	e03d      	b.n	afd4 <grid_port_process_ui+0x3ac>
    af58:	a806      	add	r0, sp, #24
    af5a:	47d0      	blx	sl
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    af5c:	3401      	adds	r4, #1
    af5e:	b2e4      	uxtb	r4, r4
    af60:	6873      	ldr	r3, [r6, #4]
    af62:	68db      	ldr	r3, [r3, #12]
    af64:	442b      	add	r3, r5
    af66:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    af6a:	42a3      	cmp	r3, r4
    af6c:	d92a      	bls.n	afc4 <grid_port_process_ui+0x39c>
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    af6e:	a86b      	add	r0, sp, #428	; 0x1ac
    af70:	47c0      	blx	r8
    af72:	28c8      	cmp	r0, #200	; 0xc8
    af74:	d8f2      	bhi.n	af5c <grid_port_process_ui+0x334>
					CRITICAL_SECTION_ENTER()
    af76:	a806      	add	r0, sp, #24
    af78:	47d8      	blx	fp
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    af7a:	6873      	ldr	r3, [r6, #4]
    af7c:	f44f 7786 	mov.w	r7, #268	; 0x10c
    af80:	fb07 f704 	mul.w	r7, r7, r4
    af84:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    af86:	442b      	add	r3, r5
    af88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    af8a:	443b      	add	r3, r7
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    af8c:	7a5b      	ldrb	r3, [r3, #9]
    af8e:	2b05      	cmp	r3, #5
    af90:	d1e2      	bne.n	af58 <grid_port_process_ui+0x330>
						uint32_t offset = grid_msg_body_get_length(&message); 
    af92:	a86b      	add	r0, sp, #428	; 0x1ac
    af94:	4b65      	ldr	r3, [pc, #404]	; (b12c <grid_port_process_ui+0x504>)
    af96:	4798      	blx	r3
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    af98:	6873      	ldr	r3, [r6, #4]
    af9a:	f100 0114 	add.w	r1, r0, #20
    af9e:	68db      	ldr	r3, [r3, #12]
    afa0:	442b      	add	r3, r5
    afa2:	6e18      	ldr	r0, [r3, #96]	; 0x60
    afa4:	ab6b      	add	r3, sp, #428	; 0x1ac
    afa6:	4419      	add	r1, r3
    afa8:	4438      	add	r0, r7
    afaa:	4b61      	ldr	r3, [pc, #388]	; (b130 <grid_port_process_ui+0x508>)
    afac:	4798      	blx	r3
    afae:	9bd0      	ldr	r3, [sp, #832]	; 0x340
    afb0:	4403      	add	r3, r0
    afb2:	93d0      	str	r3, [sp, #832]	; 0x340
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    afb4:	6873      	ldr	r3, [r6, #4]
    afb6:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    afb8:	442b      	add	r3, r5
    afba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    afbc:	441f      	add	r7, r3
    afbe:	2304      	movs	r3, #4
    afc0:	727b      	strb	r3, [r7, #9]
    afc2:	e7c9      	b.n	af58 <grid_port_process_ui+0x330>
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    afc4:	f109 0901 	add.w	r9, r9, #1
    afc8:	fa5f f989 	uxtb.w	r9, r9
    afcc:	6873      	ldr	r3, [r6, #4]
    afce:	7a5b      	ldrb	r3, [r3, #9]
    afd0:	454b      	cmp	r3, r9
    afd2:	d90b      	bls.n	afec <grid_port_process_ui+0x3c4>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    afd4:	6873      	ldr	r3, [r6, #4]
    afd6:	2564      	movs	r5, #100	; 0x64
    afd8:	fb05 f509 	mul.w	r5, r5, r9
    afdc:	68db      	ldr	r3, [r3, #12]
    afde:	442b      	add	r3, r5
    afe0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    afe4:	2400      	movs	r4, #0
    afe6:	2b00      	cmp	r3, #0
    afe8:	d1c1      	bne.n	af6e <grid_port_process_ui+0x346>
    afea:	e7eb      	b.n	afc4 <grid_port_process_ui+0x39c>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    afec:	4b51      	ldr	r3, [pc, #324]	; (b134 <grid_port_process_ui+0x50c>)
    afee:	785b      	ldrb	r3, [r3, #1]
    aff0:	2b00      	cmp	r3, #0
    aff2:	d06d      	beq.n	b0d0 <grid_port_process_ui+0x4a8>
    aff4:	2300      	movs	r3, #0
    aff6:	9302      	str	r3, [sp, #8]
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    aff8:	4e4e      	ldr	r6, [pc, #312]	; (b134 <grid_port_process_ui+0x50c>)
    affa:	e05b      	b.n	b0b4 <grid_port_process_ui+0x48c>
						CRITICAL_SECTION_LEAVE()
    affc:	a807      	add	r0, sp, #28
    affe:	47d8      	blx	fp
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    b000:	3401      	adds	r4, #1
    b002:	b2e4      	uxtb	r4, r4
    b004:	6873      	ldr	r3, [r6, #4]
    b006:	443b      	add	r3, r7
    b008:	68db      	ldr	r3, [r3, #12]
    b00a:	442b      	add	r3, r5
    b00c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    b010:	42a3      	cmp	r3, r4
    b012:	d92f      	bls.n	b074 <grid_port_process_ui+0x44c>
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    b014:	a86b      	add	r0, sp, #428	; 0x1ac
    b016:	47c8      	blx	r9
    b018:	28c8      	cmp	r0, #200	; 0xc8
    b01a:	d8f1      	bhi.n	b000 <grid_port_process_ui+0x3d8>
						CRITICAL_SECTION_ENTER()
    b01c:	a807      	add	r0, sp, #28
    b01e:	4b46      	ldr	r3, [pc, #280]	; (b138 <grid_port_process_ui+0x510>)
    b020:	4798      	blx	r3
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    b022:	6873      	ldr	r3, [r6, #4]
    b024:	f44f 7886 	mov.w	r8, #268	; 0x10c
    b028:	fb08 f804 	mul.w	r8, r8, r4
    b02c:	443b      	add	r3, r7
    b02e:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    b030:	442b      	add	r3, r5
    b032:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    b034:	4443      	add	r3, r8
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    b036:	7a5b      	ldrb	r3, [r3, #9]
    b038:	2b05      	cmp	r3, #5
    b03a:	d1df      	bne.n	affc <grid_port_process_ui+0x3d4>
							uint32_t offset = grid_msg_body_get_length(&message); 
    b03c:	a86b      	add	r0, sp, #428	; 0x1ac
    b03e:	4b3b      	ldr	r3, [pc, #236]	; (b12c <grid_port_process_ui+0x504>)
    b040:	4798      	blx	r3
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    b042:	6873      	ldr	r3, [r6, #4]
    b044:	f100 0114 	add.w	r1, r0, #20
    b048:	443b      	add	r3, r7
    b04a:	68db      	ldr	r3, [r3, #12]
    b04c:	442b      	add	r3, r5
    b04e:	6e18      	ldr	r0, [r3, #96]	; 0x60
    b050:	ab6b      	add	r3, sp, #428	; 0x1ac
    b052:	4419      	add	r1, r3
    b054:	4440      	add	r0, r8
    b056:	4b36      	ldr	r3, [pc, #216]	; (b130 <grid_port_process_ui+0x508>)
    b058:	4798      	blx	r3
    b05a:	9bd0      	ldr	r3, [sp, #832]	; 0x340
    b05c:	4403      	add	r3, r0
    b05e:	93d0      	str	r3, [sp, #832]	; 0x340
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    b060:	6873      	ldr	r3, [r6, #4]
    b062:	443b      	add	r3, r7
    b064:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    b066:	442b      	add	r3, r5
    b068:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    b06a:	4498      	add	r8, r3
    b06c:	2304      	movs	r3, #4
    b06e:	f888 3009 	strb.w	r3, [r8, #9]
    b072:	e7c3      	b.n	affc <grid_port_process_ui+0x3d4>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    b074:	f10a 0a01 	add.w	sl, sl, #1
    b078:	fa5f fa8a 	uxtb.w	sl, sl
    b07c:	6873      	ldr	r3, [r6, #4]
    b07e:	443b      	add	r3, r7
    b080:	7a5b      	ldrb	r3, [r3, #9]
    b082:	4553      	cmp	r3, sl
    b084:	d90d      	bls.n	b0a2 <grid_port_process_ui+0x47a>
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    b086:	6873      	ldr	r3, [r6, #4]
    b088:	2564      	movs	r5, #100	; 0x64
    b08a:	fb05 f50a 	mul.w	r5, r5, sl
    b08e:	443b      	add	r3, r7
    b090:	68db      	ldr	r3, [r3, #12]
    b092:	442b      	add	r3, r5
    b094:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    b098:	2b01      	cmp	r3, #1
    b09a:	bf88      	it	hi
    b09c:	2401      	movhi	r4, #1
    b09e:	d8b9      	bhi.n	b014 <grid_port_process_ui+0x3ec>
    b0a0:	e7e8      	b.n	b074 <grid_port_process_ui+0x44c>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    b0a2:	9b02      	ldr	r3, [sp, #8]
    b0a4:	3301      	adds	r3, #1
    b0a6:	b2db      	uxtb	r3, r3
    b0a8:	461a      	mov	r2, r3
    b0aa:	9302      	str	r3, [sp, #8]
    b0ac:	7873      	ldrb	r3, [r6, #1]
    b0ae:	b2db      	uxtb	r3, r3
    b0b0:	4293      	cmp	r3, r2
    b0b2:	d90d      	bls.n	b0d0 <grid_port_process_ui+0x4a8>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    b0b4:	6873      	ldr	r3, [r6, #4]
    b0b6:	9a02      	ldr	r2, [sp, #8]
    b0b8:	0117      	lsls	r7, r2, #4
    b0ba:	443b      	add	r3, r7
    b0bc:	7a5b      	ldrb	r3, [r3, #9]
    b0be:	2b00      	cmp	r3, #0
    b0c0:	d0ef      	beq.n	b0a2 <grid_port_process_ui+0x47a>
    b0c2:	f04f 0a00 	mov.w	sl, #0
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    b0c6:	f8df 9078 	ldr.w	r9, [pc, #120]	; b140 <grid_port_process_ui+0x518>
						CRITICAL_SECTION_LEAVE()
    b0ca:	f8df b088 	ldr.w	fp, [pc, #136]	; b154 <grid_port_process_ui+0x52c>
    b0ce:	e7da      	b.n	b086 <grid_port_process_ui+0x45e>
		por->cooldown += 10;
    b0d0:	9a03      	ldr	r2, [sp, #12]
    b0d2:	6813      	ldr	r3, [r2, #0]
    b0d4:	330a      	adds	r3, #10
    b0d6:	6013      	str	r3, [r2, #0]
		grid_msg_packet_close(&message);
    b0d8:	a86b      	add	r0, sp, #428	; 0x1ac
    b0da:	4b18      	ldr	r3, [pc, #96]	; (b13c <grid_port_process_ui+0x514>)
    b0dc:	4798      	blx	r3
		uint32_t length = grid_msg_packet_get_length(&message);
    b0de:	a86b      	add	r0, sp, #428	; 0x1ac
    b0e0:	4b17      	ldr	r3, [pc, #92]	; (b140 <grid_port_process_ui+0x518>)
    b0e2:	4798      	blx	r3
    b0e4:	4605      	mov	r5, r0
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    b0e6:	b281      	uxth	r1, r0
    b0e8:	4816      	ldr	r0, [pc, #88]	; (b144 <grid_port_process_ui+0x51c>)
    b0ea:	4b17      	ldr	r3, [pc, #92]	; (b148 <grid_port_process_ui+0x520>)
    b0ec:	4798      	blx	r3
    b0ee:	2800      	cmp	r0, #0
    b0f0:	f43f ae41 	beq.w	ad76 <grid_port_process_ui+0x14e>
			for(uint16_t i = 0; i<length; i++){
    b0f4:	b17d      	cbz	r5, b116 <grid_port_process_ui+0x4ee>
    b0f6:	2100      	movs	r1, #0
    b0f8:	460c      	mov	r4, r1
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    b0fa:	f8df 805c 	ldr.w	r8, [pc, #92]	; b158 <grid_port_process_ui+0x530>
    b0fe:	4f11      	ldr	r7, [pc, #68]	; (b144 <grid_port_process_ui+0x51c>)
    b100:	4e12      	ldr	r6, [pc, #72]	; (b14c <grid_port_process_ui+0x524>)
    b102:	a86b      	add	r0, sp, #428	; 0x1ac
    b104:	47c0      	blx	r8
    b106:	4601      	mov	r1, r0
    b108:	4638      	mov	r0, r7
    b10a:	47b0      	blx	r6
			for(uint16_t i = 0; i<length; i++){
    b10c:	3401      	adds	r4, #1
    b10e:	b2a4      	uxth	r4, r4
    b110:	4621      	mov	r1, r4
    b112:	42a5      	cmp	r5, r4
    b114:	d8f5      	bhi.n	b102 <grid_port_process_ui+0x4da>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    b116:	480b      	ldr	r0, [pc, #44]	; (b144 <grid_port_process_ui+0x51c>)
    b118:	4b0d      	ldr	r3, [pc, #52]	; (b150 <grid_port_process_ui+0x528>)
    b11a:	4798      	blx	r3
    b11c:	e62b      	b.n	ad76 <grid_port_process_ui+0x14e>
    b11e:	bf00      	nop
    b120:	00005941 	.word	0x00005941
    b124:	00005989 	.word	0x00005989
    b128:	20013e88 	.word	0x20013e88
    b12c:	0000588b 	.word	0x0000588b
    b130:	0000abd1 	.word	0x0000abd1
    b134:	20007254 	.word	0x20007254
    b138:	0000c1fd 	.word	0x0000c1fd
    b13c:	00005a89 	.word	0x00005a89
    b140:	00005879 	.word	0x00005879
    b144:	20006e3c 	.word	0x20006e3c
    b148:	000061a9 	.word	0x000061a9
    b14c:	000061e5 	.word	0x000061e5
    b150:	00006205 	.word	0x00006205
    b154:	0000c20b 	.word	0x0000c20b
    b158:	00005a4b 	.word	0x00005a4b

0000b15c <grid_ui_event_template_action>:

uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
	
	if (event_index == 255){
    b15c:	29ff      	cmp	r1, #255	; 0xff
    b15e:	f000 8135 	beq.w	b3cc <grid_ui_event_template_action+0x270>
uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
    b162:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b166:	b085      	sub	sp, #20
    b168:	4605      	mov	r5, r0
		
		return;
	}
	
	// TEMPLATE EVENT
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    b16a:	f44f 7786 	mov.w	r7, #268	; 0x10c
    b16e:	fb07 f701 	mul.w	r7, r7, r1
    b172:	6e00      	ldr	r0, [r0, #96]	; 0x60
    b174:	4438      	add	r0, r7
    b176:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    b17a:	2b00      	cmp	r3, #0
    b17c:	f000 808e 	beq.w	b29c <grid_ui_event_template_action+0x140>
    b180:	2400      	movs	r4, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
				
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    b182:	f8df 825c 	ldr.w	r8, [pc, #604]	; b3e0 <grid_ui_event_template_action+0x284>
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    b186:	f8df 925c 	ldr.w	r9, [pc, #604]	; b3e4 <grid_ui_event_template_action+0x288>
    b18a:	f8df a25c 	ldr.w	sl, [pc, #604]	; b3e8 <grid_ui_event_template_action+0x28c>
    b18e:	e042      	b.n	b216 <grid_ui_event_template_action+0xba>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    b190:	eb06 0286 	add.w	r2, r6, r6, lsl #2
    b194:	4402      	add	r2, r0
    b196:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
    b19a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    b19e:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    b1a0:	f892 1033 	ldrb.w	r1, [r2, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    b1a4:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
			uint8_t error = 0;
    b1a8:	f10d 0e10 	add.w	lr, sp, #16
    b1ac:	f04f 0c00 	mov.w	ip, #0
    b1b0:	f80e cd01 	strb.w	ip, [lr, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    b1b4:	f8cd e000 	str.w	lr, [sp]
    b1b8:	3010      	adds	r0, #16
    b1ba:	47c0      	blx	r8
    b1bc:	e035      	b.n	b22a <grid_ui_event_template_action+0xce>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].event_parameter_list[i].address];
    b1be:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    b1c2:	4406      	add	r6, r0
    b1c4:	f896 3031 	ldrb.w	r3, [r6, #49]	; 0x31
    b1c8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    b1cc:	6a1b      	ldr	r3, [r3, #32]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    b1ce:	f896 1033 	ldrb.w	r1, [r6, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    b1d2:	f896 2032 	ldrb.w	r2, [r6, #50]	; 0x32
			uint8_t error = 0;
    b1d6:	ae04      	add	r6, sp, #16
    b1d8:	f04f 0e00 	mov.w	lr, #0
    b1dc:	f806 ed01 	strb.w	lr, [r6, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    b1e0:	9600      	str	r6, [sp, #0]
    b1e2:	3010      	adds	r0, #16
    b1e4:	47c0      	blx	r8
    b1e6:	e00e      	b.n	b206 <grid_ui_event_template_action+0xaa>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    b1e8:	4648      	mov	r0, r9
    b1ea:	4b79      	ldr	r3, [pc, #484]	; (b3d0 <grid_ui_event_template_action+0x274>)
    b1ec:	4798      	blx	r3
    b1ee:	4603      	mov	r3, r0
			}
				
			uint8_t error = 0;
    b1f0:	a904      	add	r1, sp, #16
    b1f2:	2200      	movs	r2, #0
    b1f4:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    b1f8:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    b1fa:	19d0      	adds	r0, r2, r7
    b1fc:	9100      	str	r1, [sp, #0]
    b1fe:	4632      	mov	r2, r6
    b200:	4659      	mov	r1, fp
    b202:	3010      	adds	r0, #16
    b204:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    b206:	3401      	adds	r4, #1
    b208:	b2e4      	uxtb	r4, r4
    b20a:	6e28      	ldr	r0, [r5, #96]	; 0x60
    b20c:	4438      	add	r0, r7
    b20e:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    b212:	42a3      	cmp	r3, r4
    b214:	d942      	bls.n	b29c <grid_ui_event_template_action+0x140>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'P' || ele->event_list[event_index].event_parameter_list[i].group == 'B'){
    b216:	4626      	mov	r6, r4
    b218:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    b21c:	4403      	add	r3, r0
    b21e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    b222:	2b50      	cmp	r3, #80	; 0x50
    b224:	d0b4      	beq.n	b190 <grid_ui_event_template_action+0x34>
    b226:	2b42      	cmp	r3, #66	; 0x42
    b228:	d0b2      	beq.n	b190 <grid_ui_event_template_action+0x34>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'E'){
    b22a:	6e28      	ldr	r0, [r5, #96]	; 0x60
    b22c:	4438      	add	r0, r7
    b22e:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    b232:	4403      	add	r3, r0
    b234:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    b238:	2b45      	cmp	r3, #69	; 0x45
    b23a:	d0c0      	beq.n	b1be <grid_ui_event_template_action+0x62>
		else if (ele->event_list[event_index].event_parameter_list[i].group == 'Z'){
    b23c:	2b5a      	cmp	r3, #90	; 0x5a
    b23e:	d1e2      	bne.n	b206 <grid_ui_event_template_action+0xaa>
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    b240:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    b244:	4430      	add	r0, r6
    b246:	f890 b033 	ldrb.w	fp, [r0, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    b24a:	f890 6032 	ldrb.w	r6, [r0, #50]	; 0x32
			if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    b24e:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
    b252:	2b00      	cmp	r3, #0
    b254:	d0c8      	beq.n	b1e8 <grid_ui_event_template_action+0x8c>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    b256:	2b01      	cmp	r3, #1
    b258:	d009      	beq.n	b26e <grid_ui_event_template_action+0x112>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    b25a:	2b02      	cmp	r3, #2
    b25c:	d00c      	beq.n	b278 <grid_ui_event_template_action+0x11c>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    b25e:	2b03      	cmp	r3, #3
    b260:	d00f      	beq.n	b282 <grid_ui_event_template_action+0x126>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    b262:	2b04      	cmp	r3, #4
    b264:	d012      	beq.n	b28c <grid_ui_event_template_action+0x130>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    b266:	2b05      	cmp	r3, #5
    b268:	d014      	beq.n	b294 <grid_ui_event_template_action+0x138>
			uint32_t parameter_value = 0;
    b26a:	2300      	movs	r3, #0
    b26c:	e7c0      	b.n	b1f0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    b26e:	4648      	mov	r0, r9
    b270:	4b58      	ldr	r3, [pc, #352]	; (b3d4 <grid_ui_event_template_action+0x278>)
    b272:	4798      	blx	r3
    b274:	4603      	mov	r3, r0
    b276:	e7bb      	b.n	b1f0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    b278:	4648      	mov	r0, r9
    b27a:	4b57      	ldr	r3, [pc, #348]	; (b3d8 <grid_ui_event_template_action+0x27c>)
    b27c:	4798      	blx	r3
    b27e:	4603      	mov	r3, r0
    b280:	e7b6      	b.n	b1f0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    b282:	4648      	mov	r0, r9
    b284:	4b55      	ldr	r3, [pc, #340]	; (b3dc <grid_ui_event_template_action+0x280>)
    b286:	4798      	blx	r3
    b288:	4603      	mov	r3, r0
    b28a:	e7b1      	b.n	b1f0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_state.mapmodestate;
    b28c:	f899 3010 	ldrb.w	r3, [r9, #16]
    b290:	b2db      	uxtb	r3, r3
    b292:	e7ad      	b.n	b1f0 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    b294:	4648      	mov	r0, r9
    b296:	47d0      	blx	sl
    b298:	4603      	mov	r3, r0
    b29a:	e7a9      	b.n	b1f0 <grid_ui_event_template_action+0x94>
			

			
	}
	// TEMPLATE ACTION
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    b29c:	6e28      	ldr	r0, [r5, #96]	; 0x60
    b29e:	4438      	add	r0, r7
    b2a0:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    b2a4:	2b00      	cmp	r3, #0
    b2a6:	f000 808e 	beq.w	b3c6 <grid_ui_event_template_action+0x26a>
    b2aa:	2400      	movs	r4, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
			
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    b2ac:	f8df 8130 	ldr.w	r8, [pc, #304]	; b3e0 <grid_ui_event_template_action+0x284>
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    b2b0:	f8df 9130 	ldr.w	r9, [pc, #304]	; b3e4 <grid_ui_event_template_action+0x288>
    b2b4:	f8df a130 	ldr.w	sl, [pc, #304]	; b3e8 <grid_ui_event_template_action+0x28c>
    b2b8:	e042      	b.n	b340 <grid_ui_event_template_action+0x1e4>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    b2ba:	eb06 0286 	add.w	r2, r6, r6, lsl #2
    b2be:	4402      	add	r2, r0
    b2c0:	f892 30c3 	ldrb.w	r3, [r2, #195]	; 0xc3
    b2c4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    b2c8:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    b2ca:	f892 10c5 	ldrb.w	r1, [r2, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    b2ce:	f892 20c4 	ldrb.w	r2, [r2, #196]	; 0xc4
			uint8_t error = 0;
    b2d2:	f10d 0e10 	add.w	lr, sp, #16
    b2d6:	f04f 0c00 	mov.w	ip, #0
    b2da:	f80e cd01 	strb.w	ip, [lr, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    b2de:	f8cd e000 	str.w	lr, [sp]
    b2e2:	3048      	adds	r0, #72	; 0x48
    b2e4:	47c0      	blx	r8
    b2e6:	e035      	b.n	b354 <grid_ui_event_template_action+0x1f8>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].action_parameter_list[i].address];
    b2e8:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    b2ec:	4406      	add	r6, r0
    b2ee:	f896 30c3 	ldrb.w	r3, [r6, #195]	; 0xc3
    b2f2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    b2f6:	6a1b      	ldr	r3, [r3, #32]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    b2f8:	f896 10c5 	ldrb.w	r1, [r6, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    b2fc:	f896 20c4 	ldrb.w	r2, [r6, #196]	; 0xc4
			uint8_t error = 0;
    b300:	ae04      	add	r6, sp, #16
    b302:	f04f 0e00 	mov.w	lr, #0
    b306:	f806 ed01 	strb.w	lr, [r6, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    b30a:	9600      	str	r6, [sp, #0]
    b30c:	3048      	adds	r0, #72	; 0x48
    b30e:	47c0      	blx	r8
    b310:	e00e      	b.n	b330 <grid_ui_event_template_action+0x1d4>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    b312:	4648      	mov	r0, r9
    b314:	4b2e      	ldr	r3, [pc, #184]	; (b3d0 <grid_ui_event_template_action+0x274>)
    b316:	4798      	blx	r3
    b318:	4603      	mov	r3, r0
			}
			
			uint8_t error = 0;
    b31a:	a904      	add	r1, sp, #16
    b31c:	2200      	movs	r2, #0
    b31e:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    b322:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    b324:	19d0      	adds	r0, r2, r7
    b326:	9100      	str	r1, [sp, #0]
    b328:	4632      	mov	r2, r6
    b32a:	4659      	mov	r1, fp
    b32c:	3048      	adds	r0, #72	; 0x48
    b32e:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    b330:	3401      	adds	r4, #1
    b332:	b2e4      	uxtb	r4, r4
    b334:	6e28      	ldr	r0, [r5, #96]	; 0x60
    b336:	4438      	add	r0, r7
    b338:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    b33c:	42a3      	cmp	r3, r4
    b33e:	d942      	bls.n	b3c6 <grid_ui_event_template_action+0x26a>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'P' || ele->event_list[event_index].action_parameter_list[i].group == 'B'){
    b340:	4626      	mov	r6, r4
    b342:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    b346:	4403      	add	r3, r0
    b348:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    b34c:	2b50      	cmp	r3, #80	; 0x50
    b34e:	d0b4      	beq.n	b2ba <grid_ui_event_template_action+0x15e>
    b350:	2b42      	cmp	r3, #66	; 0x42
    b352:	d0b2      	beq.n	b2ba <grid_ui_event_template_action+0x15e>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'E'){
    b354:	6e28      	ldr	r0, [r5, #96]	; 0x60
    b356:	4438      	add	r0, r7
    b358:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    b35c:	4403      	add	r3, r0
    b35e:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    b362:	2b45      	cmp	r3, #69	; 0x45
    b364:	d0c0      	beq.n	b2e8 <grid_ui_event_template_action+0x18c>
		else if (ele->event_list[event_index].action_parameter_list[i].group == 'Z'){
    b366:	2b5a      	cmp	r3, #90	; 0x5a
    b368:	d1e2      	bne.n	b330 <grid_ui_event_template_action+0x1d4>
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    b36a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    b36e:	4430      	add	r0, r6
    b370:	f890 b0c5 	ldrb.w	fp, [r0, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    b374:	f890 60c4 	ldrb.w	r6, [r0, #196]	; 0xc4
			if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    b378:	f890 30c3 	ldrb.w	r3, [r0, #195]	; 0xc3
    b37c:	2b00      	cmp	r3, #0
    b37e:	d0c8      	beq.n	b312 <grid_ui_event_template_action+0x1b6>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    b380:	2b01      	cmp	r3, #1
    b382:	d009      	beq.n	b398 <grid_ui_event_template_action+0x23c>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    b384:	2b02      	cmp	r3, #2
    b386:	d00c      	beq.n	b3a2 <grid_ui_event_template_action+0x246>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    b388:	2b03      	cmp	r3, #3
    b38a:	d00f      	beq.n	b3ac <grid_ui_event_template_action+0x250>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    b38c:	2b04      	cmp	r3, #4
    b38e:	d012      	beq.n	b3b6 <grid_ui_event_template_action+0x25a>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    b390:	2b05      	cmp	r3, #5
    b392:	d014      	beq.n	b3be <grid_ui_event_template_action+0x262>
			uint32_t parameter_value = 0;
    b394:	2300      	movs	r3, #0
    b396:	e7c0      	b.n	b31a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    b398:	4648      	mov	r0, r9
    b39a:	4b0e      	ldr	r3, [pc, #56]	; (b3d4 <grid_ui_event_template_action+0x278>)
    b39c:	4798      	blx	r3
    b39e:	4603      	mov	r3, r0
    b3a0:	e7bb      	b.n	b31a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    b3a2:	4648      	mov	r0, r9
    b3a4:	4b0c      	ldr	r3, [pc, #48]	; (b3d8 <grid_ui_event_template_action+0x27c>)
    b3a6:	4798      	blx	r3
    b3a8:	4603      	mov	r3, r0
    b3aa:	e7b6      	b.n	b31a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    b3ac:	4648      	mov	r0, r9
    b3ae:	4b0b      	ldr	r3, [pc, #44]	; (b3dc <grid_ui_event_template_action+0x280>)
    b3b0:	4798      	blx	r3
    b3b2:	4603      	mov	r3, r0
    b3b4:	e7b1      	b.n	b31a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_state.mapmodestate;
    b3b6:	f899 3010 	ldrb.w	r3, [r9, #16]
    b3ba:	b2db      	uxtb	r3, r3
    b3bc:	e7ad      	b.n	b31a <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    b3be:	4648      	mov	r0, r9
    b3c0:	47d0      	blx	sl
    b3c2:	4603      	mov	r3, r0
    b3c4:	e7a9      	b.n	b31a <grid_ui_event_template_action+0x1be>
	
	
	
	
	
}
    b3c6:	b005      	add	sp, #20
    b3c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b3cc:	4770      	bx	lr
    b3ce:	bf00      	nop
    b3d0:	0000a08b 	.word	0x0000a08b
    b3d4:	0000a095 	.word	0x0000a095
    b3d8:	0000a09b 	.word	0x0000a09b
    b3dc:	0000a0a1 	.word	0x0000a0a1
    b3e0:	0000a429 	.word	0x0000a429
    b3e4:	20007260 	.word	0x20007260
    b3e8:	0000a0a7 	.word	0x0000a0a7

0000b3ec <grid_ui_event_register_actionstring>:
void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    b3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b3f0:	b083      	sub	sp, #12
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b3f2:	f890 e05c 	ldrb.w	lr, [r0, #92]	; 0x5c
    b3f6:	f1be 0f00 	cmp.w	lr, #0
    b3fa:	f000 80e5 	beq.w	b5c8 <grid_ui_event_register_actionstring+0x1dc>
    b3fe:	6e05      	ldr	r5, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    b400:	2400      	movs	r4, #0
    b402:	f04f 0aff 	mov.w	sl, #255	; 0xff
    b406:	b2e6      	uxtb	r6, r4
    b408:	7aaf      	ldrb	r7, [r5, #10]
    b40a:	428f      	cmp	r7, r1
    b40c:	bf08      	it	eq
    b40e:	46b2      	moveq	sl, r6
    b410:	3401      	adds	r4, #1
    b412:	f505 7586 	add.w	r5, r5, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b416:	b2e6      	uxtb	r6, r4
    b418:	45b6      	cmp	lr, r6
    b41a:	d8f4      	bhi.n	b406 <grid_ui_event_register_actionstring+0x1a>
	if (event_index == 255){
    b41c:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
    b420:	f000 80d2 	beq.w	b5c8 <grid_ui_event_register_actionstring+0x1dc>
		ele->event_list[event_index].action_string[i] = 0;
    b424:	f44f 7186 	mov.w	r1, #268	; 0x10c
    b428:	fb01 f10a 	mul.w	r1, r1, sl
    b42c:	2600      	movs	r6, #0
    b42e:	4637      	mov	r7, r6
    b430:	6e05      	ldr	r5, [r0, #96]	; 0x60
    b432:	440d      	add	r5, r1
    b434:	4435      	add	r5, r6
    b436:	f885 7048 	strb.w	r7, [r5, #72]	; 0x48
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    b43a:	3601      	adds	r6, #1
    b43c:	2e78      	cmp	r6, #120	; 0x78
    b43e:	d1f7      	bne.n	b430 <grid_ui_event_register_actionstring+0x44>
	ele->event_list[event_index].action_string_length = 0;
    b440:	6e04      	ldr	r4, [r0, #96]	; 0x60
    b442:	440c      	add	r4, r1
    b444:	2600      	movs	r6, #0
    b446:	6466      	str	r6, [r4, #68]	; 0x44
		ele->event_list[event_index].action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    b448:	4637      	mov	r7, r6
    b44a:	6e04      	ldr	r4, [r0, #96]	; 0x60
    b44c:	1865      	adds	r5, r4, r1
    b44e:	eb06 0486 	add.w	r4, r6, r6, lsl #2
    b452:	4425      	add	r5, r4
    b454:	f885 70c1 	strb.w	r7, [r5, #193]	; 0xc1
		ele->event_list[event_index].action_parameter_list[i].address = 0;
    b458:	6e05      	ldr	r5, [r0, #96]	; 0x60
    b45a:	440d      	add	r5, r1
    b45c:	4425      	add	r5, r4
    b45e:	f885 70c3 	strb.w	r7, [r5, #195]	; 0xc3
		ele->event_list[event_index].action_parameter_list[i].group = 0;
    b462:	6e05      	ldr	r5, [r0, #96]	; 0x60
    b464:	440d      	add	r5, r1
    b466:	4425      	add	r5, r4
    b468:	f885 70c2 	strb.w	r7, [r5, #194]	; 0xc2
		ele->event_list[event_index].action_parameter_list[i].length = 0;
    b46c:	6e05      	ldr	r5, [r0, #96]	; 0x60
    b46e:	440d      	add	r5, r1
    b470:	4425      	add	r5, r4
    b472:	f885 70c4 	strb.w	r7, [r5, #196]	; 0xc4
		ele->event_list[event_index].action_parameter_list[i].offset = 0;
    b476:	6e05      	ldr	r5, [r0, #96]	; 0x60
    b478:	440d      	add	r5, r1
    b47a:	4425      	add	r5, r4
    b47c:	f885 70c5 	strb.w	r7, [r5, #197]	; 0xc5
    b480:	3601      	adds	r6, #1
	for(uint8_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    b482:	2e0e      	cmp	r6, #14
    b484:	d1e1      	bne.n	b44a <grid_ui_event_register_actionstring+0x5e>
	ele->event_list[event_index].action_parameter_count = 0;
    b486:	6e04      	ldr	r4, [r0, #96]	; 0x60
    b488:	440c      	add	r4, r1
    b48a:	2500      	movs	r5, #0
    b48c:	f884 50c0 	strb.w	r5, [r4, #192]	; 0xc0
	for (uint32_t i=0; i<action_string_length; i++){
    b490:	2b00      	cmp	r3, #0
    b492:	f000 8089 	beq.w	b5a8 <grid_ui_event_register_actionstring+0x1bc>
    b496:	1e54      	subs	r4, r2, #1
    b498:	26ff      	movs	r6, #255	; 0xff
    b49a:	462f      	mov	r7, r5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    b49c:	f04f 0c01 	mov.w	ip, #1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    b4a0:	f04f 0902 	mov.w	r9, #2
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    b4a4:	f244 0e09 	movw	lr, #16393	; 0x4009
    b4a8:	e034      	b.n	b514 <grid_ui_event_register_actionstring+0x128>
			ele->event_list[event_index].action_string[i] -= 128;
    b4aa:	442a      	add	r2, r5
    b4ac:	f1ab 0b80 	sub.w	fp, fp, #128	; 0x80
    b4b0:	f882 b048 	strb.w	fp, [r2, #72]	; 0x48
    b4b4:	e03f      	b.n	b536 <grid_ui_event_register_actionstring+0x14a>
		else if (action_string[i-1] == 'Z' && (action_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    b4b6:	f1b8 0f5a 	cmp.w	r8, #90	; 0x5a
    b4ba:	d126      	bne.n	b50a <grid_ui_event_register_actionstring+0x11e>
    b4bc:	7822      	ldrb	r2, [r4, #0]
    b4be:	3a30      	subs	r2, #48	; 0x30
    b4c0:	2a05      	cmp	r2, #5
    b4c2:	dc22      	bgt.n	b50a <grid_ui_event_register_actionstring+0x11e>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    b4c4:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b4c6:	440a      	add	r2, r1
    b4c8:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    b4cc:	4442      	add	r2, r8
    b4ce:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    b4d2:	f814 bc01 	ldrb.w	fp, [r4, #-1]
    b4d6:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b4d8:	440a      	add	r2, r1
    b4da:	4442      	add	r2, r8
    b4dc:	f882 b0c2 	strb.w	fp, [r2, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    b4e0:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b4e2:	440a      	add	r2, r1
    b4e4:	4442      	add	r2, r8
    b4e6:	f894 b000 	ldrb.w	fp, [r4]
    b4ea:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    b4ee:	f882 b0c3 	strb.w	fp, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    b4f2:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b4f4:	440a      	add	r2, r1
    b4f6:	4442      	add	r2, r8
    b4f8:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    b4fc:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b4fe:	440a      	add	r2, r1
    b500:	4490      	add	r8, r2
    b502:	f888 90c4 	strb.w	r9, [r8, #196]	; 0xc4
			parameter_list_length++;
    b506:	3701      	adds	r7, #1
    b508:	b2ff      	uxtb	r7, r7
	for (uint32_t i=0; i<action_string_length; i++){
    b50a:	3501      	adds	r5, #1
    b50c:	3601      	adds	r6, #1
    b50e:	b2f6      	uxtb	r6, r6
    b510:	42ab      	cmp	r3, r5
    b512:	d04a      	beq.n	b5aa <grid_ui_event_register_actionstring+0x1be>
    b514:	46a0      	mov	r8, r4
		ele->event_list[event_index].action_string[i] = action_string[i];
    b516:	f894 b001 	ldrb.w	fp, [r4, #1]
    b51a:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b51c:	440a      	add	r2, r1
    b51e:	442a      	add	r2, r5
    b520:	f882 b048 	strb.w	fp, [r2, #72]	; 0x48
		if (ele->event_list[event_index].action_string[i] > 127){
    b524:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b526:	440a      	add	r2, r1
    b528:	eb02 0b05 	add.w	fp, r2, r5
    b52c:	f89b b048 	ldrb.w	fp, [fp, #72]	; 0x48
    b530:	f01b 0f80 	tst.w	fp, #128	; 0x80
    b534:	d1b9      	bne.n	b4aa <grid_ui_event_register_actionstring+0xbe>
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    b536:	f898 8000 	ldrb.w	r8, [r8]
    b53a:	3401      	adds	r4, #1
    b53c:	f1a8 0242 	sub.w	r2, r8, #66	; 0x42
    b540:	b2d2      	uxtb	r2, r2
    b542:	2a0e      	cmp	r2, #14
    b544:	d8b7      	bhi.n	b4b6 <grid_ui_event_register_actionstring+0xca>
    b546:	fa2e f202 	lsr.w	r2, lr, r2
    b54a:	f012 0f01 	tst.w	r2, #1
    b54e:	d0b2      	beq.n	b4b6 <grid_ui_event_register_actionstring+0xca>
    b550:	7822      	ldrb	r2, [r4, #0]
    b552:	3a30      	subs	r2, #48	; 0x30
    b554:	2a09      	cmp	r2, #9
    b556:	dcd8      	bgt.n	b50a <grid_ui_event_register_actionstring+0x11e>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b558:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b55a:	440a      	add	r2, r1
    b55c:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    b560:	4442      	add	r2, r8
    b562:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    b566:	f814 2c01 	ldrb.w	r2, [r4, #-1]
    b56a:	9201      	str	r2, [sp, #4]
    b56c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b56e:	eb02 0b01 	add.w	fp, r2, r1
    b572:	44c3      	add	fp, r8
    b574:	f89d 2004 	ldrb.w	r2, [sp, #4]
    b578:	f88b 20c2 	strb.w	r2, [fp, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    b57c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b57e:	440a      	add	r2, r1
    b580:	4442      	add	r2, r8
    b582:	f894 b000 	ldrb.w	fp, [r4]
    b586:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    b58a:	f882 b0c3 	strb.w	fp, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    b58e:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b590:	440a      	add	r2, r1
    b592:	4442      	add	r2, r8
    b594:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    b598:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b59a:	440a      	add	r2, r1
    b59c:	4490      	add	r8, r2
    b59e:	f888 90c4 	strb.w	r9, [r8, #196]	; 0xc4
			parameter_list_length++;
    b5a2:	3701      	adds	r7, #1
    b5a4:	b2ff      	uxtb	r7, r7
    b5a6:	e7b0      	b.n	b50a <grid_ui_event_register_actionstring+0x11e>
	uint8_t parameter_list_length = 0;
    b5a8:	2700      	movs	r7, #0
	ele->event_list[event_index].action_string_length = action_string_length;
    b5aa:	6e02      	ldr	r2, [r0, #96]	; 0x60
    b5ac:	440a      	add	r2, r1
    b5ae:	6453      	str	r3, [r2, #68]	; 0x44
	ele->event_list[event_index].action_parameter_count = parameter_list_length;
    b5b0:	6e03      	ldr	r3, [r0, #96]	; 0x60
    b5b2:	440b      	add	r3, r1
    b5b4:	f883 70c0 	strb.w	r7, [r3, #192]	; 0xc0
	ele->event_list[event_index].cfg_changed_flag = 1;
    b5b8:	6e03      	ldr	r3, [r0, #96]	; 0x60
    b5ba:	440b      	add	r3, r1
    b5bc:	2201      	movs	r2, #1
    b5be:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	grid_ui_event_template_action(ele, event_index);
    b5c2:	4651      	mov	r1, sl
    b5c4:	4b02      	ldr	r3, [pc, #8]	; (b5d0 <grid_ui_event_register_actionstring+0x1e4>)
    b5c6:	4798      	blx	r3
}
    b5c8:	b003      	add	sp, #12
    b5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b5ce:	bf00      	nop
    b5d0:	0000b15d 	.word	0x0000b15d

0000b5d4 <grid_ui_event_generate_actionstring>:
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    b5d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    b5d6:	b09f      	sub	sp, #124	; 0x7c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b5d8:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
    b5dc:	b387      	cbz	r7, b640 <grid_ui_event_generate_actionstring+0x6c>
    b5de:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    b5e0:	2300      	movs	r3, #0
    b5e2:	24ff      	movs	r4, #255	; 0xff
    b5e4:	b2dd      	uxtb	r5, r3
    b5e6:	7a96      	ldrb	r6, [r2, #10]
    b5e8:	428e      	cmp	r6, r1
    b5ea:	bf08      	it	eq
    b5ec:	462c      	moveq	r4, r5
    b5ee:	3301      	adds	r3, #1
    b5f0:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b5f4:	b2dd      	uxtb	r5, r3
    b5f6:	42af      	cmp	r7, r5
    b5f8:	d8f4      	bhi.n	b5e4 <grid_ui_event_generate_actionstring+0x10>
	if (event_index == 255){
    b5fa:	2cff      	cmp	r4, #255	; 0xff
    b5fc:	d020      	beq.n	b640 <grid_ui_event_generate_actionstring+0x6c>
    b5fe:	460d      	mov	r5, r1
    b600:	4606      	mov	r6, r0
	uint8_t action_string[GRID_UI_ACTION_STRING_maxlength] = {0};
    b602:	2278      	movs	r2, #120	; 0x78
    b604:	2100      	movs	r1, #0
    b606:	4668      	mov	r0, sp
    b608:	4b5b      	ldr	r3, [pc, #364]	; (b778 <grid_ui_event_generate_actionstring+0x1a4>)
    b60a:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    b60c:	7a73      	ldrb	r3, [r6, #9]
    b60e:	2b02      	cmp	r3, #2
    b610:	d018      	beq.n	b644 <grid_ui_event_generate_actionstring+0x70>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    b612:	2b01      	cmp	r3, #1
    b614:	d042      	beq.n	b69c <grid_ui_event_generate_actionstring+0xc8>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    b616:	2b03      	cmp	r3, #3
    b618:	d05b      	beq.n	b6d2 <grid_ui_event_generate_actionstring+0xfe>
	if (strlen(action_string)){
    b61a:	f89d 3000 	ldrb.w	r3, [sp]
    b61e:	2b00      	cmp	r3, #0
    b620:	f040 80a0 	bne.w	b764 <grid_ui_event_generate_actionstring+0x190>
	ele->event_list[event_index].cfg_changed_flag = 0;
    b624:	f44f 7386 	mov.w	r3, #268	; 0x10c
    b628:	fb03 f404 	mul.w	r4, r3, r4
    b62c:	6e33      	ldr	r3, [r6, #96]	; 0x60
    b62e:	4423      	add	r3, r4
    b630:	2200      	movs	r2, #0
    b632:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	ele->event_list[event_index].cfg_default_flag = 1;	
    b636:	6e33      	ldr	r3, [r6, #96]	; 0x60
    b638:	441c      	add	r4, r3
    b63a:	2301      	movs	r3, #1
    b63c:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
}
    b640:	b01f      	add	sp, #124	; 0x7c
    b642:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(event_type){
    b644:	2d04      	cmp	r5, #4
    b646:	d00d      	beq.n	b664 <grid_ui_event_generate_actionstring+0x90>
    b648:	2d05      	cmp	r5, #5
    b64a:	d019      	beq.n	b680 <grid_ui_event_generate_actionstring+0xac>
    b64c:	2d00      	cmp	r5, #0
    b64e:	d1e4      	bne.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    b650:	466f      	mov	r7, sp
    b652:	f8df e130 	ldr.w	lr, [pc, #304]	; b784 <grid_ui_event_generate_actionstring+0x1b0>
    b656:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b65a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b65c:	f8de 3000 	ldr.w	r3, [lr]
    b660:	703b      	strb	r3, [r7, #0]
    b662:	e7da      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_BUT);		break;
    b664:	466f      	mov	r7, sp
    b666:	f8df e120 	ldr.w	lr, [pc, #288]	; b788 <grid_ui_event_generate_actionstring+0x1b4>
    b66a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b66e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b670:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b674:	c703      	stmia	r7!, {r0, r1}
    b676:	f827 2b02 	strh.w	r2, [r7], #2
    b67a:	0c12      	lsrs	r2, r2, #16
    b67c:	703a      	strb	r2, [r7, #0]
    b67e:	e7cc      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_BUT);		break;
    b680:	466f      	mov	r7, sp
    b682:	f8df e108 	ldr.w	lr, [pc, #264]	; b78c <grid_ui_event_generate_actionstring+0x1b8>
    b686:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b68a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b68c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b690:	c703      	stmia	r7!, {r0, r1}
    b692:	f827 2b02 	strh.w	r2, [r7], #2
    b696:	0c12      	lsrs	r2, r2, #16
    b698:	703a      	strb	r2, [r7, #0]
    b69a:	e7be      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    b69c:	b17d      	cbz	r5, b6be <grid_ui_event_generate_actionstring+0xea>
    b69e:	2d01      	cmp	r5, #1
    b6a0:	d1bb      	bne.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_POT);		break;
    b6a2:	466f      	mov	r7, sp
    b6a4:	f8df e0e8 	ldr.w	lr, [pc, #232]	; b790 <grid_ui_event_generate_actionstring+0x1bc>
    b6a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b6ac:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b6ae:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b6b2:	c703      	stmia	r7!, {r0, r1}
    b6b4:	f827 2b02 	strh.w	r2, [r7], #2
    b6b8:	0c12      	lsrs	r2, r2, #16
    b6ba:	703a      	strb	r2, [r7, #0]
    b6bc:	e7ad      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    b6be:	466f      	mov	r7, sp
    b6c0:	f8df e0c0 	ldr.w	lr, [pc, #192]	; b784 <grid_ui_event_generate_actionstring+0x1b0>
    b6c4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b6c8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b6ca:	f8de 3000 	ldr.w	r3, [lr]
    b6ce:	703b      	strb	r3, [r7, #0]
    b6d0:	e7a3      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    b6d2:	2d05      	cmp	r5, #5
    b6d4:	d8a1      	bhi.n	b61a <grid_ui_event_generate_actionstring+0x46>
    b6d6:	a301      	add	r3, pc, #4	; (adr r3, b6dc <grid_ui_event_generate_actionstring+0x108>)
    b6d8:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
    b6dc:	0000b6f5 	.word	0x0000b6f5
    b6e0:	0000b711 	.word	0x0000b711
    b6e4:	0000b61b 	.word	0x0000b61b
    b6e8:	0000b61b 	.word	0x0000b61b
    b6ec:	0000b72d 	.word	0x0000b72d
    b6f0:	0000b749 	.word	0x0000b749
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_ENC);	break;
    b6f4:	466f      	mov	r7, sp
    b6f6:	f8df e09c 	ldr.w	lr, [pc, #156]	; b794 <grid_ui_event_generate_actionstring+0x1c0>
    b6fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b6fe:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b700:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b704:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b706:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    b70a:	c707      	stmia	r7!, {r0, r1, r2}
    b70c:	703b      	strb	r3, [r7, #0]
    b70e:	e784      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_ENC);	break;
    b710:	466f      	mov	r7, sp
    b712:	f8df e084 	ldr.w	lr, [pc, #132]	; b798 <grid_ui_event_generate_actionstring+0x1c4>
    b716:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b71a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b71c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b720:	c703      	stmia	r7!, {r0, r1}
    b722:	f827 2b02 	strh.w	r2, [r7], #2
    b726:	0c12      	lsrs	r2, r2, #16
    b728:	703a      	strb	r2, [r7, #0]
    b72a:	e776      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_ENC);	break;
    b72c:	466f      	mov	r7, sp
    b72e:	f8df e06c 	ldr.w	lr, [pc, #108]	; b79c <grid_ui_event_generate_actionstring+0x1c8>
    b732:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b736:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b738:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b73c:	c703      	stmia	r7!, {r0, r1}
    b73e:	f827 2b02 	strh.w	r2, [r7], #2
    b742:	0c12      	lsrs	r2, r2, #16
    b744:	703a      	strb	r2, [r7, #0]
    b746:	e768      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    b748:	466f      	mov	r7, sp
    b74a:	f8df e054 	ldr.w	lr, [pc, #84]	; b7a0 <grid_ui_event_generate_actionstring+0x1cc>
    b74e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    b752:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    b754:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    b758:	c703      	stmia	r7!, {r0, r1}
    b75a:	f827 2b02 	strh.w	r2, [r7], #2
    b75e:	0c12      	lsrs	r2, r2, #16
    b760:	703a      	strb	r2, [r7, #0]
    b762:	e75a      	b.n	b61a <grid_ui_event_generate_actionstring+0x46>
		grid_ui_event_register_actionstring(ele, event_type, action_string, strlen(action_string));
    b764:	4668      	mov	r0, sp
    b766:	4b05      	ldr	r3, [pc, #20]	; (b77c <grid_ui_event_generate_actionstring+0x1a8>)
    b768:	4798      	blx	r3
    b76a:	4603      	mov	r3, r0
    b76c:	466a      	mov	r2, sp
    b76e:	4629      	mov	r1, r5
    b770:	4630      	mov	r0, r6
    b772:	4d03      	ldr	r5, [pc, #12]	; (b780 <grid_ui_event_generate_actionstring+0x1ac>)
    b774:	47a8      	blx	r5
    b776:	e755      	b.n	b624 <grid_ui_event_generate_actionstring+0x50>
    b778:	00012f43 	.word	0x00012f43
    b77c:	00013455 	.word	0x00013455
    b780:	0000b3ed 	.word	0x0000b3ed
    b784:	0001493c 	.word	0x0001493c
    b788:	00014950 	.word	0x00014950
    b78c:	0001496c 	.word	0x0001496c
    b790:	00014988 	.word	0x00014988
    b794:	000149a4 	.word	0x000149a4
    b798:	000149d4 	.word	0x000149d4
    b79c:	000149f0 	.word	0x000149f0
    b7a0:	00014a0c 	.word	0x00014a0c

0000b7a4 <grid_ui_reinit>:
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    b7a4:	7843      	ldrb	r3, [r0, #1]
    b7a6:	2b00      	cmp	r3, #0
    b7a8:	d03e      	beq.n	b828 <grid_ui_reinit+0x84>
void grid_ui_reinit(struct grid_ui_model* ui){
    b7aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b7ae:	b083      	sub	sp, #12
    b7b0:	9001      	str	r0, [sp, #4]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    b7b2:	2300      	movs	r3, #0
    b7b4:	9300      	str	r3, [sp, #0]
				grid_ui_event_generate_actionstring(ele, eve->type);
    b7b6:	f8df 9074 	ldr.w	r9, [pc, #116]	; b82c <grid_ui_reinit+0x88>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    b7ba:	9b01      	ldr	r3, [sp, #4]
    b7bc:	685b      	ldr	r3, [r3, #4]
    b7be:	9a00      	ldr	r2, [sp, #0]
    b7c0:	eb03 1b02 	add.w	fp, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    b7c4:	f89b 3009 	ldrb.w	r3, [fp, #9]
    b7c8:	b313      	cbz	r3, b810 <grid_ui_reinit+0x6c>
    b7ca:	f04f 0a00 	mov.w	sl, #0
			struct grid_ui_element* ele = &bank->element_list[j];
    b7ce:	f8db 600c 	ldr.w	r6, [fp, #12]
    b7d2:	2364      	movs	r3, #100	; 0x64
    b7d4:	fb03 660a 	mla	r6, r3, sl, r6
			for (uint8_t k=0; k<ele->event_list_length; k++){
    b7d8:	f896 305c 	ldrb.w	r3, [r6, #92]	; 0x5c
    b7dc:	b183      	cbz	r3, b800 <grid_ui_reinit+0x5c>
    b7de:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    b7e0:	f44f 7886 	mov.w	r8, #268	; 0x10c
	eve->trigger = GRID_UI_STATUS_READY;
    b7e4:	2704      	movs	r7, #4
				struct grid_ui_event* eve = &ele->event_list[k];
    b7e6:	6e35      	ldr	r5, [r6, #96]	; 0x60
    b7e8:	fb08 5504 	mla	r5, r8, r4, r5
				grid_ui_event_generate_actionstring(ele, eve->type);
    b7ec:	7aa9      	ldrb	r1, [r5, #10]
    b7ee:	4630      	mov	r0, r6
    b7f0:	47c8      	blx	r9
	eve->trigger = GRID_UI_STATUS_READY;
    b7f2:	726f      	strb	r7, [r5, #9]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    b7f4:	3401      	adds	r4, #1
    b7f6:	b2e4      	uxtb	r4, r4
    b7f8:	f896 305c 	ldrb.w	r3, [r6, #92]	; 0x5c
    b7fc:	42a3      	cmp	r3, r4
    b7fe:	d8f2      	bhi.n	b7e6 <grid_ui_reinit+0x42>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    b800:	f10a 0a01 	add.w	sl, sl, #1
    b804:	fa5f fa8a 	uxtb.w	sl, sl
    b808:	f89b 3009 	ldrb.w	r3, [fp, #9]
    b80c:	4553      	cmp	r3, sl
    b80e:	d8de      	bhi.n	b7ce <grid_ui_reinit+0x2a>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    b810:	9b00      	ldr	r3, [sp, #0]
    b812:	3301      	adds	r3, #1
    b814:	b2db      	uxtb	r3, r3
    b816:	461a      	mov	r2, r3
    b818:	9300      	str	r3, [sp, #0]
    b81a:	9b01      	ldr	r3, [sp, #4]
    b81c:	785b      	ldrb	r3, [r3, #1]
    b81e:	4293      	cmp	r3, r2
    b820:	d8cb      	bhi.n	b7ba <grid_ui_reinit+0x16>
}
    b822:	b003      	add	sp, #12
    b824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b828:	4770      	bx	lr
    b82a:	bf00      	nop
    b82c:	0000b5d5 	.word	0x0000b5d5

0000b830 <grid_ui_smart_trigger>:
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    b830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b834:	4680      	mov	r8, r0
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    b836:	010f      	lsls	r7, r1, #4
    b838:	2464      	movs	r4, #100	; 0x64
    b83a:	fb04 f402 	mul.w	r4, r4, r2
    b83e:	6842      	ldr	r2, [r0, #4]
    b840:	443a      	add	r2, r7
    b842:	68d5      	ldr	r5, [r2, #12]
    b844:	4425      	add	r5, r4
    b846:	4619      	mov	r1, r3
    b848:	4628      	mov	r0, r5
    b84a:	4b09      	ldr	r3, [pc, #36]	; (b870 <grid_ui_smart_trigger+0x40>)
    b84c:	4798      	blx	r3
	if (event_index == 255){
    b84e:	28ff      	cmp	r0, #255	; 0xff
    b850:	d00c      	beq.n	b86c <grid_ui_smart_trigger+0x3c>
    b852:	4606      	mov	r6, r0
	grid_ui_event_template_action(&mod->bank_list[bank].element_list[element], event_index);
    b854:	4601      	mov	r1, r0
    b856:	4628      	mov	r0, r5
    b858:	4b06      	ldr	r3, [pc, #24]	; (b874 <grid_ui_smart_trigger+0x44>)
    b85a:	4798      	blx	r3
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    b85c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    b860:	441f      	add	r7, r3
    b862:	68f8      	ldr	r0, [r7, #12]
    b864:	4631      	mov	r1, r6
    b866:	4420      	add	r0, r4
    b868:	4b03      	ldr	r3, [pc, #12]	; (b878 <grid_ui_smart_trigger+0x48>)
    b86a:	4798      	blx	r3
    b86c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b870:	0000ab91 	.word	0x0000ab91
    b874:	0000b15d 	.word	0x0000b15d
    b878:	0000abbd 	.word	0x0000abbd

0000b87c <grid_ui_event_register_eventstring>:
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    b87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b880:	b083      	sub	sp, #12
    b882:	4604      	mov	r4, r0
    b884:	9101      	str	r1, [sp, #4]
    b886:	4690      	mov	r8, r2
    b888:	469a      	mov	sl, r3
	grid_debug_print_text("Register Action");
    b88a:	4877      	ldr	r0, [pc, #476]	; (ba68 <grid_ui_event_register_eventstring+0x1ec>)
    b88c:	4b77      	ldr	r3, [pc, #476]	; (ba6c <grid_ui_event_register_eventstring+0x1f0>)
    b88e:	4798      	blx	r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b890:	f894 705c 	ldrb.w	r7, [r4, #92]	; 0x5c
    b894:	2f00      	cmp	r7, #0
    b896:	d050      	beq.n	b93a <grid_ui_event_register_eventstring+0xbe>
    b898:	6e22      	ldr	r2, [r4, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    b89a:	2300      	movs	r3, #0
    b89c:	21ff      	movs	r1, #255	; 0xff
    b89e:	b2d8      	uxtb	r0, r3
    b8a0:	7a95      	ldrb	r5, [r2, #10]
    b8a2:	9e01      	ldr	r6, [sp, #4]
    b8a4:	42b5      	cmp	r5, r6
    b8a6:	bf08      	it	eq
    b8a8:	4601      	moveq	r1, r0
    b8aa:	3301      	adds	r3, #1
    b8ac:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    b8b0:	b2d8      	uxtb	r0, r3
    b8b2:	4287      	cmp	r7, r0
    b8b4:	d8f3      	bhi.n	b89e <grid_ui_event_register_eventstring+0x22>
	if (event_index == 255){
    b8b6:	29ff      	cmp	r1, #255	; 0xff
    b8b8:	d03f      	beq.n	b93a <grid_ui_event_register_eventstring+0xbe>
		ele->event_list[event_index].event_string[i] = 0;
    b8ba:	f44f 7586 	mov.w	r5, #268	; 0x10c
    b8be:	fb05 f501 	mul.w	r5, r5, r1
    b8c2:	2200      	movs	r2, #0
    b8c4:	4611      	mov	r1, r2
    b8c6:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b8c8:	442b      	add	r3, r5
    b8ca:	4413      	add	r3, r2
    b8cc:	7419      	strb	r1, [r3, #16]
	for(uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    b8ce:	3201      	adds	r2, #1
    b8d0:	2a1e      	cmp	r2, #30
    b8d2:	d1f8      	bne.n	b8c6 <grid_ui_event_register_eventstring+0x4a>
	ele->event_list[event_index].event_string_length = 0;
    b8d4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b8d6:	442b      	add	r3, r5
    b8d8:	2100      	movs	r1, #0
    b8da:	60d9      	str	r1, [r3, #12]
		ele->event_list[event_index].event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    b8dc:	4608      	mov	r0, r1
    b8de:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b8e0:	442b      	add	r3, r5
    b8e2:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    b8e6:	4413      	add	r3, r2
    b8e8:	f883 002f 	strb.w	r0, [r3, #47]	; 0x2f
		ele->event_list[event_index].event_parameter_list[i].address = 0;
    b8ec:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b8ee:	442b      	add	r3, r5
    b8f0:	4413      	add	r3, r2
    b8f2:	f883 0031 	strb.w	r0, [r3, #49]	; 0x31
		ele->event_list[event_index].event_parameter_list[i].group = 0;
    b8f6:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b8f8:	442b      	add	r3, r5
    b8fa:	4413      	add	r3, r2
    b8fc:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
		ele->event_list[event_index].event_parameter_list[i].length = 0;
    b900:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b902:	442b      	add	r3, r5
    b904:	4413      	add	r3, r2
    b906:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32
		ele->event_list[event_index].event_parameter_list[i].offset = 0;
    b90a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b90c:	442b      	add	r3, r5
    b90e:	4413      	add	r3, r2
    b910:	f883 0033 	strb.w	r0, [r3, #51]	; 0x33
    b914:	3101      	adds	r1, #1
	for(uint8_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    b916:	2904      	cmp	r1, #4
    b918:	d1e1      	bne.n	b8de <grid_ui_event_register_eventstring+0x62>
	ele->event_list[event_index].event_parameter_count = 0;
    b91a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b91c:	442b      	add	r3, r5
    b91e:	2200      	movs	r2, #0
    b920:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	for (uint32_t i=0; i<event_string_length; i++){
    b924:	f1ba 0f00 	cmp.w	sl, #0
    b928:	f000 808a 	beq.w	ba40 <grid_ui_event_register_eventstring+0x1c4>
    b92c:	f108 36ff 	add.w	r6, r8, #4294967295
    b930:	4617      	mov	r7, r2
    b932:	4690      	mov	r8, r2
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b934:	f04f 0b01 	mov.w	fp, #1
    b938:	e035      	b.n	b9a6 <grid_ui_event_register_eventstring+0x12a>
		grid_debug_print_text("Event Not Found");
    b93a:	484d      	ldr	r0, [pc, #308]	; (ba70 <grid_ui_event_register_eventstring+0x1f4>)
    b93c:	4b4b      	ldr	r3, [pc, #300]	; (ba6c <grid_ui_event_register_eventstring+0x1f0>)
    b93e:	4798      	blx	r3
		return; // EVENT NOT FOUND
    b940:	e08f      	b.n	ba62 <grid_ui_event_register_eventstring+0x1e6>
			grid_debug_print_text(" Escaped Char Found ");
    b942:	484c      	ldr	r0, [pc, #304]	; (ba74 <grid_ui_event_register_eventstring+0x1f8>)
    b944:	4b49      	ldr	r3, [pc, #292]	; (ba6c <grid_ui_event_register_eventstring+0x1f0>)
    b946:	4798      	blx	r3
			ele->event_list[event_index].event_string[i] -= 128;
    b948:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b94a:	442b      	add	r3, r5
    b94c:	443b      	add	r3, r7
    b94e:	7c1a      	ldrb	r2, [r3, #16]
    b950:	3a80      	subs	r2, #128	; 0x80
    b952:	741a      	strb	r2, [r3, #16]
    b954:	e034      	b.n	b9c0 <grid_ui_event_register_eventstring+0x144>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b956:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b958:	442b      	add	r3, r5
    b95a:	eb08 0288 	add.w	r2, r8, r8, lsl #2
    b95e:	4413      	add	r3, r2
    b960:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    b964:	f816 1c01 	ldrb.w	r1, [r6, #-1]
    b968:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b96a:	442b      	add	r3, r5
    b96c:	4413      	add	r3, r2
    b96e:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    b972:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b974:	442b      	add	r3, r5
    b976:	4413      	add	r3, r2
    b978:	7831      	ldrb	r1, [r6, #0]
    b97a:	3930      	subs	r1, #48	; 0x30
    b97c:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    b980:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b982:	442b      	add	r3, r5
    b984:	4413      	add	r3, r2
    b986:	1e79      	subs	r1, r7, #1
    b988:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    b98c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b98e:	442b      	add	r3, r5
    b990:	4413      	add	r3, r2
    b992:	2202      	movs	r2, #2
    b994:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    b998:	f108 0801 	add.w	r8, r8, #1
    b99c:	fa5f f888 	uxtb.w	r8, r8
	for (uint32_t i=0; i<event_string_length; i++){
    b9a0:	3701      	adds	r7, #1
    b9a2:	45ba      	cmp	sl, r7
    b9a4:	d04e      	beq.n	ba44 <grid_ui_event_register_eventstring+0x1c8>
    b9a6:	46b1      	mov	r9, r6
		ele->event_list[event_index].event_string[i] = event_string[i];
    b9a8:	7872      	ldrb	r2, [r6, #1]
    b9aa:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b9ac:	442b      	add	r3, r5
    b9ae:	443b      	add	r3, r7
    b9b0:	741a      	strb	r2, [r3, #16]
		if (ele->event_list[event_index].event_string[i] > 127){
    b9b2:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b9b4:	442b      	add	r3, r5
    b9b6:	443b      	add	r3, r7
    b9b8:	f993 3010 	ldrsb.w	r3, [r3, #16]
    b9bc:	2b00      	cmp	r3, #0
    b9be:	dbc0      	blt.n	b942 <grid_ui_event_register_eventstring+0xc6>
		if ((event_string[i-1] == 'P' || event_string[i-1] == 'B' || event_string[i-1] == 'E') && (event_string[i]-'0') < 10){
    b9c0:	f899 1000 	ldrb.w	r1, [r9]
    b9c4:	3601      	adds	r6, #1
    b9c6:	f1a1 0342 	sub.w	r3, r1, #66	; 0x42
    b9ca:	b2db      	uxtb	r3, r3
    b9cc:	2b0e      	cmp	r3, #14
    b9ce:	d80b      	bhi.n	b9e8 <grid_ui_event_register_eventstring+0x16c>
    b9d0:	f244 0209 	movw	r2, #16393	; 0x4009
    b9d4:	fa22 f303 	lsr.w	r3, r2, r3
    b9d8:	f013 0f01 	tst.w	r3, #1
    b9dc:	d004      	beq.n	b9e8 <grid_ui_event_register_eventstring+0x16c>
    b9de:	7833      	ldrb	r3, [r6, #0]
    b9e0:	3b30      	subs	r3, #48	; 0x30
    b9e2:	2b09      	cmp	r3, #9
    b9e4:	ddb7      	ble.n	b956 <grid_ui_event_register_eventstring+0xda>
    b9e6:	e7db      	b.n	b9a0 <grid_ui_event_register_eventstring+0x124>
		else if (event_string[i-1] == 'Z' && (event_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    b9e8:	295a      	cmp	r1, #90	; 0x5a
    b9ea:	d1d9      	bne.n	b9a0 <grid_ui_event_register_eventstring+0x124>
    b9ec:	7833      	ldrb	r3, [r6, #0]
    b9ee:	3b30      	subs	r3, #48	; 0x30
    b9f0:	2b05      	cmp	r3, #5
    b9f2:	dcd5      	bgt.n	b9a0 <grid_ui_event_register_eventstring+0x124>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    b9f4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    b9f6:	442b      	add	r3, r5
    b9f8:	eb08 0288 	add.w	r2, r8, r8, lsl #2
    b9fc:	4413      	add	r3, r2
    b9fe:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    ba02:	f816 1c01 	ldrb.w	r1, [r6, #-1]
    ba06:	6e23      	ldr	r3, [r4, #96]	; 0x60
    ba08:	442b      	add	r3, r5
    ba0a:	4413      	add	r3, r2
    ba0c:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    ba10:	6e23      	ldr	r3, [r4, #96]	; 0x60
    ba12:	442b      	add	r3, r5
    ba14:	4413      	add	r3, r2
    ba16:	7831      	ldrb	r1, [r6, #0]
    ba18:	3930      	subs	r1, #48	; 0x30
    ba1a:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    ba1e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    ba20:	442b      	add	r3, r5
    ba22:	4413      	add	r3, r2
    ba24:	1e79      	subs	r1, r7, #1
    ba26:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    ba2a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    ba2c:	442b      	add	r3, r5
    ba2e:	4413      	add	r3, r2
    ba30:	2202      	movs	r2, #2
    ba32:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    ba36:	f108 0801 	add.w	r8, r8, #1
    ba3a:	fa5f f888 	uxtb.w	r8, r8
    ba3e:	e7af      	b.n	b9a0 <grid_ui_event_register_eventstring+0x124>
	uint8_t parameter_list_length = 0;
    ba40:	f04f 0800 	mov.w	r8, #0
	ele->event_list[event_index].event_string_length = event_string_length;
    ba44:	6e23      	ldr	r3, [r4, #96]	; 0x60
    ba46:	442b      	add	r3, r5
    ba48:	f8c3 a00c 	str.w	sl, [r3, #12]
	ele->event_list[event_index].event_parameter_count = parameter_list_length;
    ba4c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    ba4e:	441d      	add	r5, r3
    ba50:	f885 802e 	strb.w	r8, [r5, #46]	; 0x2e
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    ba54:	6860      	ldr	r0, [r4, #4]
    ba56:	9b01      	ldr	r3, [sp, #4]
    ba58:	7a22      	ldrb	r2, [r4, #8]
    ba5a:	7a01      	ldrb	r1, [r0, #8]
    ba5c:	6840      	ldr	r0, [r0, #4]
    ba5e:	4c06      	ldr	r4, [pc, #24]	; (ba78 <grid_ui_event_register_eventstring+0x1fc>)
    ba60:	47a0      	blx	r4
}
    ba62:	b003      	add	sp, #12
    ba64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ba68:	00014a28 	.word	0x00014a28
    ba6c:	00009b69 	.word	0x00009b69
    ba70:	00014a38 	.word	0x00014a38
    ba74:	00014a48 	.word	0x00014a48
    ba78:	0000b831 	.word	0x0000b831

0000ba7c <grid_ui_event_generate_eventstring>:
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    ba7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    ba7e:	b089      	sub	sp, #36	; 0x24
	for(uint8_t i=0; i<ele->event_list_length; i++){
    ba80:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
    ba84:	b1ef      	cbz	r7, bac2 <grid_ui_event_generate_eventstring+0x46>
    ba86:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    ba88:	2300      	movs	r3, #0
    ba8a:	24ff      	movs	r4, #255	; 0xff
    ba8c:	b2dd      	uxtb	r5, r3
    ba8e:	7a96      	ldrb	r6, [r2, #10]
    ba90:	428e      	cmp	r6, r1
    ba92:	bf08      	it	eq
    ba94:	462c      	moveq	r4, r5
    ba96:	3301      	adds	r3, #1
    ba98:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    ba9c:	b2dd      	uxtb	r5, r3
    ba9e:	42af      	cmp	r7, r5
    baa0:	d8f4      	bhi.n	ba8c <grid_ui_event_generate_eventstring+0x10>
	if (event_index == 255){
    baa2:	2cff      	cmp	r4, #255	; 0xff
    baa4:	d00d      	beq.n	bac2 <grid_ui_event_generate_eventstring+0x46>
    baa6:	460c      	mov	r4, r1
    baa8:	4605      	mov	r5, r0
	uint8_t event_string[GRID_UI_EVENT_STRING_maxlength] = {0};	
    baaa:	221e      	movs	r2, #30
    baac:	2100      	movs	r1, #0
    baae:	4668      	mov	r0, sp
    bab0:	4b5d      	ldr	r3, [pc, #372]	; (bc28 <grid_ui_event_generate_eventstring+0x1ac>)
    bab2:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    bab4:	7a6b      	ldrb	r3, [r5, #9]
    bab6:	2b02      	cmp	r3, #2
    bab8:	d005      	beq.n	bac6 <grid_ui_event_generate_eventstring+0x4a>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    baba:	2b01      	cmp	r3, #1
    babc:	d03e      	beq.n	bb3c <grid_ui_event_generate_eventstring+0xc0>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    babe:	2b03      	cmp	r3, #3
    bac0:	d063      	beq.n	bb8a <grid_ui_event_generate_eventstring+0x10e>
}
    bac2:	b009      	add	sp, #36	; 0x24
    bac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (event_type == GRID_UI_EVENT_INIT){
    bac6:	b1ac      	cbz	r4, baf4 <grid_ui_event_generate_eventstring+0x78>
		else if (event_type == GRID_UI_EVENT_DP){
    bac8:	2c04      	cmp	r4, #4
    baca:	d025      	beq.n	bb18 <grid_ui_event_generate_eventstring+0x9c>
		else if (event_type == GRID_UI_EVENT_DR){
    bacc:	2c05      	cmp	r4, #5
    bace:	d1f8      	bne.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_BUT); // !!
    bad0:	4b56      	ldr	r3, [pc, #344]	; (bc2c <grid_ui_event_generate_eventstring+0x1b0>)
    bad2:	466c      	mov	r4, sp
    bad4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bad6:	c407      	stmia	r4!, {r0, r1, r2}
    bad8:	f824 3b02 	strh.w	r3, [r4], #2
    badc:	0c1b      	lsrs	r3, r3, #16
    bade:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bae0:	4668      	mov	r0, sp
    bae2:	4b53      	ldr	r3, [pc, #332]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bae4:	4798      	blx	r3
    bae6:	4603      	mov	r3, r0
    bae8:	466a      	mov	r2, sp
    baea:	2105      	movs	r1, #5
    baec:	4628      	mov	r0, r5
    baee:	4c51      	ldr	r4, [pc, #324]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    baf0:	47a0      	blx	r4
    baf2:	e7e6      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_BUT); // !!
    baf4:	4b50      	ldr	r3, [pc, #320]	; (bc38 <grid_ui_event_generate_eventstring+0x1bc>)
    baf6:	466c      	mov	r4, sp
    baf8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bafa:	c407      	stmia	r4!, {r0, r1, r2}
    bafc:	f824 3b02 	strh.w	r3, [r4], #2
    bb00:	0c1b      	lsrs	r3, r3, #16
    bb02:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bb04:	4668      	mov	r0, sp
    bb06:	4b4a      	ldr	r3, [pc, #296]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bb08:	4798      	blx	r3
    bb0a:	4603      	mov	r3, r0
    bb0c:	466a      	mov	r2, sp
    bb0e:	2100      	movs	r1, #0
    bb10:	4628      	mov	r0, r5
    bb12:	4c48      	ldr	r4, [pc, #288]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bb14:	47a0      	blx	r4
    bb16:	e7d4      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_BUT); // !!
    bb18:	4b48      	ldr	r3, [pc, #288]	; (bc3c <grid_ui_event_generate_eventstring+0x1c0>)
    bb1a:	466c      	mov	r4, sp
    bb1c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bb1e:	c407      	stmia	r4!, {r0, r1, r2}
    bb20:	f824 3b02 	strh.w	r3, [r4], #2
    bb24:	0c1b      	lsrs	r3, r3, #16
    bb26:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bb28:	4668      	mov	r0, sp
    bb2a:	4b41      	ldr	r3, [pc, #260]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bb2c:	4798      	blx	r3
    bb2e:	4603      	mov	r3, r0
    bb30:	466a      	mov	r2, sp
    bb32:	2104      	movs	r1, #4
    bb34:	4628      	mov	r0, r5
    bb36:	4c3f      	ldr	r4, [pc, #252]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bb38:	47a0      	blx	r4
    bb3a:	e7c2      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    bb3c:	b19c      	cbz	r4, bb66 <grid_ui_event_generate_eventstring+0xea>
		else if (event_type == GRID_UI_EVENT_AVC7){
    bb3e:	2c01      	cmp	r4, #1
    bb40:	d1bf      	bne.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_POT); // !!
    bb42:	4b3f      	ldr	r3, [pc, #252]	; (bc40 <grid_ui_event_generate_eventstring+0x1c4>)
    bb44:	466c      	mov	r4, sp
    bb46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bb48:	c407      	stmia	r4!, {r0, r1, r2}
    bb4a:	f824 3b02 	strh.w	r3, [r4], #2
    bb4e:	0c1b      	lsrs	r3, r3, #16
    bb50:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bb52:	4668      	mov	r0, sp
    bb54:	4b36      	ldr	r3, [pc, #216]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bb56:	4798      	blx	r3
    bb58:	4603      	mov	r3, r0
    bb5a:	466a      	mov	r2, sp
    bb5c:	2101      	movs	r1, #1
    bb5e:	4628      	mov	r0, r5
    bb60:	4c34      	ldr	r4, [pc, #208]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bb62:	47a0      	blx	r4
    bb64:	e7ad      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_POT); // !!
    bb66:	4b37      	ldr	r3, [pc, #220]	; (bc44 <grid_ui_event_generate_eventstring+0x1c8>)
    bb68:	466c      	mov	r4, sp
    bb6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bb6c:	c407      	stmia	r4!, {r0, r1, r2}
    bb6e:	f824 3b02 	strh.w	r3, [r4], #2
    bb72:	0c1b      	lsrs	r3, r3, #16
    bb74:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bb76:	4668      	mov	r0, sp
    bb78:	4b2d      	ldr	r3, [pc, #180]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bb7a:	4798      	blx	r3
    bb7c:	4603      	mov	r3, r0
    bb7e:	466a      	mov	r2, sp
    bb80:	2100      	movs	r1, #0
    bb82:	4628      	mov	r0, r5
    bb84:	4c2b      	ldr	r4, [pc, #172]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bb86:	47a0      	blx	r4
    bb88:	e79b      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    bb8a:	b1bc      	cbz	r4, bbbc <grid_ui_event_generate_eventstring+0x140>
		else if (event_type == GRID_UI_EVENT_AVC7){
    bb8c:	2c01      	cmp	r4, #1
    bb8e:	d027      	beq.n	bbe0 <grid_ui_event_generate_eventstring+0x164>
		else if (event_type == GRID_UI_EVENT_DP){
    bb90:	2c04      	cmp	r4, #4
    bb92:	d037      	beq.n	bc04 <grid_ui_event_generate_eventstring+0x188>
		else if (event_type == GRID_UI_EVENT_DR){
    bb94:	2c05      	cmp	r4, #5
    bb96:	d194      	bne.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_ENC); // !!
    bb98:	4b24      	ldr	r3, [pc, #144]	; (bc2c <grid_ui_event_generate_eventstring+0x1b0>)
    bb9a:	466c      	mov	r4, sp
    bb9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bb9e:	c407      	stmia	r4!, {r0, r1, r2}
    bba0:	f824 3b02 	strh.w	r3, [r4], #2
    bba4:	0c1b      	lsrs	r3, r3, #16
    bba6:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bba8:	4668      	mov	r0, sp
    bbaa:	4b21      	ldr	r3, [pc, #132]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bbac:	4798      	blx	r3
    bbae:	4603      	mov	r3, r0
    bbb0:	466a      	mov	r2, sp
    bbb2:	2105      	movs	r1, #5
    bbb4:	4628      	mov	r0, r5
    bbb6:	4c1f      	ldr	r4, [pc, #124]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bbb8:	47a0      	blx	r4
    bbba:	e782      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_ENC); // !!
    bbbc:	4b22      	ldr	r3, [pc, #136]	; (bc48 <grid_ui_event_generate_eventstring+0x1cc>)
    bbbe:	466c      	mov	r4, sp
    bbc0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bbc2:	c407      	stmia	r4!, {r0, r1, r2}
    bbc4:	f824 3b02 	strh.w	r3, [r4], #2
    bbc8:	0c1b      	lsrs	r3, r3, #16
    bbca:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bbcc:	4668      	mov	r0, sp
    bbce:	4b18      	ldr	r3, [pc, #96]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bbd0:	4798      	blx	r3
    bbd2:	4603      	mov	r3, r0
    bbd4:	466a      	mov	r2, sp
    bbd6:	2100      	movs	r1, #0
    bbd8:	4628      	mov	r0, r5
    bbda:	4c16      	ldr	r4, [pc, #88]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bbdc:	47a0      	blx	r4
    bbde:	e770      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_ENC); // !!
    bbe0:	4b17      	ldr	r3, [pc, #92]	; (bc40 <grid_ui_event_generate_eventstring+0x1c4>)
    bbe2:	466c      	mov	r4, sp
    bbe4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bbe6:	c407      	stmia	r4!, {r0, r1, r2}
    bbe8:	f824 3b02 	strh.w	r3, [r4], #2
    bbec:	0c1b      	lsrs	r3, r3, #16
    bbee:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bbf0:	4668      	mov	r0, sp
    bbf2:	4b0f      	ldr	r3, [pc, #60]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bbf4:	4798      	blx	r3
    bbf6:	4603      	mov	r3, r0
    bbf8:	466a      	mov	r2, sp
    bbfa:	2101      	movs	r1, #1
    bbfc:	4628      	mov	r0, r5
    bbfe:	4c0d      	ldr	r4, [pc, #52]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bc00:	47a0      	blx	r4
    bc02:	e75e      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_ENC); // !!
    bc04:	4b0d      	ldr	r3, [pc, #52]	; (bc3c <grid_ui_event_generate_eventstring+0x1c0>)
    bc06:	466c      	mov	r4, sp
    bc08:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    bc0a:	c407      	stmia	r4!, {r0, r1, r2}
    bc0c:	f824 3b02 	strh.w	r3, [r4], #2
    bc10:	0c1b      	lsrs	r3, r3, #16
    bc12:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    bc14:	4668      	mov	r0, sp
    bc16:	4b06      	ldr	r3, [pc, #24]	; (bc30 <grid_ui_event_generate_eventstring+0x1b4>)
    bc18:	4798      	blx	r3
    bc1a:	4603      	mov	r3, r0
    bc1c:	466a      	mov	r2, sp
    bc1e:	2104      	movs	r1, #4
    bc20:	4628      	mov	r0, r5
    bc22:	4c04      	ldr	r4, [pc, #16]	; (bc34 <grid_ui_event_generate_eventstring+0x1b8>)
    bc24:	47a0      	blx	r4
    bc26:	e74c      	b.n	bac2 <grid_ui_event_generate_eventstring+0x46>
    bc28:	00012f43 	.word	0x00012f43
    bc2c:	00014a80 	.word	0x00014a80
    bc30:	00013455 	.word	0x00013455
    bc34:	0000b87d 	.word	0x0000b87d
    bc38:	00014a60 	.word	0x00014a60
    bc3c:	00014a70 	.word	0x00014a70
    bc40:	00014aa0 	.word	0x00014aa0
    bc44:	00014a90 	.word	0x00014a90
    bc48:	00014ab0 	.word	0x00014ab0

0000bc4c <grid_ui_event_init>:
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    bc4c:	b570      	push	{r4, r5, r6, lr}
    bc4e:	4615      	mov	r5, r2
	struct grid_ui_event* eve = &parent->event_list[index];
    bc50:	f44f 7386 	mov.w	r3, #268	; 0x10c
    bc54:	fb03 f301 	mul.w	r3, r3, r1
    bc58:	6e02      	ldr	r2, [r0, #96]	; 0x60
    bc5a:	18d4      	adds	r4, r2, r3
	eve->parent = parent;
    bc5c:	6060      	str	r0, [r4, #4]
	eve->index = index;
    bc5e:	7221      	strb	r1, [r4, #8]
	eve->cfg_changed_flag = 0;
    bc60:	2100      	movs	r1, #0
    bc62:	f884 1107 	strb.w	r1, [r4, #263]	; 0x107
	eve->type   = event_type;	
    bc66:	72a5      	strb	r5, [r4, #10]
	eve->status = GRID_UI_STATUS_READY;
    bc68:	2104      	movs	r1, #4
    bc6a:	54d1      	strb	r1, [r2, r3]
    bc6c:	f104 030f 	add.w	r3, r4, #15
    bc70:	f104 012d 	add.w	r1, r4, #45	; 0x2d
		eve->event_string[i] = 0;
    bc74:	2200      	movs	r2, #0
    bc76:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    bc7a:	428b      	cmp	r3, r1
    bc7c:	d1fb      	bne.n	bc76 <grid_ui_event_init+0x2a>
	eve->event_string_length = 0;
    bc7e:	2300      	movs	r3, #0
    bc80:	60e3      	str	r3, [r4, #12]
    bc82:	f104 0347 	add.w	r3, r4, #71	; 0x47
    bc86:	f104 01bf 	add.w	r1, r4, #191	; 0xbf
		eve->action_string[i] = 0;
    bc8a:	2200      	movs	r2, #0
    bc8c:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    bc90:	428b      	cmp	r3, r1
    bc92:	d1fb      	bne.n	bc8c <grid_ui_event_init+0x40>
	eve->action_string_length = 0;
    bc94:	2300      	movs	r3, #0
    bc96:	6463      	str	r3, [r4, #68]	; 0x44
	eve->event_parameter_count = 0;
    bc98:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    bc9c:	4623      	mov	r3, r4
    bc9e:	f104 0614 	add.w	r6, r4, #20
    bca2:	4622      	mov	r2, r4
		eve->event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    bca4:	2100      	movs	r1, #0
    bca6:	f882 102f 	strb.w	r1, [r2, #47]	; 0x2f
		eve->event_parameter_list[i].address = 0;
    bcaa:	f882 1031 	strb.w	r1, [r2, #49]	; 0x31
		eve->event_parameter_list[i].offset = 0;
    bcae:	f882 1033 	strb.w	r1, [r2, #51]	; 0x33
		eve->event_parameter_list[i].length = 0;
    bcb2:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
    bcb6:	3205      	adds	r2, #5
	for (uint32_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    bcb8:	42b2      	cmp	r2, r6
    bcba:	d1f4      	bne.n	bca6 <grid_ui_event_init+0x5a>
	eve->action_parameter_count = 0;
    bcbc:	2200      	movs	r2, #0
    bcbe:	f884 20c0 	strb.w	r2, [r4, #192]	; 0xc0
    bcc2:	f104 0146 	add.w	r1, r4, #70	; 0x46
		eve->action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    bcc6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		eve->action_parameter_list[i].address = 0;
    bcca:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
		eve->action_parameter_list[i].offset = 0;
    bcce:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
		eve->action_parameter_list[i].length = 0;
    bcd2:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
    bcd6:	3305      	adds	r3, #5
	for (uint32_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    bcd8:	428b      	cmp	r3, r1
    bcda:	d1f4      	bne.n	bcc6 <grid_ui_event_init+0x7a>
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    bcdc:	4629      	mov	r1, r5
    bcde:	4b07      	ldr	r3, [pc, #28]	; (bcfc <grid_ui_event_init+0xb0>)
    bce0:	4798      	blx	r3
	grid_ui_event_generate_actionstring(eve->parent, event_type);	
    bce2:	4629      	mov	r1, r5
    bce4:	6860      	ldr	r0, [r4, #4]
    bce6:	4b06      	ldr	r3, [pc, #24]	; (bd00 <grid_ui_event_init+0xb4>)
    bce8:	4798      	blx	r3
	eve->cfg_changed_flag = 0;
    bcea:	2300      	movs	r3, #0
    bcec:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
	eve->cfg_default_flag = 1;
    bcf0:	2301      	movs	r3, #1
    bcf2:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	eve->cfg_flashempty_flag = 1;
    bcf6:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    bcfa:	bd70      	pop	{r4, r5, r6, pc}
    bcfc:	0000ba7d 	.word	0x0000ba7d
    bd00:	0000b5d5 	.word	0x0000b5d5

0000bd04 <grid_ui_element_init>:
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    bd04:	b570      	push	{r4, r5, r6, lr}
	struct grid_ui_element* ele = &parent->element_list[index];
    bd06:	2364      	movs	r3, #100	; 0x64
    bd08:	fb03 f301 	mul.w	r3, r3, r1
    bd0c:	68c5      	ldr	r5, [r0, #12]
    bd0e:	18ec      	adds	r4, r5, r3
	ele->parent = parent;
    bd10:	6060      	str	r0, [r4, #4]
	ele->index = index;
    bd12:	7221      	strb	r1, [r4, #8]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    bd14:	2101      	movs	r1, #1
    bd16:	54e9      	strb	r1, [r5, r3]
	ele->type = element_type;
    bd18:	7262      	strb	r2, [r4, #9]
    bd1a:	f104 0308 	add.w	r3, r4, #8
    bd1e:	f104 0058 	add.w	r0, r4, #88	; 0x58
		ele->template_parameter_list[i] = 0;
    bd22:	2100      	movs	r1, #0
    bd24:	f843 1f04 	str.w	r1, [r3, #4]!
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    bd28:	4283      	cmp	r3, r0
    bd2a:	d1fb      	bne.n	bd24 <grid_ui_element_init+0x20>
	if (element_type == GRID_UI_ELEMENT_SYSTEM){
    bd2c:	b132      	cbz	r2, bd3c <grid_ui_element_init+0x38>
	else if (element_type == GRID_UI_ELEMENT_POTENTIOMETER){
    bd2e:	2a01      	cmp	r2, #1
    bd30:	d026      	beq.n	bd80 <grid_ui_element_init+0x7c>
	else if (element_type == GRID_UI_ELEMENT_BUTTON){
    bd32:	2a02      	cmp	r2, #2
    bd34:	d036      	beq.n	bda4 <grid_ui_element_init+0xa0>
	else if (element_type == GRID_UI_ELEMENT_ENCODER){
    bd36:	2a03      	cmp	r2, #3
    bd38:	d04a      	beq.n	bdd0 <grid_ui_element_init+0xcc>
    bd3a:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 6;
    bd3c:	2306      	movs	r3, #6
    bd3e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    bd42:	f44f 60c9 	mov.w	r0, #1608	; 0x648
    bd46:	4b2f      	ldr	r3, [pc, #188]	; (be04 <grid_ui_element_init+0x100>)
    bd48:	4798      	blx	r3
    bd4a:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    bd4c:	2200      	movs	r2, #0
    bd4e:	4611      	mov	r1, r2
    bd50:	4620      	mov	r0, r4
    bd52:	4d2d      	ldr	r5, [pc, #180]	; (be08 <grid_ui_element_init+0x104>)
    bd54:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_HEARTBEAT); // Heartbeat
    bd56:	220c      	movs	r2, #12
    bd58:	2101      	movs	r1, #1
    bd5a:	4620      	mov	r0, r4
    bd5c:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_MAPMODE_PRESS); // Mapmode press
    bd5e:	2207      	movs	r2, #7
    bd60:	2102      	movs	r1, #2
    bd62:	4620      	mov	r0, r4
    bd64:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_MAPMODE_RELEASE); // Mapmode release
    bd66:	2208      	movs	r2, #8
    bd68:	2103      	movs	r1, #3
    bd6a:	4620      	mov	r0, r4
    bd6c:	47a8      	blx	r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_CFG_RESPONSE); //
    bd6e:	2209      	movs	r2, #9
    bd70:	2104      	movs	r1, #4
    bd72:	4620      	mov	r0, r4
    bd74:	47a8      	blx	r5
		grid_ui_event_init(ele, 5, GRID_UI_EVENT_CFG_REQUEST); //
    bd76:	220a      	movs	r2, #10
    bd78:	2105      	movs	r1, #5
    bd7a:	4620      	mov	r0, r4
    bd7c:	47a8      	blx	r5
    bd7e:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 2;
    bd80:	2302      	movs	r3, #2
    bd82:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    bd86:	f44f 7006 	mov.w	r0, #536	; 0x218
    bd8a:	4b1e      	ldr	r3, [pc, #120]	; (be04 <grid_ui_element_init+0x100>)
    bd8c:	4798      	blx	r3
    bd8e:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    bd90:	2200      	movs	r2, #0
    bd92:	4611      	mov	r1, r2
    bd94:	4620      	mov	r0, r4
    bd96:	4d1c      	ldr	r5, [pc, #112]	; (be08 <grid_ui_element_init+0x104>)
    bd98:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    bd9a:	2201      	movs	r2, #1
    bd9c:	4611      	mov	r1, r2
    bd9e:	4620      	mov	r0, r4
    bda0:	47a8      	blx	r5
    bda2:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 3;
    bda4:	2303      	movs	r3, #3
    bda6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    bdaa:	f44f 7049 	mov.w	r0, #804	; 0x324
    bdae:	4b15      	ldr	r3, [pc, #84]	; (be04 <grid_ui_element_init+0x100>)
    bdb0:	4798      	blx	r3
    bdb2:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    bdb4:	2200      	movs	r2, #0
    bdb6:	4611      	mov	r1, r2
    bdb8:	4620      	mov	r0, r4
    bdba:	4d13      	ldr	r5, [pc, #76]	; (be08 <grid_ui_element_init+0x104>)
    bdbc:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    bdbe:	2204      	movs	r2, #4
    bdc0:	2101      	movs	r1, #1
    bdc2:	4620      	mov	r0, r4
    bdc4:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    bdc6:	2205      	movs	r2, #5
    bdc8:	2102      	movs	r1, #2
    bdca:	4620      	mov	r0, r4
    bdcc:	47a8      	blx	r5
    bdce:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 4;
    bdd0:	2604      	movs	r6, #4
    bdd2:	f884 605c 	strb.w	r6, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    bdd6:	f44f 6086 	mov.w	r0, #1072	; 0x430
    bdda:	4b0a      	ldr	r3, [pc, #40]	; (be04 <grid_ui_element_init+0x100>)
    bddc:	4798      	blx	r3
    bdde:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    bde0:	2200      	movs	r2, #0
    bde2:	4611      	mov	r1, r2
    bde4:	4620      	mov	r0, r4
    bde6:	4d08      	ldr	r5, [pc, #32]	; (be08 <grid_ui_element_init+0x104>)
    bde8:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    bdea:	4632      	mov	r2, r6
    bdec:	2101      	movs	r1, #1
    bdee:	4620      	mov	r0, r4
    bdf0:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    bdf2:	2205      	movs	r2, #5
    bdf4:	2102      	movs	r1, #2
    bdf6:	4620      	mov	r0, r4
    bdf8:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    bdfa:	2201      	movs	r2, #1
    bdfc:	2103      	movs	r1, #3
    bdfe:	4620      	mov	r0, r4
    be00:	47a8      	blx	r5
}
    be02:	e79a      	b.n	bd3a <grid_ui_element_init+0x36>
    be04:	00012f1d 	.word	0x00012f1d
    be08:	0000bc4d 	.word	0x0000bc4d

0000be0c <grid_usb_serial_bulkout_cb>:
	//grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	
	//cdcdf_acm_write(cdcdf_demo_buf, count); /* Echo data */
	return false;                           /* No error. */
}
    be0c:	2000      	movs	r0, #0
    be0e:	4770      	bx	lr

0000be10 <grid_usb_serial_bulkin_cb>:
	
	//grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);

//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS); /* Another read */
	return false;                                                                                 /* No error. */
}
    be10:	2000      	movs	r0, #0
    be12:	4770      	bx	lr

0000be14 <grid_usb_serial_statechange_cb>:
static bool grid_usb_serial_statechange_cb(usb_cdc_control_signal_t state)
{
    be14:	b510      	push	{r4, lr}
    be16:	b082      	sub	sp, #8
    be18:	f8ad 0004 	strh.w	r0, [sp, #4]
	
	//grid_sys_alert_set_alert(&grid_sys_state, 0,255,255,2,300);
	
	if (state.rs232.DTR || 1) {
		/* After connection the R/W callbacks can be registered */
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    be1c:	4904      	ldr	r1, [pc, #16]	; (be30 <grid_usb_serial_statechange_cb+0x1c>)
    be1e:	2000      	movs	r0, #0
    be20:	4c04      	ldr	r4, [pc, #16]	; (be34 <grid_usb_serial_statechange_cb+0x20>)
    be22:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)grid_usb_serial_bulkin_cb);
    be24:	4904      	ldr	r1, [pc, #16]	; (be38 <grid_usb_serial_statechange_cb+0x24>)
    be26:	2001      	movs	r0, #1
    be28:	47a0      	blx	r4
		/* Start Rx */
		//cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	}
	return false; /* No error. */
}
    be2a:	2000      	movs	r0, #0
    be2c:	b002      	add	sp, #8
    be2e:	bd10      	pop	{r4, pc}
    be30:	0000be0d 	.word	0x0000be0d
    be34:	0001156d 	.word	0x0001156d
    be38:	0000be11 	.word	0x0000be11

0000be3c <grid_usb_midi_bulkin_cb>:
{
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
	return false;
}
static bool grid_usb_midi_bulkin_cb(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    be3c:	b510      	push	{r4, lr}
    be3e:	b082      	sub	sp, #8
	
	grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);
    be40:	f44f 7396 	mov.w	r3, #300	; 0x12c
    be44:	9301      	str	r3, [sp, #4]
    be46:	2302      	movs	r3, #2
    be48:	9300      	str	r3, [sp, #0]
    be4a:	23ff      	movs	r3, #255	; 0xff
    be4c:	2200      	movs	r2, #0
    be4e:	4619      	mov	r1, r3
    be50:	4802      	ldr	r0, [pc, #8]	; (be5c <grid_usb_midi_bulkin_cb+0x20>)
    be52:	4c03      	ldr	r4, [pc, #12]	; (be60 <grid_usb_midi_bulkin_cb+0x24>)
    be54:	47a0      	blx	r4
	return false;
}
    be56:	2000      	movs	r0, #0
    be58:	b002      	add	sp, #8
    be5a:	bd10      	pop	{r4, pc}
    be5c:	20007260 	.word	0x20007260
    be60:	0000a1dd 	.word	0x0000a1dd

0000be64 <grid_usb_midi_bulkout_cb>:
{
    be64:	b510      	push	{r4, lr}
    be66:	b082      	sub	sp, #8
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
    be68:	f44f 7396 	mov.w	r3, #300	; 0x12c
    be6c:	9301      	str	r3, [sp, #4]
    be6e:	2302      	movs	r3, #2
    be70:	9300      	str	r3, [sp, #0]
    be72:	2300      	movs	r3, #0
    be74:	22ff      	movs	r2, #255	; 0xff
    be76:	4611      	mov	r1, r2
    be78:	4802      	ldr	r0, [pc, #8]	; (be84 <grid_usb_midi_bulkout_cb+0x20>)
    be7a:	4c03      	ldr	r4, [pc, #12]	; (be88 <grid_usb_midi_bulkout_cb+0x24>)
    be7c:	47a0      	blx	r4
}
    be7e:	2000      	movs	r0, #0
    be80:	b002      	add	sp, #8
    be82:	bd10      	pop	{r4, pc}
    be84:	20007260 	.word	0x20007260
    be88:	0000a1dd 	.word	0x0000a1dd

0000be8c <grid_usb_serial_init>:
{
    be8c:	b508      	push	{r3, lr}
	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)grid_usb_serial_statechange_cb);
    be8e:	4902      	ldr	r1, [pc, #8]	; (be98 <grid_usb_serial_init+0xc>)
    be90:	2003      	movs	r0, #3
    be92:	4b02      	ldr	r3, [pc, #8]	; (be9c <grid_usb_serial_init+0x10>)
    be94:	4798      	blx	r3
    be96:	bd08      	pop	{r3, pc}
    be98:	0000be15 	.word	0x0000be15
    be9c:	0001156d 	.word	0x0001156d

0000bea0 <grid_keyboard_init>:
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);


}

void grid_keyboard_init(struct grid_keyboard_model* kb){
    bea0:	b410      	push	{r4}
    bea2:	4603      	mov	r3, r0
    bea4:	f100 0412 	add.w	r4, r0, #18
	
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
	{
		kb->hid_key_array[i].b_modifier = false;
    bea8:	2200      	movs	r2, #0
		kb->hid_key_array[i].key_id = 255;
    beaa:	21ff      	movs	r1, #255	; 0xff
		kb->hid_key_array[i].b_modifier = false;
    beac:	705a      	strb	r2, [r3, #1]
		kb->hid_key_array[i].key_id = 255;
    beae:	7019      	strb	r1, [r3, #0]
		kb->hid_key_array[i].state = HID_KB_KEY_UP;
    beb0:	709a      	strb	r2, [r3, #2]
		
		
		kb->key_list[i].ismodifier = 0;
    beb2:	74da      	strb	r2, [r3, #19]
		kb->key_list[i].ispressed = 0;
    beb4:	751a      	strb	r2, [r3, #20]
		kb->key_list[i].keycode = 255;
    beb6:	7499      	strb	r1, [r3, #18]
    beb8:	3303      	adds	r3, #3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    beba:	42a3      	cmp	r3, r4
    bebc:	d1f6      	bne.n	beac <grid_keyboard_init+0xc>
		
	}
	
	kb->key_active_count = 0;
    bebe:	2300      	movs	r3, #0
    bec0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	
}
    bec4:	f85d 4b04 	ldr.w	r4, [sp], #4
    bec8:	4770      	bx	lr

0000beca <grid_midi_buffer_init>:


void grid_midi_buffer_init(struct grid_midi_event_desc* buf, uint16_t length){
	
	
	for (uint16_t i=0; i<length; i++)
    beca:	b169      	cbz	r1, bee8 <grid_midi_buffer_init+0x1e>
    becc:	4603      	mov	r3, r0
    bece:	1e4a      	subs	r2, r1, #1
    bed0:	b292      	uxth	r2, r2
    bed2:	3201      	adds	r2, #1
    bed4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
	{
		buf[i].byte0 = 0;
    bed8:	2200      	movs	r2, #0
    beda:	701a      	strb	r2, [r3, #0]
		buf[i].byte1 = 0;
    bedc:	705a      	strb	r2, [r3, #1]
		buf[i].byte2 = 0;
    bede:	709a      	strb	r2, [r3, #2]
		buf[i].byte3 = 0;
    bee0:	70da      	strb	r2, [r3, #3]
    bee2:	3304      	adds	r3, #4
	for (uint16_t i=0; i<length; i++)
    bee4:	4283      	cmp	r3, r0
    bee6:	d1f8      	bne.n	beda <grid_midi_buffer_init+0x10>
    bee8:	4770      	bx	lr
	...

0000beec <grid_usb_midi_init>:
{
    beec:	b510      	push	{r4, lr}
	grid_midi_tx_write_index = 0;
    beee:	2400      	movs	r4, #0
    bef0:	4b08      	ldr	r3, [pc, #32]	; (bf14 <grid_usb_midi_init+0x28>)
    bef2:	801c      	strh	r4, [r3, #0]
	grid_midi_tx_read_index = 0;
    bef4:	4b08      	ldr	r3, [pc, #32]	; (bf18 <grid_usb_midi_init+0x2c>)
    bef6:	801c      	strh	r4, [r3, #0]
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    bef8:	f44f 7196 	mov.w	r1, #300	; 0x12c
    befc:	4807      	ldr	r0, [pc, #28]	; (bf1c <grid_usb_midi_init+0x30>)
    befe:	4b08      	ldr	r3, [pc, #32]	; (bf20 <grid_usb_midi_init+0x34>)
    bf00:	4798      	blx	r3
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_READ, (FUNC_PTR)grid_usb_midi_bulkout_cb);
    bf02:	4908      	ldr	r1, [pc, #32]	; (bf24 <grid_usb_midi_init+0x38>)
    bf04:	4620      	mov	r0, r4
    bf06:	4c08      	ldr	r4, [pc, #32]	; (bf28 <grid_usb_midi_init+0x3c>)
    bf08:	47a0      	blx	r4
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    bf0a:	4908      	ldr	r1, [pc, #32]	; (bf2c <grid_usb_midi_init+0x40>)
    bf0c:	2001      	movs	r0, #1
    bf0e:	47a0      	blx	r4
    bf10:	bd10      	pop	{r4, pc}
    bf12:	bf00      	nop
    bf14:	200042fc 	.word	0x200042fc
    bf18:	20007b4c 	.word	0x20007b4c
    bf1c:	2000aae8 	.word	0x2000aae8
    bf20:	0000becb 	.word	0x0000becb
    bf24:	0000be65 	.word	0x0000be65
    bf28:	00011d79 	.word	0x00011d79
    bf2c:	0000be3d 	.word	0x0000be3d

0000bf30 <grid_midi_tx_push>:
	}
	
}

uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){
    bf30:	b410      	push	{r4}
    bf32:	b083      	sub	sp, #12


	grid_midi_tx_buffer[grid_midi_tx_write_index] = midi_event;
    bf34:	4c0a      	ldr	r4, [pc, #40]	; (bf60 <grid_midi_tx_push+0x30>)
    bf36:	8823      	ldrh	r3, [r4, #0]
    bf38:	4a0a      	ldr	r2, [pc, #40]	; (bf64 <grid_midi_tx_push+0x34>)
    bf3a:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    bf3e:	3301      	adds	r3, #1
    bf40:	4909      	ldr	r1, [pc, #36]	; (bf68 <grid_midi_tx_push+0x38>)
    bf42:	fb81 2103 	smull	r2, r1, r1, r3
    bf46:	17da      	asrs	r2, r3, #31
    bf48:	ebc2 1261 	rsb	r2, r2, r1, asr #5
    bf4c:	f44f 7196 	mov.w	r1, #300	; 0x12c
    bf50:	fb01 3312 	mls	r3, r1, r2, r3
    bf54:	8023      	strh	r3, [r4, #0]




}
    bf56:	b003      	add	sp, #12
    bf58:	f85d 4b04 	ldr.w	r4, [sp], #4
    bf5c:	4770      	bx	lr
    bf5e:	bf00      	nop
    bf60:	200042fc 	.word	0x200042fc
    bf64:	2000aae8 	.word	0x2000aae8
    bf68:	1b4e81b5 	.word	0x1b4e81b5

0000bf6c <grid_midi_tx_pop>:

uint8_t grid_midi_tx_pop(){
    bf6c:	b538      	push	{r3, r4, r5, lr}

	if (grid_midi_tx_read_index != grid_midi_tx_write_index){
    bf6e:	4b12      	ldr	r3, [pc, #72]	; (bfb8 <grid_midi_tx_pop+0x4c>)
    bf70:	881a      	ldrh	r2, [r3, #0]
    bf72:	4b12      	ldr	r3, [pc, #72]	; (bfbc <grid_midi_tx_pop+0x50>)
    bf74:	881b      	ldrh	r3, [r3, #0]
    bf76:	429a      	cmp	r2, r3
    bf78:	d01c      	beq.n	bfb4 <grid_midi_tx_pop+0x48>
		
		if (audiodf_midi_write_status() != USB_BUSY){
    bf7a:	4b11      	ldr	r3, [pc, #68]	; (bfc0 <grid_midi_tx_pop+0x54>)
    bf7c:	4798      	blx	r3
    bf7e:	2801      	cmp	r0, #1
    bf80:	d018      	beq.n	bfb4 <grid_midi_tx_pop+0x48>

			uint8_t byte0 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte0;
    bf82:	4c0d      	ldr	r4, [pc, #52]	; (bfb8 <grid_midi_tx_pop+0x4c>)
    bf84:	8825      	ldrh	r5, [r4, #0]
			uint8_t byte1 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte1;
			uint8_t byte2 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte2;
			uint8_t byte3 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte3;
    bf86:	480f      	ldr	r0, [pc, #60]	; (bfc4 <grid_midi_tx_pop+0x58>)
    bf88:	eb00 0185 	add.w	r1, r0, r5, lsl #2
			
			audiodf_midi_write(byte0, byte1, byte2, byte3);
    bf8c:	78cb      	ldrb	r3, [r1, #3]
    bf8e:	788a      	ldrb	r2, [r1, #2]
    bf90:	7849      	ldrb	r1, [r1, #1]
    bf92:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
    bf96:	4d0c      	ldr	r5, [pc, #48]	; (bfc8 <grid_midi_tx_pop+0x5c>)
    bf98:	47a8      	blx	r5

			grid_midi_tx_read_index = (grid_midi_tx_read_index+1)%GRID_MIDI_TX_BUFFER_length;
    bf9a:	8823      	ldrh	r3, [r4, #0]
    bf9c:	1c5a      	adds	r2, r3, #1
    bf9e:	490b      	ldr	r1, [pc, #44]	; (bfcc <grid_midi_tx_pop+0x60>)
    bfa0:	fb81 3102 	smull	r3, r1, r1, r2
    bfa4:	17d3      	asrs	r3, r2, #31
    bfa6:	ebc3 1361 	rsb	r3, r3, r1, asr #5
    bfaa:	f44f 7196 	mov.w	r1, #300	; 0x12c
    bfae:	fb01 2313 	mls	r3, r1, r3, r2
    bfb2:	8023      	strh	r3, [r4, #0]

		}
		
	}

}
    bfb4:	bd38      	pop	{r3, r4, r5, pc}
    bfb6:	bf00      	nop
    bfb8:	20007b4c 	.word	0x20007b4c
    bfbc:	200042fc 	.word	0x200042fc
    bfc0:	00011d41 	.word	0x00011d41
    bfc4:	2000aae8 	.word	0x2000aae8
    bfc8:	00011d1d 	.word	0x00011d1d
    bfcc:	1b4e81b5 	.word	0x1b4e81b5

0000bfd0 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    bfd0:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    bfd2:	6983      	ldr	r3, [r0, #24]
    bfd4:	b103      	cbz	r3, bfd8 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    bfd6:	4798      	blx	r3
    bfd8:	bd08      	pop	{r3, pc}

0000bfda <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    bfda:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    bfdc:	69c3      	ldr	r3, [r0, #28]
    bfde:	b103      	cbz	r3, bfe2 <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    bfe0:	4798      	blx	r3
    bfe2:	bd08      	pop	{r3, pc}

0000bfe4 <adc_async_channel_conversion_done>:
{
    bfe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bfe8:	4606      	mov	r6, r0
    bfea:	460f      	mov	r7, r1
    bfec:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    bfee:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    bff0:	5c5c      	ldrb	r4, [r3, r1]
    bff2:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    bff6:	00e4      	lsls	r4, r4, #3
    bff8:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    bffc:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    c000:	f105 0a04 	add.w	sl, r5, #4
    c004:	b2d1      	uxtb	r1, r2
    c006:	4650      	mov	r0, sl
    c008:	4b0c      	ldr	r3, [pc, #48]	; (c03c <adc_async_channel_conversion_done+0x58>)
    c00a:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    c00c:	4630      	mov	r0, r6
    c00e:	4b0c      	ldr	r3, [pc, #48]	; (c040 <adc_async_channel_conversion_done+0x5c>)
    c010:	4798      	blx	r3
    c012:	2801      	cmp	r0, #1
    c014:	d907      	bls.n	c026 <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    c016:	ea4f 2119 	mov.w	r1, r9, lsr #8
    c01a:	4650      	mov	r0, sl
    c01c:	4b07      	ldr	r3, [pc, #28]	; (c03c <adc_async_channel_conversion_done+0x58>)
    c01e:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    c020:	8aab      	ldrh	r3, [r5, #20]
    c022:	3301      	adds	r3, #1
    c024:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    c026:	8aab      	ldrh	r3, [r5, #20]
    c028:	3301      	adds	r3, #1
    c02a:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    c02c:	f858 3004 	ldr.w	r3, [r8, r4]
    c030:	b113      	cbz	r3, c038 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    c032:	4639      	mov	r1, r7
    c034:	4630      	mov	r0, r6
    c036:	4798      	blx	r3
    c038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c03c:	0000d323 	.word	0x0000d323
    c040:	0000d64f 	.word	0x0000d64f

0000c044 <adc_async_init>:
{
    c044:	b570      	push	{r4, r5, r6, lr}
    c046:	4606      	mov	r6, r0
	device = &descr->device;
    c048:	2000      	movs	r0, #0
		channel_map[i] = 0xFF;
    c04a:	25ff      	movs	r5, #255	; 0xff
    c04c:	b2c4      	uxtb	r4, r0
    c04e:	5515      	strb	r5, [r2, r4]
    c050:	3001      	adds	r0, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    c052:	b2c4      	uxtb	r4, r0
    c054:	429c      	cmp	r4, r3
    c056:	d9f9      	bls.n	c04c <adc_async_init+0x8>
	descr->channel_map    = channel_map;
    c058:	6232      	str	r2, [r6, #32]
	descr->channel_max    = channel_max;
    c05a:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
	descr->channel_amount = channel_amount;
    c05e:	f89d 3010 	ldrb.w	r3, [sp, #16]
    c062:	f886 3025 	strb.w	r3, [r6, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    c066:	9b05      	ldr	r3, [sp, #20]
    c068:	62b3      	str	r3, [r6, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    c06a:	4630      	mov	r0, r6
    c06c:	4b05      	ldr	r3, [pc, #20]	; (c084 <adc_async_init+0x40>)
    c06e:	4798      	blx	r3
	if (init_status) {
    c070:	4603      	mov	r3, r0
    c072:	b928      	cbnz	r0, c080 <adc_async_init+0x3c>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    c074:	4a04      	ldr	r2, [pc, #16]	; (c088 <adc_async_init+0x44>)
    c076:	60b2      	str	r2, [r6, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    c078:	4a04      	ldr	r2, [pc, #16]	; (c08c <adc_async_init+0x48>)
    c07a:	6032      	str	r2, [r6, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    c07c:	4a04      	ldr	r2, [pc, #16]	; (c090 <adc_async_init+0x4c>)
    c07e:	6072      	str	r2, [r6, #4]
}
    c080:	4618      	mov	r0, r3
    c082:	bd70      	pop	{r4, r5, r6, pc}
    c084:	0000d535 	.word	0x0000d535
    c088:	0000bfe5 	.word	0x0000bfe5
    c08c:	0000bfd1 	.word	0x0000bfd1
    c090:	0000bfdb 	.word	0x0000bfdb

0000c094 <adc_async_register_channel_buffer>:
{
    c094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (descr->channel_map[channel] != 0xFF) {
    c098:	6a07      	ldr	r7, [r0, #32]
    c09a:	5c7c      	ldrb	r4, [r7, r1]
    c09c:	2cff      	cmp	r4, #255	; 0xff
    c09e:	d12b      	bne.n	c0f8 <adc_async_register_channel_buffer+0x64>
	for (i = 0; i <= descr->channel_max; i++) {
    c0a0:	f890 e024 	ldrb.w	lr, [r0, #36]	; 0x24
    c0a4:	2400      	movs	r4, #0
    c0a6:	4625      	mov	r5, r4
		if (descr->channel_map[i] != 0xFF) {
    c0a8:	b2e6      	uxtb	r6, r4
    c0aa:	5dbe      	ldrb	r6, [r7, r6]
    c0ac:	2eff      	cmp	r6, #255	; 0xff
			index++;
    c0ae:	bf1c      	itt	ne
    c0b0:	3501      	addne	r5, #1
    c0b2:	b2ed      	uxtbne	r5, r5
    c0b4:	3401      	adds	r4, #1
	for (i = 0; i <= descr->channel_max; i++) {
    c0b6:	b2e6      	uxtb	r6, r4
    c0b8:	4576      	cmp	r6, lr
    c0ba:	d9f5      	bls.n	c0a8 <adc_async_register_channel_buffer+0x14>
	if (index > descr->channel_amount) {
    c0bc:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
    c0c0:	42ac      	cmp	r4, r5
    c0c2:	d31c      	bcc.n	c0fe <adc_async_register_channel_buffer+0x6a>
    c0c4:	4616      	mov	r6, r2
    c0c6:	460f      	mov	r7, r1
    c0c8:	4680      	mov	r8, r0
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    c0ca:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    c0ce:	00e4      	lsls	r4, r4, #3
    c0d0:	6a80      	ldr	r0, [r0, #40]	; 0x28
    c0d2:	4420      	add	r0, r4
    c0d4:	461a      	mov	r2, r3
    c0d6:	4631      	mov	r1, r6
    c0d8:	3004      	adds	r0, #4
    c0da:	4b0c      	ldr	r3, [pc, #48]	; (c10c <adc_async_register_channel_buffer+0x78>)
    c0dc:	4798      	blx	r3
    c0de:	4602      	mov	r2, r0
    c0e0:	b980      	cbnz	r0, c104 <adc_async_register_channel_buffer+0x70>
	descr->channel_map[channel]            = index;
    c0e2:	f8d8 3020 	ldr.w	r3, [r8, #32]
    c0e6:	55dd      	strb	r5, [r3, r7]
	descr->descr_ch[index].bytes_in_buffer = 0;
    c0e8:	f8d8 3028 	ldr.w	r3, [r8, #40]	; 0x28
    c0ec:	441c      	add	r4, r3
    c0ee:	2300      	movs	r3, #0
    c0f0:	82a3      	strh	r3, [r4, #20]
}
    c0f2:	4610      	mov	r0, r2
    c0f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    c0f8:	f06f 020c 	mvn.w	r2, #12
    c0fc:	e7f9      	b.n	c0f2 <adc_async_register_channel_buffer+0x5e>
		return ERR_NO_RESOURCE;
    c0fe:	f06f 021b 	mvn.w	r2, #27
    c102:	e7f6      	b.n	c0f2 <adc_async_register_channel_buffer+0x5e>
		return ERR_INVALID_ARG;
    c104:	f06f 020c 	mvn.w	r2, #12
    c108:	e7f3      	b.n	c0f2 <adc_async_register_channel_buffer+0x5e>
    c10a:	bf00      	nop
    c10c:	0000d2e7 	.word	0x0000d2e7

0000c110 <adc_async_enable_channel>:
{
    c110:	b508      	push	{r3, lr}
	_adc_async_enable_channel(&descr->device, channel);
    c112:	4b02      	ldr	r3, [pc, #8]	; (c11c <adc_async_enable_channel+0xc>)
    c114:	4798      	blx	r3
}
    c116:	2000      	movs	r0, #0
    c118:	bd08      	pop	{r3, pc}
    c11a:	bf00      	nop
    c11c:	0000d639 	.word	0x0000d639

0000c120 <adc_async_register_callback>:
{
    c120:	b538      	push	{r3, r4, r5, lr}
	switch (type) {
    c122:	2a01      	cmp	r2, #1
    c124:	d013      	beq.n	c14e <adc_async_register_callback+0x2e>
    c126:	b122      	cbz	r2, c132 <adc_async_register_callback+0x12>
    c128:	2a02      	cmp	r2, #2
    c12a:	d012      	beq.n	c152 <adc_async_register_callback+0x32>
		return ERR_INVALID_ARG;
    c12c:	f06f 000c 	mvn.w	r0, #12
}
    c130:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t index = descr->channel_map[channel];
    c132:	6a04      	ldr	r4, [r0, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    c134:	5c64      	ldrb	r4, [r4, r1]
    c136:	6a85      	ldr	r5, [r0, #40]	; 0x28
    c138:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    c13c:	f845 3034 	str.w	r3, [r5, r4, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    c140:	3300      	adds	r3, #0
    c142:	bf18      	it	ne
    c144:	2301      	movne	r3, #1
    c146:	4c04      	ldr	r4, [pc, #16]	; (c158 <adc_async_register_callback+0x38>)
    c148:	47a0      	blx	r4
	return ERR_NONE;
    c14a:	2000      	movs	r0, #0
    c14c:	bd38      	pop	{r3, r4, r5, pc}
		descr->adc_async_cb.monitor = cb;
    c14e:	6183      	str	r3, [r0, #24]
		break;
    c150:	e7f6      	b.n	c140 <adc_async_register_callback+0x20>
		descr->adc_async_cb.error = cb;
    c152:	61c3      	str	r3, [r0, #28]
		break;
    c154:	e7f4      	b.n	c140 <adc_async_register_callback+0x20>
    c156:	bf00      	nop
    c158:	0000d677 	.word	0x0000d677

0000c15c <adc_async_read_channel>:
{
    c15c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c160:	b083      	sub	sp, #12
    c162:	4604      	mov	r4, r0
    c164:	460e      	mov	r6, r1
    c166:	4691      	mov	r9, r2
    c168:	461d      	mov	r5, r3
	data_size = _adc_async_get_data_size(&descr->device);
    c16a:	4b1b      	ldr	r3, [pc, #108]	; (c1d8 <adc_async_read_channel+0x7c>)
    c16c:	4798      	blx	r3
	index                                         = descr->channel_map[channel];
    c16e:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    c170:	f813 b006 	ldrb.w	fp, [r3, r6]
    c174:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    c178:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    c17a:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    c17e:	a801      	add	r0, sp, #4
    c180:	4b16      	ldr	r3, [pc, #88]	; (c1dc <adc_async_read_channel+0x80>)
    c182:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    c184:	f10b 0a04 	add.w	sl, fp, #4
    c188:	4650      	mov	r0, sl
    c18a:	4b15      	ldr	r3, [pc, #84]	; (c1e0 <adc_async_read_channel+0x84>)
    c18c:	4798      	blx	r3
    c18e:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    c190:	a801      	add	r0, sp, #4
    c192:	4b14      	ldr	r3, [pc, #80]	; (c1e4 <adc_async_read_channel+0x88>)
    c194:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    c196:	f1b8 0f00 	cmp.w	r8, #0
    c19a:	d018      	beq.n	c1ce <adc_async_read_channel+0x72>
    c19c:	b1cd      	cbz	r5, c1d2 <adc_async_read_channel+0x76>
    c19e:	3d01      	subs	r5, #1
    c1a0:	b2ad      	uxth	r5, r5
    c1a2:	3502      	adds	r5, #2
    c1a4:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    c1a6:	4f10      	ldr	r7, [pc, #64]	; (c1e8 <adc_async_read_channel+0x8c>)
    c1a8:	b2a6      	uxth	r6, r4
    c1aa:	1e61      	subs	r1, r4, #1
    c1ac:	4449      	add	r1, r9
    c1ae:	4650      	mov	r0, sl
    c1b0:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    c1b2:	4544      	cmp	r4, r8
    c1b4:	d002      	beq.n	c1bc <adc_async_read_channel+0x60>
    c1b6:	3401      	adds	r4, #1
    c1b8:	42ac      	cmp	r4, r5
    c1ba:	d1f5      	bne.n	c1a8 <adc_async_read_channel+0x4c>
	descr_ch->bytes_in_buffer -= was_read;
    c1bc:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    c1c0:	1b9b      	subs	r3, r3, r6
    c1c2:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    c1c6:	4630      	mov	r0, r6
    c1c8:	b003      	add	sp, #12
    c1ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t was_read = 0;
    c1ce:	2600      	movs	r6, #0
    c1d0:	e7f4      	b.n	c1bc <adc_async_read_channel+0x60>
    c1d2:	2600      	movs	r6, #0
    c1d4:	e7f2      	b.n	c1bc <adc_async_read_channel+0x60>
    c1d6:	bf00      	nop
    c1d8:	0000d64f 	.word	0x0000d64f
    c1dc:	0000c1fd 	.word	0x0000c1fd
    c1e0:	0000d345 	.word	0x0000d345
    c1e4:	0000c20b 	.word	0x0000c20b
    c1e8:	0000d301 	.word	0x0000d301

0000c1ec <adc_async_start_conversion>:
{
    c1ec:	b508      	push	{r3, lr}
	_adc_async_convert(&descr->device);
    c1ee:	4b02      	ldr	r3, [pc, #8]	; (c1f8 <adc_async_start_conversion+0xc>)
    c1f0:	4798      	blx	r3
}
    c1f2:	2000      	movs	r0, #0
    c1f4:	bd08      	pop	{r3, pc}
    c1f6:	bf00      	nop
    c1f8:	0000d661 	.word	0x0000d661

0000c1fc <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    c1fc:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    c200:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    c202:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    c204:	f3bf 8f5f 	dmb	sy
    c208:	4770      	bx	lr

0000c20a <atomic_leave_critical>:
    c20a:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    c20e:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    c210:	f383 8810 	msr	PRIMASK, r3
    c214:	4770      	bx	lr
	...

0000c218 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    c218:	b508      	push	{r3, lr}
	ASSERT(descr && hw);

	return _crc_sync_init(&descr->dev, hw);
    c21a:	4b01      	ldr	r3, [pc, #4]	; (c220 <crc_sync_init+0x8>)
    c21c:	4798      	blx	r3
}
    c21e:	bd08      	pop	{r3, pc}
    c220:	0000da61 	.word	0x0000da61

0000c224 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    c224:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    c226:	4b02      	ldr	r3, [pc, #8]	; (c230 <delay_init+0xc>)
    c228:	6018      	str	r0, [r3, #0]
    c22a:	4b02      	ldr	r3, [pc, #8]	; (c234 <delay_init+0x10>)
    c22c:	4798      	blx	r3
    c22e:	bd08      	pop	{r3, pc}
    c230:	200007d4 	.word	0x200007d4
    c234:	0000f259 	.word	0x0000f259

0000c238 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    c238:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    c23a:	4b04      	ldr	r3, [pc, #16]	; (c24c <delay_us+0x14>)
    c23c:	681c      	ldr	r4, [r3, #0]
    c23e:	4b04      	ldr	r3, [pc, #16]	; (c250 <delay_us+0x18>)
    c240:	4798      	blx	r3
    c242:	4601      	mov	r1, r0
    c244:	4620      	mov	r0, r4
    c246:	4b03      	ldr	r3, [pc, #12]	; (c254 <delay_us+0x1c>)
    c248:	4798      	blx	r3
    c24a:	bd10      	pop	{r4, pc}
    c24c:	200007d4 	.word	0x200007d4
    c250:	0000d725 	.word	0x0000d725
    c254:	0000f26d 	.word	0x0000f26d

0000c258 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    c258:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    c25a:	4b04      	ldr	r3, [pc, #16]	; (c26c <delay_ms+0x14>)
    c25c:	681c      	ldr	r4, [r3, #0]
    c25e:	4b04      	ldr	r3, [pc, #16]	; (c270 <delay_ms+0x18>)
    c260:	4798      	blx	r3
    c262:	4601      	mov	r1, r0
    c264:	4620      	mov	r0, r4
    c266:	4b03      	ldr	r3, [pc, #12]	; (c274 <delay_ms+0x1c>)
    c268:	4798      	blx	r3
    c26a:	bd10      	pop	{r4, pc}
    c26c:	200007d4 	.word	0x200007d4
    c270:	0000d72d 	.word	0x0000d72d
    c274:	0000f26d 	.word	0x0000f26d

0000c278 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    c278:	b508      	push	{r3, lr}
	return _event_system_init();
    c27a:	4b01      	ldr	r3, [pc, #4]	; (c280 <event_system_init+0x8>)
    c27c:	4798      	blx	r3
}
    c27e:	bd08      	pop	{r3, pc}
    c280:	0000da69 	.word	0x0000da69

0000c284 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    c284:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    c286:	6943      	ldr	r3, [r0, #20]
    c288:	b103      	cbz	r3, c28c <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    c28a:	4798      	blx	r3
    c28c:	bd08      	pop	{r3, pc}

0000c28e <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    c28e:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    c290:	6983      	ldr	r3, [r0, #24]
    c292:	b103      	cbz	r3, c296 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    c294:	4798      	blx	r3
    c296:	bd08      	pop	{r3, pc}

0000c298 <flash_init>:
{
    c298:	b510      	push	{r4, lr}
    c29a:	4604      	mov	r4, r0
	rc = _flash_init(&flash->dev, hw);
    c29c:	4b04      	ldr	r3, [pc, #16]	; (c2b0 <flash_init+0x18>)
    c29e:	4798      	blx	r3
	if (rc) {
    c2a0:	4603      	mov	r3, r0
    c2a2:	b918      	cbnz	r0, c2ac <flash_init+0x14>
	flash->dev.flash_cb.ready_cb = flash_ready;
    c2a4:	4a03      	ldr	r2, [pc, #12]	; (c2b4 <flash_init+0x1c>)
    c2a6:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    c2a8:	4a03      	ldr	r2, [pc, #12]	; (c2b8 <flash_init+0x20>)
    c2aa:	6062      	str	r2, [r4, #4]
}
    c2ac:	4618      	mov	r0, r3
    c2ae:	bd10      	pop	{r4, pc}
    c2b0:	0000dbb9 	.word	0x0000dbb9
    c2b4:	0000c285 	.word	0x0000c285
    c2b8:	0000c28f 	.word	0x0000c28f

0000c2bc <flash_read>:
{
    c2bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c2c0:	4606      	mov	r6, r0
    c2c2:	460d      	mov	r5, r1
    c2c4:	4690      	mov	r8, r2
    c2c6:	461f      	mov	r7, r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    c2c8:	4b0e      	ldr	r3, [pc, #56]	; (c304 <flash_read+0x48>)
    c2ca:	4798      	blx	r3
    c2cc:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    c2ce:	4630      	mov	r0, r6
    c2d0:	4b0d      	ldr	r3, [pc, #52]	; (c308 <flash_read+0x4c>)
    c2d2:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    c2d4:	fb00 f004 	mul.w	r0, r0, r4
    c2d8:	42a8      	cmp	r0, r5
    c2da:	d30b      	bcc.n	c2f4 <flash_read+0x38>
    c2dc:	19eb      	adds	r3, r5, r7
    c2de:	4298      	cmp	r0, r3
    c2e0:	d30c      	bcc.n	c2fc <flash_read+0x40>
	_flash_read(&flash->dev, src_addr, buffer, length);
    c2e2:	463b      	mov	r3, r7
    c2e4:	4642      	mov	r2, r8
    c2e6:	4629      	mov	r1, r5
    c2e8:	4630      	mov	r0, r6
    c2ea:	4c08      	ldr	r4, [pc, #32]	; (c30c <flash_read+0x50>)
    c2ec:	47a0      	blx	r4
	return ERR_NONE;
    c2ee:	2000      	movs	r0, #0
    c2f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BAD_ADDRESS;
    c2f4:	f06f 000d 	mvn.w	r0, #13
    c2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c2fc:	f06f 000d 	mvn.w	r0, #13
}
    c300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c304:	0000dc05 	.word	0x0000dc05
    c308:	0000dc0b 	.word	0x0000dc0b
    c30c:	0000dc13 	.word	0x0000dc13

0000c310 <flash_write>:
{
    c310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c314:	4606      	mov	r6, r0
    c316:	460d      	mov	r5, r1
    c318:	4690      	mov	r8, r2
    c31a:	461f      	mov	r7, r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    c31c:	4b13      	ldr	r3, [pc, #76]	; (c36c <flash_write+0x5c>)
    c31e:	4798      	blx	r3
    c320:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    c322:	4630      	mov	r0, r6
    c324:	4b12      	ldr	r3, [pc, #72]	; (c370 <flash_write+0x60>)
    c326:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    c328:	fb00 f004 	mul.w	r0, r0, r4
    c32c:	42a8      	cmp	r0, r5
    c32e:	d310      	bcc.n	c352 <flash_write+0x42>
    c330:	19eb      	adds	r3, r5, r7
    c332:	4298      	cmp	r0, r3
    c334:	d311      	bcc.n	c35a <flash_write+0x4a>
	if (_flash_is_locked(&flash->dev, dst_addr)) {
    c336:	4629      	mov	r1, r5
    c338:	4630      	mov	r0, r6
    c33a:	4b0e      	ldr	r3, [pc, #56]	; (c374 <flash_write+0x64>)
    c33c:	4798      	blx	r3
    c33e:	b980      	cbnz	r0, c362 <flash_write+0x52>
	_flash_write(&flash->dev, dst_addr, buffer, length);
    c340:	463b      	mov	r3, r7
    c342:	4642      	mov	r2, r8
    c344:	4629      	mov	r1, r5
    c346:	4630      	mov	r0, r6
    c348:	4c0b      	ldr	r4, [pc, #44]	; (c378 <flash_write+0x68>)
    c34a:	47a0      	blx	r4
	return ERR_NONE;
    c34c:	2000      	movs	r0, #0
    c34e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BAD_ADDRESS;
    c352:	f06f 000d 	mvn.w	r0, #13
    c356:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c35a:	f06f 000d 	mvn.w	r0, #13
    c35e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_DENIED;
    c362:	f06f 0010 	mvn.w	r0, #16
}
    c366:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c36a:	bf00      	nop
    c36c:	0000dc05 	.word	0x0000dc05
    c370:	0000dc0b 	.word	0x0000dc0b
    c374:	0000dded 	.word	0x0000dded
    c378:	0000dc39 	.word	0x0000dc39

0000c37c <flash_erase>:
{
    c37c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c380:	4680      	mov	r8, r0
    c382:	460e      	mov	r6, r1
    c384:	4617      	mov	r7, r2
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    c386:	4d13      	ldr	r5, [pc, #76]	; (c3d4 <flash_erase+0x58>)
    c388:	47a8      	blx	r5
    c38a:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    c38c:	4640      	mov	r0, r8
    c38e:	4b12      	ldr	r3, [pc, #72]	; (c3d8 <flash_erase+0x5c>)
    c390:	4798      	blx	r3
    c392:	4681      	mov	r9, r0
	uint32_t page_size = _flash_get_page_size(&flash->dev);
    c394:	4640      	mov	r0, r8
    c396:	47a8      	blx	r5
	if (flash_addr & (page_size - 1)) {
    c398:	3801      	subs	r0, #1
    c39a:	4230      	tst	r0, r6
    c39c:	d10e      	bne.n	c3bc <flash_erase+0x40>
	if ((page_nums > total_pages) || (dst_addr / page_size + page_nums > total_pages)) {
    c39e:	45b9      	cmp	r9, r7
    c3a0:	d314      	bcc.n	c3cc <flash_erase+0x50>
    c3a2:	fbb6 f4f4 	udiv	r4, r6, r4
    c3a6:	443c      	add	r4, r7
    c3a8:	45a1      	cmp	r9, r4
    c3aa:	d30b      	bcc.n	c3c4 <flash_erase+0x48>
	_flash_erase(&flash->dev, dst_addr, page_nums);
    c3ac:	463a      	mov	r2, r7
    c3ae:	4631      	mov	r1, r6
    c3b0:	4640      	mov	r0, r8
    c3b2:	4b0a      	ldr	r3, [pc, #40]	; (c3dc <flash_erase+0x60>)
    c3b4:	4798      	blx	r3
	return ERR_NONE;
    c3b6:	2000      	movs	r0, #0
    c3b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_BAD_ADDRESS;
    c3bc:	f06f 000d 	mvn.w	r0, #13
    c3c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
    c3c4:	f06f 000c 	mvn.w	r0, #12
    c3c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c3cc:	f06f 000c 	mvn.w	r0, #12
    c3d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c3d4:	0000dc05 	.word	0x0000dc05
    c3d8:	0000dc0b 	.word	0x0000dc0b
    c3dc:	0000dd29 	.word	0x0000dd29

0000c3e0 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    c3e0:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    c3e2:	8843      	ldrh	r3, [r0, #2]
    c3e4:	f413 7f80 	tst.w	r3, #256	; 0x100
    c3e8:	d102      	bne.n	c3f0 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    c3ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
    c3ec:	b103      	cbz	r3, c3f0 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    c3ee:	4798      	blx	r3
    c3f0:	bd08      	pop	{r3, pc}

0000c3f2 <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    c3f2:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    c3f4:	8843      	ldrh	r3, [r0, #2]
    c3f6:	f413 7f80 	tst.w	r3, #256	; 0x100
    c3fa:	d102      	bne.n	c402 <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    c3fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    c3fe:	b103      	cbz	r3, c402 <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    c400:	4798      	blx	r3
    c402:	bd08      	pop	{r3, pc}

0000c404 <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    c404:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    c406:	8843      	ldrh	r3, [r0, #2]
    c408:	f413 7f80 	tst.w	r3, #256	; 0x100
    c40c:	d102      	bne.n	c414 <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    c40e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    c410:	b103      	cbz	r3, c414 <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    c412:	4798      	blx	r3
    c414:	bd08      	pop	{r3, pc}
	...

0000c418 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    c418:	b510      	push	{r4, lr}
    c41a:	b084      	sub	sp, #16
    c41c:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    c41e:	8a83      	ldrh	r3, [r0, #20]
    c420:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    c424:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    c426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    c42a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    c42e:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    c430:	a901      	add	r1, sp, #4
    c432:	3828      	subs	r0, #40	; 0x28
    c434:	4b03      	ldr	r3, [pc, #12]	; (c444 <i2c_m_async_write+0x2c>)
    c436:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    c438:	2800      	cmp	r0, #0
    c43a:	bf08      	it	eq
    c43c:	4620      	moveq	r0, r4
    c43e:	b004      	add	sp, #16
    c440:	bd10      	pop	{r4, pc}
    c442:	bf00      	nop
    c444:	0000ea41 	.word	0x0000ea41

0000c448 <i2c_m_async_read>:
{
    c448:	b510      	push	{r4, lr}
    c44a:	b084      	sub	sp, #16
    c44c:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    c44e:	8a83      	ldrh	r3, [r0, #20]
    c450:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    c454:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    c456:	f248 0301 	movw	r3, #32769	; 0x8001
    c45a:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    c45e:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    c460:	a901      	add	r1, sp, #4
    c462:	3828      	subs	r0, #40	; 0x28
    c464:	4b03      	ldr	r3, [pc, #12]	; (c474 <i2c_m_async_read+0x2c>)
    c466:	4798      	blx	r3
}
    c468:	2800      	cmp	r0, #0
    c46a:	bf08      	it	eq
    c46c:	4620      	moveq	r0, r4
    c46e:	b004      	add	sp, #16
    c470:	bd10      	pop	{r4, pc}
    c472:	bf00      	nop
    c474:	0000ea41 	.word	0x0000ea41

0000c478 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    c478:	b570      	push	{r4, r5, r6, lr}
    c47a:	4604      	mov	r4, r0
	int32_t init_status;
	ASSERT(i2c);

	init_status = _i2c_m_async_init(&i2c->device, hw);
    c47c:	4b0b      	ldr	r3, [pc, #44]	; (c4ac <i2c_m_async_init+0x34>)
    c47e:	4798      	blx	r3
	if (init_status) {
    c480:	4605      	mov	r5, r0
    c482:	b108      	cbz	r0, c488 <i2c_m_async_init+0x10>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    c484:	4628      	mov	r0, r5
    c486:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    c488:	4b09      	ldr	r3, [pc, #36]	; (c4b0 <i2c_m_async_init+0x38>)
    c48a:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    c48c:	4b09      	ldr	r3, [pc, #36]	; (c4b4 <i2c_m_async_init+0x3c>)
    c48e:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    c490:	4a09      	ldr	r2, [pc, #36]	; (c4b8 <i2c_m_async_init+0x40>)
    c492:	2101      	movs	r1, #1
    c494:	4620      	mov	r0, r4
    c496:	4e09      	ldr	r6, [pc, #36]	; (c4bc <i2c_m_async_init+0x44>)
    c498:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    c49a:	4a09      	ldr	r2, [pc, #36]	; (c4c0 <i2c_m_async_init+0x48>)
    c49c:	2102      	movs	r1, #2
    c49e:	4620      	mov	r0, r4
    c4a0:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    c4a2:	4a08      	ldr	r2, [pc, #32]	; (c4c4 <i2c_m_async_init+0x4c>)
    c4a4:	2100      	movs	r1, #0
    c4a6:	4620      	mov	r0, r4
    c4a8:	47b0      	blx	r6
	return ERR_NONE;
    c4aa:	e7eb      	b.n	c484 <i2c_m_async_init+0xc>
    c4ac:	0000e9dd 	.word	0x0000e9dd
    c4b0:	0000c449 	.word	0x0000c449
    c4b4:	0000c419 	.word	0x0000c419
    c4b8:	0000c3e1 	.word	0x0000c3e1
    c4bc:	0000eb1f 	.word	0x0000eb1f
    c4c0:	0000c3f3 	.word	0x0000c3f3
    c4c4:	0000c405 	.word	0x0000c405

0000c4c8 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    c4c8:	b508      	push	{r3, lr}
	ASSERT(io_descr && buf);
	return io_descr->write(io_descr, buf, length);
    c4ca:	6803      	ldr	r3, [r0, #0]
    c4cc:	4798      	blx	r3
}
    c4ce:	bd08      	pop	{r3, pc}

0000c4d0 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    c4d0:	b508      	push	{r3, lr}
	ASSERT(io_descr && buf);
	return io_descr->read(io_descr, buf, length);
    c4d2:	6843      	ldr	r3, [r0, #4]
    c4d4:	4798      	blx	r3
}
    c4d6:	bd08      	pop	{r3, pc}

0000c4d8 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    c4d8:	b508      	push	{r3, lr}
	ASSERT(qspi && hw);

	return _qspi_dma_init(&qspi->dev, hw);
    c4da:	4b01      	ldr	r3, [pc, #4]	; (c4e0 <qspi_dma_init+0x8>)
    c4dc:	4798      	blx	r3
}
    c4de:	bd08      	pop	{r3, pc}
    c4e0:	0000dfad 	.word	0x0000dfad

0000c4e4 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    c4e4:	b510      	push	{r4, lr}
	ASSERT(io);
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    c4e6:	2400      	movs	r4, #0
    c4e8:	6184      	str	r4, [r0, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    c4ea:	6141      	str	r1, [r0, #20]
	spi->xfer.size  = length;
    c4ec:	61c2      	str	r2, [r0, #28]
	spi->xfercnt    = 0;
    c4ee:	6204      	str	r4, [r0, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    c4f0:	2310      	movs	r3, #16
    c4f2:	7203      	strb	r3, [r0, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    c4f4:	2101      	movs	r1, #1
    c4f6:	3820      	subs	r0, #32
    c4f8:	4b01      	ldr	r3, [pc, #4]	; (c500 <_spi_m_async_io_write+0x1c>)
    c4fa:	4798      	blx	r3

	return ERR_NONE;
}
    c4fc:	4620      	mov	r0, r4
    c4fe:	bd10      	pop	{r4, pc}
    c500:	0000ef1f 	.word	0x0000ef1f

0000c504 <_spi_m_async_io_read>:
{
    c504:	b538      	push	{r3, r4, r5, lr}
	spi->xfer.rxbuf = buf;
    c506:	6181      	str	r1, [r0, #24]
	spi->xfer.txbuf = NULL;
    c508:	2500      	movs	r5, #0
    c50a:	6145      	str	r5, [r0, #20]
	spi->xfer.size  = length;
    c50c:	61c2      	str	r2, [r0, #28]
	spi->xfercnt    = 0;
    c50e:	6205      	str	r5, [r0, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    c510:	2310      	movs	r3, #16
    c512:	7203      	strb	r3, [r0, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    c514:	f1a0 0420 	sub.w	r4, r0, #32
    c518:	2101      	movs	r1, #1
    c51a:	4620      	mov	r0, r4
    c51c:	4b04      	ldr	r3, [pc, #16]	; (c530 <_spi_m_async_io_read+0x2c>)
    c51e:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    c520:	f240 11ff 	movw	r1, #511	; 0x1ff
    c524:	4620      	mov	r0, r4
    c526:	4b03      	ldr	r3, [pc, #12]	; (c534 <_spi_m_async_io_read+0x30>)
    c528:	4798      	blx	r3
}
    c52a:	4628      	mov	r0, r5
    c52c:	bd38      	pop	{r3, r4, r5, pc}
    c52e:	bf00      	nop
    c530:	0000ef31 	.word	0x0000ef31
    c534:	0000ef57 	.word	0x0000ef57

0000c538 <_spi_dev_error>:
{
    c538:	b570      	push	{r4, r5, r6, lr}
    c53a:	4604      	mov	r4, r0
    c53c:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    c53e:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    c540:	2100      	movs	r1, #0
    c542:	4b09      	ldr	r3, [pc, #36]	; (c568 <_spi_dev_error+0x30>)
    c544:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    c546:	2100      	movs	r1, #0
    c548:	4620      	mov	r0, r4
    c54a:	4b08      	ldr	r3, [pc, #32]	; (c56c <_spi_dev_error+0x34>)
    c54c:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    c54e:	2100      	movs	r1, #0
    c550:	4620      	mov	r0, r4
    c552:	4b07      	ldr	r3, [pc, #28]	; (c570 <_spi_dev_error+0x38>)
    c554:	4798      	blx	r3
	spi->stat = 0;
    c556:	2300      	movs	r3, #0
    c558:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    c55c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    c55e:	b113      	cbz	r3, c566 <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    c560:	4631      	mov	r1, r6
    c562:	4628      	mov	r0, r5
    c564:	4798      	blx	r3
    c566:	bd70      	pop	{r4, r5, r6, pc}
    c568:	0000ef1f 	.word	0x0000ef1f
    c56c:	0000ef31 	.word	0x0000ef31
    c570:	0000ef43 	.word	0x0000ef43

0000c574 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    c574:	6c02      	ldr	r2, [r0, #64]	; 0x40
    c576:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    c578:	429a      	cmp	r2, r3
    c57a:	d200      	bcs.n	c57e <_spi_dev_complete+0xa>
    c57c:	4770      	bx	lr
{
    c57e:	b510      	push	{r4, lr}
    c580:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    c582:	2100      	movs	r1, #0
    c584:	4b04      	ldr	r3, [pc, #16]	; (c598 <_spi_dev_complete+0x24>)
    c586:	4798      	blx	r3
		spi->stat = 0;
    c588:	2300      	movs	r3, #0
    c58a:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    c58e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    c590:	b10b      	cbz	r3, c596 <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    c592:	1f20      	subs	r0, r4, #4
    c594:	4798      	blx	r3
    c596:	bd10      	pop	{r4, pc}
    c598:	0000ef43 	.word	0x0000ef43

0000c59c <_spi_dev_tx>:
{
    c59c:	b510      	push	{r4, lr}
    c59e:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    c5a0:	7903      	ldrb	r3, [r0, #4]
    c5a2:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    c5a4:	6b42      	ldr	r2, [r0, #52]	; 0x34
    c5a6:	6c03      	ldr	r3, [r0, #64]	; 0x40
    c5a8:	f103 0101 	add.w	r1, r3, #1
    c5ac:	6401      	str	r1, [r0, #64]	; 0x40
    c5ae:	bf94      	ite	ls
    c5b0:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    c5b2:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    c5b6:	4b08      	ldr	r3, [pc, #32]	; (c5d8 <_spi_dev_tx+0x3c>)
    c5b8:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    c5ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
    c5bc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    c5be:	429a      	cmp	r2, r3
    c5c0:	d000      	beq.n	c5c4 <_spi_dev_tx+0x28>
    c5c2:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    c5c4:	2100      	movs	r1, #0
    c5c6:	4620      	mov	r0, r4
    c5c8:	4b04      	ldr	r3, [pc, #16]	; (c5dc <_spi_dev_tx+0x40>)
    c5ca:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    c5cc:	2101      	movs	r1, #1
    c5ce:	4620      	mov	r0, r4
    c5d0:	4b03      	ldr	r3, [pc, #12]	; (c5e0 <_spi_dev_tx+0x44>)
    c5d2:	4798      	blx	r3
}
    c5d4:	e7f5      	b.n	c5c2 <_spi_dev_tx+0x26>
    c5d6:	bf00      	nop
    c5d8:	0000ef57 	.word	0x0000ef57
    c5dc:	0000ef1f 	.word	0x0000ef1f
    c5e0:	0000ef43 	.word	0x0000ef43

0000c5e4 <_spi_dev_rx>:
{
    c5e4:	b570      	push	{r4, r5, r6, lr}
    c5e6:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    c5e8:	6b85      	ldr	r5, [r0, #56]	; 0x38
    c5ea:	b305      	cbz	r5, c62e <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    c5ec:	7903      	ldrb	r3, [r0, #4]
    c5ee:	2b01      	cmp	r3, #1
    c5f0:	d916      	bls.n	c620 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    c5f2:	6c06      	ldr	r6, [r0, #64]	; 0x40
    c5f4:	1c73      	adds	r3, r6, #1
    c5f6:	6403      	str	r3, [r0, #64]	; 0x40
    c5f8:	4b18      	ldr	r3, [pc, #96]	; (c65c <_spi_dev_rx+0x78>)
    c5fa:	4798      	blx	r3
    c5fc:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    c600:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c602:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    c604:	4293      	cmp	r3, r2
    c606:	d21d      	bcs.n	c644 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    c608:	6b62      	ldr	r2, [r4, #52]	; 0x34
    c60a:	b1b2      	cbz	r2, c63a <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    c60c:	7921      	ldrb	r1, [r4, #4]
    c60e:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    c610:	bf94      	ite	ls
    c612:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    c614:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    c618:	4620      	mov	r0, r4
    c61a:	4b11      	ldr	r3, [pc, #68]	; (c660 <_spi_dev_rx+0x7c>)
    c61c:	4798      	blx	r3
    c61e:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    c620:	6c06      	ldr	r6, [r0, #64]	; 0x40
    c622:	1c73      	adds	r3, r6, #1
    c624:	6403      	str	r3, [r0, #64]	; 0x40
    c626:	4b0d      	ldr	r3, [pc, #52]	; (c65c <_spi_dev_rx+0x78>)
    c628:	4798      	blx	r3
    c62a:	55a8      	strb	r0, [r5, r6]
    c62c:	e7e8      	b.n	c600 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    c62e:	4b0b      	ldr	r3, [pc, #44]	; (c65c <_spi_dev_rx+0x78>)
    c630:	4798      	blx	r3
		spi->xfercnt++;
    c632:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c634:	3301      	adds	r3, #1
    c636:	6423      	str	r3, [r4, #64]	; 0x40
    c638:	e7e2      	b.n	c600 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    c63a:	88e1      	ldrh	r1, [r4, #6]
    c63c:	4620      	mov	r0, r4
    c63e:	4b08      	ldr	r3, [pc, #32]	; (c660 <_spi_dev_rx+0x7c>)
    c640:	4798      	blx	r3
    c642:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    c644:	2100      	movs	r1, #0
    c646:	4620      	mov	r0, r4
    c648:	4b06      	ldr	r3, [pc, #24]	; (c664 <_spi_dev_rx+0x80>)
    c64a:	4798      	blx	r3
		spi->stat = 0;
    c64c:	2300      	movs	r3, #0
    c64e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    c652:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    c654:	b10b      	cbz	r3, c65a <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    c656:	1f20      	subs	r0, r4, #4
    c658:	4798      	blx	r3
    c65a:	bd70      	pop	{r4, r5, r6, pc}
    c65c:	0000ef5f 	.word	0x0000ef5f
    c660:	0000ef57 	.word	0x0000ef57
    c664:	0000ef31 	.word	0x0000ef31

0000c668 <spi_m_async_init>:
{
    c668:	b570      	push	{r4, r5, r6, lr}
    c66a:	4605      	mov	r5, r0
	spi->dev.prvt = (void *)hw;
    c66c:	4604      	mov	r4, r0
    c66e:	f844 1f04 	str.w	r1, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    c672:	4620      	mov	r0, r4
    c674:	4b0d      	ldr	r3, [pc, #52]	; (c6ac <spi_m_async_init+0x44>)
    c676:	4798      	blx	r3
	if (rc >= 0) {
    c678:	2800      	cmp	r0, #0
    c67a:	db15      	blt.n	c6a8 <spi_m_async_init+0x40>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    c67c:	4a0c      	ldr	r2, [pc, #48]	; (c6b0 <spi_m_async_init+0x48>)
    c67e:	2100      	movs	r1, #0
    c680:	4620      	mov	r0, r4
    c682:	4e0c      	ldr	r6, [pc, #48]	; (c6b4 <spi_m_async_init+0x4c>)
    c684:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    c686:	4a0c      	ldr	r2, [pc, #48]	; (c6b8 <spi_m_async_init+0x50>)
    c688:	2101      	movs	r1, #1
    c68a:	4620      	mov	r0, r4
    c68c:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    c68e:	4a0b      	ldr	r2, [pc, #44]	; (c6bc <spi_m_async_init+0x54>)
    c690:	2102      	movs	r1, #2
    c692:	4620      	mov	r0, r4
    c694:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    c696:	4a0a      	ldr	r2, [pc, #40]	; (c6c0 <spi_m_async_init+0x58>)
    c698:	2103      	movs	r1, #3
    c69a:	4620      	mov	r0, r4
    c69c:	47b0      	blx	r6
	spi->io.read  = _spi_m_async_io_read;
    c69e:	4b09      	ldr	r3, [pc, #36]	; (c6c4 <spi_m_async_init+0x5c>)
    c6a0:	62ab      	str	r3, [r5, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    c6a2:	4b09      	ldr	r3, [pc, #36]	; (c6c8 <spi_m_async_init+0x60>)
    c6a4:	626b      	str	r3, [r5, #36]	; 0x24
	return ERR_NONE;
    c6a6:	2000      	movs	r0, #0
}
    c6a8:	bd70      	pop	{r4, r5, r6, pc}
    c6aa:	bf00      	nop
    c6ac:	0000ee81 	.word	0x0000ee81
    c6b0:	0000c59d 	.word	0x0000c59d
    c6b4:	0000ef67 	.word	0x0000ef67
    c6b8:	0000c5e5 	.word	0x0000c5e5
    c6bc:	0000c575 	.word	0x0000c575
    c6c0:	0000c539 	.word	0x0000c539
    c6c4:	0000c505 	.word	0x0000c505
    c6c8:	0000c4e5 	.word	0x0000c4e5

0000c6cc <spi_m_async_enable>:
{
    c6cc:	b508      	push	{r3, lr}
	_spi_m_async_enable(&spi->dev);
    c6ce:	3004      	adds	r0, #4
    c6d0:	4b01      	ldr	r3, [pc, #4]	; (c6d8 <spi_m_async_enable+0xc>)
    c6d2:	4798      	blx	r3
    c6d4:	bd08      	pop	{r3, pc}
    c6d6:	bf00      	nop
    c6d8:	0000eee9 	.word	0x0000eee9

0000c6dc <spi_m_async_set_baudrate>:
{
    c6dc:	b508      	push	{r3, lr}
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    c6de:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
    c6e2:	f013 0f10 	tst.w	r3, #16
    c6e6:	d103      	bne.n	c6f0 <spi_m_async_set_baudrate+0x14>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    c6e8:	3004      	adds	r0, #4
    c6ea:	4b03      	ldr	r3, [pc, #12]	; (c6f8 <spi_m_async_set_baudrate+0x1c>)
    c6ec:	4798      	blx	r3
    c6ee:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    c6f0:	f06f 0003 	mvn.w	r0, #3
}
    c6f4:	bd08      	pop	{r3, pc}
    c6f6:	bf00      	nop
    c6f8:	0000ef09 	.word	0x0000ef09

0000c6fc <spi_m_async_set_mode>:
{
    c6fc:	b508      	push	{r3, lr}
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    c6fe:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
    c702:	f013 0f10 	tst.w	r3, #16
    c706:	d103      	bne.n	c710 <spi_m_async_set_mode+0x14>
	return _spi_m_async_set_mode(&spi->dev, mode);
    c708:	3004      	adds	r0, #4
    c70a:	4b03      	ldr	r3, [pc, #12]	; (c718 <spi_m_async_set_mode+0x1c>)
    c70c:	4798      	blx	r3
    c70e:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    c710:	f06f 0003 	mvn.w	r0, #3
}
    c714:	bd08      	pop	{r3, pc}
    c716:	bf00      	nop
    c718:	0000eef9 	.word	0x0000eef9

0000c71c <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    c71c:	b570      	push	{r4, r5, r6, lr}
    c71e:	4604      	mov	r4, r0
    c720:	460d      	mov	r5, r1
	ASSERT(spi);

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    c722:	63c2      	str	r2, [r0, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    c724:	6381      	str	r1, [r0, #56]	; 0x38
	spi->xfer.size  = length;
    c726:	6403      	str	r3, [r0, #64]	; 0x40
	spi->xfercnt    = 0;
    c728:	2300      	movs	r3, #0
    c72a:	6443      	str	r3, [r0, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    c72c:	2310      	movs	r3, #16
    c72e:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    c732:	1d06      	adds	r6, r0, #4
    c734:	2101      	movs	r1, #1
    c736:	4630      	mov	r0, r6
    c738:	4b09      	ldr	r3, [pc, #36]	; (c760 <spi_m_async_transfer+0x44>)
    c73a:	4798      	blx	r3
	if (txbuf) {
    c73c:	b15d      	cbz	r5, c756 <spi_m_async_transfer+0x3a>
		if (!(spi->dev.char_size > 1)) {
    c73e:	7a23      	ldrb	r3, [r4, #8]
    c740:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    c742:	6c63      	ldr	r3, [r4, #68]	; 0x44
    c744:	bf94      	ite	ls
    c746:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    c748:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    c74c:	4630      	mov	r0, r6
    c74e:	4b05      	ldr	r3, [pc, #20]	; (c764 <spi_m_async_transfer+0x48>)
    c750:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    c752:	2000      	movs	r0, #0
    c754:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    c756:	8961      	ldrh	r1, [r4, #10]
    c758:	4630      	mov	r0, r6
    c75a:	4b02      	ldr	r3, [pc, #8]	; (c764 <spi_m_async_transfer+0x48>)
    c75c:	4798      	blx	r3
    c75e:	e7f8      	b.n	c752 <spi_m_async_transfer+0x36>
    c760:	0000ef31 	.word	0x0000ef31
    c764:	0000ef57 	.word	0x0000ef57

0000c768 <spi_m_async_register_callback>:
void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));

	if (SPI_M_ASYNC_CB_XFER == type) {
    c768:	b909      	cbnz	r1, c76e <spi_m_async_register_callback+0x6>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    c76a:	6302      	str	r2, [r0, #48]	; 0x30
    c76c:	4770      	bx	lr
{
    c76e:	b508      	push	{r3, lr}
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    c770:	6342      	str	r2, [r0, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    c772:	3200      	adds	r2, #0
    c774:	bf18      	it	ne
    c776:	2201      	movne	r2, #1
    c778:	2103      	movs	r1, #3
    c77a:	3004      	adds	r0, #4
    c77c:	4b01      	ldr	r3, [pc, #4]	; (c784 <spi_m_async_register_callback+0x1c>)
    c77e:	4798      	blx	r3
    c780:	bd08      	pop	{r3, pc}
    c782:	bf00      	nop
    c784:	0000ef71 	.word	0x0000ef71

0000c788 <spi_m_async_get_io_descriptor>:
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
	ASSERT(spi && io);
	*io = &spi->io;
    c788:	3024      	adds	r0, #36	; 0x24
    c78a:	6008      	str	r0, [r1, #0]
	return 0;
}
    c78c:	2000      	movs	r0, #0
    c78e:	4770      	bx	lr

0000c790 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    c790:	b510      	push	{r4, lr}
	ASSERT(io);

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    c792:	4613      	mov	r3, r2
    c794:	2200      	movs	r2, #0
    c796:	381c      	subs	r0, #28
    c798:	4c01      	ldr	r4, [pc, #4]	; (c7a0 <_spi_m_dma_io_write+0x10>)
    c79a:	47a0      	blx	r4
}
    c79c:	bd10      	pop	{r4, pc}
    c79e:	bf00      	nop
    c7a0:	0000f13d 	.word	0x0000f13d

0000c7a4 <_spi_m_dma_io_read>:
{
    c7a4:	b510      	push	{r4, lr}
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    c7a6:	4613      	mov	r3, r2
    c7a8:	460a      	mov	r2, r1
    c7aa:	2100      	movs	r1, #0
    c7ac:	381c      	subs	r0, #28
    c7ae:	4c01      	ldr	r4, [pc, #4]	; (c7b4 <_spi_m_dma_io_read+0x10>)
    c7b0:	47a0      	blx	r4
}
    c7b2:	bd10      	pop	{r4, pc}
    c7b4:	0000f13d 	.word	0x0000f13d

0000c7b8 <spi_m_dma_init>:
{
    c7b8:	b510      	push	{r4, lr}
    c7ba:	4604      	mov	r4, r0
	spi->dev.prvt = (void *)hw;
    c7bc:	f840 1f04 	str.w	r1, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    c7c0:	4b04      	ldr	r3, [pc, #16]	; (c7d4 <spi_m_dma_init+0x1c>)
    c7c2:	4798      	blx	r3
	if (rc) {
    c7c4:	4603      	mov	r3, r0
    c7c6:	b918      	cbnz	r0, c7d0 <spi_m_dma_init+0x18>
	spi->io.read  = _spi_m_dma_io_read;
    c7c8:	4a03      	ldr	r2, [pc, #12]	; (c7d8 <spi_m_dma_init+0x20>)
    c7ca:	6262      	str	r2, [r4, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    c7cc:	4a03      	ldr	r2, [pc, #12]	; (c7dc <spi_m_dma_init+0x24>)
    c7ce:	6222      	str	r2, [r4, #32]
}
    c7d0:	4618      	mov	r0, r3
    c7d2:	bd10      	pop	{r4, pc}
    c7d4:	0000ef89 	.word	0x0000ef89
    c7d8:	0000c7a5 	.word	0x0000c7a5
    c7dc:	0000c791 	.word	0x0000c791

0000c7e0 <spi_m_dma_enable>:
{
    c7e0:	b508      	push	{r3, lr}
	_spi_m_dma_enable(&spi->dev);
    c7e2:	3004      	adds	r0, #4
    c7e4:	4b01      	ldr	r3, [pc, #4]	; (c7ec <spi_m_dma_enable+0xc>)
    c7e6:	4798      	blx	r3
    c7e8:	bd08      	pop	{r3, pc}
    c7ea:	bf00      	nop
    c7ec:	0000f0bd 	.word	0x0000f0bd

0000c7f0 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    c7f0:	b508      	push	{r3, lr}
	ASSERT(spi);
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    c7f2:	3004      	adds	r0, #4
    c7f4:	4b01      	ldr	r3, [pc, #4]	; (c7fc <spi_m_dma_register_callback+0xc>)
    c7f6:	4798      	blx	r3
    c7f8:	bd08      	pop	{r3, pc}
    c7fa:	bf00      	nop
    c7fc:	0000f0cd 	.word	0x0000f0cd

0000c800 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
	ASSERT(spi && io);
	*io = &spi->io;
    c800:	3020      	adds	r0, #32
    c802:	6008      	str	r0, [r1, #0]

	return 0;
}
    c804:	2000      	movs	r0, #0
    c806:	4770      	bx	lr

0000c808 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    c808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c80a:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    c80c:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    c80e:	b12f      	cbz	r7, c81c <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    c810:	688d      	ldr	r5, [r1, #8]
    c812:	463c      	mov	r4, r7
    c814:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    c816:	f1c2 0e01 	rsb	lr, r2, #1
    c81a:	e00b      	b.n	c834 <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    c81c:	4b0e      	ldr	r3, [pc, #56]	; (c858 <timer_add_timer_task+0x50>)
    c81e:	4798      	blx	r3
		return;
    c820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    c822:	4473      	add	r3, lr
    c824:	68a0      	ldr	r0, [r4, #8]
    c826:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    c828:	42ab      	cmp	r3, r5
    c82a:	d20a      	bcs.n	c842 <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    c82c:	6823      	ldr	r3, [r4, #0]
    c82e:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    c830:	b153      	cbz	r3, c848 <timer_add_timer_task+0x40>
    c832:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    c834:	6863      	ldr	r3, [r4, #4]
    c836:	4293      	cmp	r3, r2
    c838:	d8f3      	bhi.n	c822 <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    c83a:	68a0      	ldr	r0, [r4, #8]
    c83c:	4403      	add	r3, r0
    c83e:	1a9b      	subs	r3, r3, r2
    c840:	e7f2      	b.n	c828 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    c842:	42a7      	cmp	r7, r4
    c844:	d004      	beq.n	c850 <timer_add_timer_task+0x48>
    c846:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    c848:	4620      	mov	r0, r4
    c84a:	4b04      	ldr	r3, [pc, #16]	; (c85c <timer_add_timer_task+0x54>)
    c84c:	4798      	blx	r3
    c84e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    c850:	4660      	mov	r0, ip
    c852:	4b01      	ldr	r3, [pc, #4]	; (c858 <timer_add_timer_task+0x50>)
    c854:	4798      	blx	r3
    c856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c858:	0000d2b1 	.word	0x0000d2b1
    c85c:	0000d2b9 	.word	0x0000d2b9

0000c860 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    c860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    c864:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    c866:	6907      	ldr	r7, [r0, #16]
    c868:	3701      	adds	r7, #1
    c86a:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    c86c:	7e03      	ldrb	r3, [r0, #24]
    c86e:	f013 0f01 	tst.w	r3, #1
    c872:	d113      	bne.n	c89c <timer_process_counted+0x3c>
    c874:	7e03      	ldrb	r3, [r0, #24]
    c876:	f013 0f02 	tst.w	r3, #2
    c87a:	d10f      	bne.n	c89c <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    c87c:	b354      	cbz	r4, c8d4 <timer_process_counted+0x74>
    c87e:	6863      	ldr	r3, [r4, #4]
    c880:	1afb      	subs	r3, r7, r3
    c882:	68a2      	ldr	r2, [r4, #8]
    c884:	4293      	cmp	r3, r2
    c886:	d307      	bcc.n	c898 <timer_process_counted+0x38>
    c888:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    c88a:	f100 0814 	add.w	r8, r0, #20
    c88e:	f8df 9048 	ldr.w	r9, [pc, #72]	; c8d8 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    c892:	f8df a048 	ldr.w	sl, [pc, #72]	; c8dc <timer_process_counted+0x7c>
    c896:	e012      	b.n	c8be <timer_process_counted+0x5e>
    c898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    c89c:	7e03      	ldrb	r3, [r0, #24]
    c89e:	f043 0302 	orr.w	r3, r3, #2
    c8a2:	7603      	strb	r3, [r0, #24]
		return;
    c8a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c8a8:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    c8aa:	68e3      	ldr	r3, [r4, #12]
    c8ac:	4620      	mov	r0, r4
    c8ae:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    c8b0:	b185      	cbz	r5, c8d4 <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    c8b2:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    c8b4:	686b      	ldr	r3, [r5, #4]
    c8b6:	1afb      	subs	r3, r7, r3
    c8b8:	68aa      	ldr	r2, [r5, #8]
    c8ba:	4293      	cmp	r3, r2
    c8bc:	d30a      	bcc.n	c8d4 <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    c8be:	4640      	mov	r0, r8
    c8c0:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    c8c2:	7c23      	ldrb	r3, [r4, #16]
    c8c4:	2b01      	cmp	r3, #1
    c8c6:	d1ef      	bne.n	c8a8 <timer_process_counted+0x48>
			tmp->time_label = time;
    c8c8:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    c8ca:	463a      	mov	r2, r7
    c8cc:	4621      	mov	r1, r4
    c8ce:	4640      	mov	r0, r8
    c8d0:	47d0      	blx	sl
    c8d2:	e7e9      	b.n	c8a8 <timer_process_counted+0x48>
    c8d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c8d8:	0000d2db 	.word	0x0000d2db
    c8dc:	0000c809 	.word	0x0000c809

0000c8e0 <timer_init>:
{
    c8e0:	b510      	push	{r4, lr}
    c8e2:	4604      	mov	r4, r0
	descr->func = func;
    c8e4:	f840 2b04 	str.w	r2, [r0], #4
	descr->func->init(&descr->device, hw);
    c8e8:	6813      	ldr	r3, [r2, #0]
    c8ea:	4798      	blx	r3
	descr->time                           = 0;
    c8ec:	2000      	movs	r0, #0
    c8ee:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    c8f0:	4b01      	ldr	r3, [pc, #4]	; (c8f8 <timer_init+0x18>)
    c8f2:	6063      	str	r3, [r4, #4]
}
    c8f4:	bd10      	pop	{r4, pc}
    c8f6:	bf00      	nop
    c8f8:	0000c861 	.word	0x0000c861

0000c8fc <timer_start>:
{
    c8fc:	b538      	push	{r3, r4, r5, lr}
    c8fe:	4604      	mov	r4, r0
	if (descr->func->is_timer_started(&descr->device)) {
    c900:	1d05      	adds	r5, r0, #4
    c902:	6803      	ldr	r3, [r0, #0]
    c904:	699b      	ldr	r3, [r3, #24]
    c906:	4628      	mov	r0, r5
    c908:	4798      	blx	r3
    c90a:	b928      	cbnz	r0, c918 <timer_start+0x1c>
	descr->func->start_timer(&descr->device);
    c90c:	6823      	ldr	r3, [r4, #0]
    c90e:	689b      	ldr	r3, [r3, #8]
    c910:	4628      	mov	r0, r5
    c912:	4798      	blx	r3
	return ERR_NONE;
    c914:	2000      	movs	r0, #0
    c916:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    c918:	f06f 0010 	mvn.w	r0, #16
}
    c91c:	bd38      	pop	{r3, r4, r5, pc}
	...

0000c920 <timer_add_task>:
{
    c920:	b570      	push	{r4, r5, r6, lr}
    c922:	b082      	sub	sp, #8
    c924:	4604      	mov	r4, r0
    c926:	460e      	mov	r6, r1
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    c928:	7f03      	ldrb	r3, [r0, #28]
    c92a:	f043 0301 	orr.w	r3, r3, #1
    c92e:	7703      	strb	r3, [r0, #28]
	if (is_list_element(&descr->tasks, task)) {
    c930:	f100 0518 	add.w	r5, r0, #24
    c934:	4628      	mov	r0, r5
    c936:	4b16      	ldr	r3, [pc, #88]	; (c990 <timer_add_task+0x70>)
    c938:	4798      	blx	r3
    c93a:	b988      	cbnz	r0, c960 <timer_add_task+0x40>
	task->time_label = descr->time;
    c93c:	6963      	ldr	r3, [r4, #20]
    c93e:	6073      	str	r3, [r6, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    c940:	6962      	ldr	r2, [r4, #20]
    c942:	4631      	mov	r1, r6
    c944:	4628      	mov	r0, r5
    c946:	4b13      	ldr	r3, [pc, #76]	; (c994 <timer_add_task+0x74>)
    c948:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    c94a:	7f23      	ldrb	r3, [r4, #28]
    c94c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    c950:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    c952:	7f23      	ldrb	r3, [r4, #28]
    c954:	f013 0f02 	tst.w	r3, #2
    c958:	d109      	bne.n	c96e <timer_add_task+0x4e>
	return ERR_NONE;
    c95a:	2000      	movs	r0, #0
}
    c95c:	b002      	add	sp, #8
    c95e:	bd70      	pop	{r4, r5, r6, pc}
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    c960:	7f23      	ldrb	r3, [r4, #28]
    c962:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    c966:	7723      	strb	r3, [r4, #28]
		return ERR_ALREADY_INITIALIZED;
    c968:	f06f 0011 	mvn.w	r0, #17
    c96c:	e7f6      	b.n	c95c <timer_add_task+0x3c>
		CRITICAL_SECTION_ENTER()
    c96e:	a801      	add	r0, sp, #4
    c970:	4b09      	ldr	r3, [pc, #36]	; (c998 <timer_add_task+0x78>)
    c972:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    c974:	7f23      	ldrb	r3, [r4, #28]
    c976:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    c97a:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    c97c:	6823      	ldr	r3, [r4, #0]
    c97e:	69db      	ldr	r3, [r3, #28]
    c980:	1d20      	adds	r0, r4, #4
    c982:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    c984:	a801      	add	r0, sp, #4
    c986:	4b05      	ldr	r3, [pc, #20]	; (c99c <timer_add_task+0x7c>)
    c988:	4798      	blx	r3
	return ERR_NONE;
    c98a:	2000      	movs	r0, #0
    c98c:	e7e6      	b.n	c95c <timer_add_task+0x3c>
    c98e:	bf00      	nop
    c990:	0000d291 	.word	0x0000d291
    c994:	0000c809 	.word	0x0000c809
    c998:	0000c1fd 	.word	0x0000c1fd
    c99c:	0000c20b 	.word	0x0000c20b

0000c9a0 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    c9a0:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    c9a2:	2300      	movs	r3, #0
    c9a4:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    c9a6:	69c3      	ldr	r3, [r0, #28]
    c9a8:	b11b      	cbz	r3, c9b2 <usart_transmission_complete+0x12>
    c9aa:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    c9ae:	4610      	mov	r0, r2
    c9b0:	4798      	blx	r3
    c9b2:	bd08      	pop	{r3, pc}

0000c9b4 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    c9b4:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    c9b6:	2300      	movs	r3, #0
    c9b8:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    c9ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
    c9bc:	b11b      	cbz	r3, c9c6 <usart_error+0x12>
    c9be:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    c9c2:	4610      	mov	r0, r2
    c9c4:	4798      	blx	r3
    c9c6:	bd08      	pop	{r3, pc}

0000c9c8 <usart_fill_rx_buffer>:
{
    c9c8:	b538      	push	{r3, r4, r5, lr}
    c9ca:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    c9cc:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    c9d0:	302c      	adds	r0, #44	; 0x2c
    c9d2:	4b03      	ldr	r3, [pc, #12]	; (c9e0 <usart_fill_rx_buffer+0x18>)
    c9d4:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    c9d6:	6a23      	ldr	r3, [r4, #32]
    c9d8:	b10b      	cbz	r3, c9de <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    c9da:	4628      	mov	r0, r5
    c9dc:	4798      	blx	r3
    c9de:	bd38      	pop	{r3, r4, r5, pc}
    c9e0:	0000d323 	.word	0x0000d323

0000c9e4 <usart_async_write>:
{
    c9e4:	b510      	push	{r4, lr}
	if (descr->tx_por != descr->tx_buffer_length) {
    c9e6:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
    c9ea:	f8b0 304c 	ldrh.w	r3, [r0, #76]	; 0x4c
    c9ee:	429c      	cmp	r4, r3
    c9f0:	d10d      	bne.n	ca0e <usart_async_write+0x2a>
    c9f2:	4614      	mov	r4, r2
	descr->tx_buffer        = (uint8_t *)buf;
    c9f4:	6481      	str	r1, [r0, #72]	; 0x48
	descr->tx_buffer_length = length;
    c9f6:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
	descr->tx_por           = 0;
    c9fa:	2300      	movs	r3, #0
    c9fc:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    ca00:	2301      	movs	r3, #1
    ca02:	6303      	str	r3, [r0, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    ca04:	3008      	adds	r0, #8
    ca06:	4b03      	ldr	r3, [pc, #12]	; (ca14 <usart_async_write+0x30>)
    ca08:	4798      	blx	r3
	return (int32_t)length;
    ca0a:	4620      	mov	r0, r4
    ca0c:	bd10      	pop	{r4, pc}
		return ERR_NO_RESOURCE;
    ca0e:	f06f 001b 	mvn.w	r0, #27
}
    ca12:	bd10      	pop	{r4, pc}
    ca14:	0000e97f 	.word	0x0000e97f

0000ca18 <usart_process_byte_sent>:
{
    ca18:	b510      	push	{r4, lr}
    ca1a:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    ca1c:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    ca1e:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    ca22:	429a      	cmp	r2, r3
    ca24:	d009      	beq.n	ca3a <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    ca26:	6c02      	ldr	r2, [r0, #64]	; 0x40
    ca28:	1c59      	adds	r1, r3, #1
    ca2a:	8781      	strh	r1, [r0, #60]	; 0x3c
    ca2c:	5cd1      	ldrb	r1, [r2, r3]
    ca2e:	4b04      	ldr	r3, [pc, #16]	; (ca40 <usart_process_byte_sent+0x28>)
    ca30:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    ca32:	4620      	mov	r0, r4
    ca34:	4b03      	ldr	r3, [pc, #12]	; (ca44 <usart_process_byte_sent+0x2c>)
    ca36:	4798      	blx	r3
    ca38:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    ca3a:	4b03      	ldr	r3, [pc, #12]	; (ca48 <usart_process_byte_sent+0x30>)
    ca3c:	4798      	blx	r3
    ca3e:	bd10      	pop	{r4, pc}
    ca40:	0000e953 	.word	0x0000e953
    ca44:	0000e97f 	.word	0x0000e97f
    ca48:	0000e987 	.word	0x0000e987

0000ca4c <usart_async_read>:
{
    ca4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ca50:	b082      	sub	sp, #8
    ca52:	4682      	mov	sl, r0
    ca54:	4688      	mov	r8, r1
    ca56:	4615      	mov	r5, r2
	CRITICAL_SECTION_ENTER()
    ca58:	a801      	add	r0, sp, #4
    ca5a:	4b13      	ldr	r3, [pc, #76]	; (caa8 <usart_async_read+0x5c>)
    ca5c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    ca5e:	f10a 0a34 	add.w	sl, sl, #52	; 0x34
    ca62:	4650      	mov	r0, sl
    ca64:	4b11      	ldr	r3, [pc, #68]	; (caac <usart_async_read+0x60>)
    ca66:	4798      	blx	r3
    ca68:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    ca6a:	a801      	add	r0, sp, #4
    ca6c:	4b10      	ldr	r3, [pc, #64]	; (cab0 <usart_async_read+0x64>)
    ca6e:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    ca70:	b1a7      	cbz	r7, ca9c <usart_async_read+0x50>
    ca72:	b1b5      	cbz	r5, caa2 <usart_async_read+0x56>
    ca74:	3d01      	subs	r5, #1
    ca76:	b2ad      	uxth	r5, r5
    ca78:	3502      	adds	r5, #2
    ca7a:	2401      	movs	r4, #1
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    ca7c:	4e0d      	ldr	r6, [pc, #52]	; (cab4 <usart_async_read+0x68>)
    ca7e:	fa1f f984 	uxth.w	r9, r4
    ca82:	1e61      	subs	r1, r4, #1
    ca84:	4441      	add	r1, r8
    ca86:	4650      	mov	r0, sl
    ca88:	47b0      	blx	r6
	while ((was_read < num) && (was_read < length)) {
    ca8a:	42bc      	cmp	r4, r7
    ca8c:	d002      	beq.n	ca94 <usart_async_read+0x48>
    ca8e:	3401      	adds	r4, #1
    ca90:	42ac      	cmp	r4, r5
    ca92:	d1f4      	bne.n	ca7e <usart_async_read+0x32>
}
    ca94:	4648      	mov	r0, r9
    ca96:	b002      	add	sp, #8
    ca98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint16_t                       was_read = 0;
    ca9c:	f04f 0900 	mov.w	r9, #0
    caa0:	e7f8      	b.n	ca94 <usart_async_read+0x48>
    caa2:	f04f 0900 	mov.w	r9, #0
    caa6:	e7f5      	b.n	ca94 <usart_async_read+0x48>
    caa8:	0000c1fd 	.word	0x0000c1fd
    caac:	0000d345 	.word	0x0000d345
    cab0:	0000c20b 	.word	0x0000c20b
    cab4:	0000d301 	.word	0x0000d301

0000cab8 <usart_async_init>:
{
    cab8:	b538      	push	{r3, r4, r5, lr}
    caba:	4604      	mov	r4, r0
    cabc:	460d      	mov	r5, r1
    cabe:	4611      	mov	r1, r2
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    cac0:	461a      	mov	r2, r3
    cac2:	3034      	adds	r0, #52	; 0x34
    cac4:	4b0d      	ldr	r3, [pc, #52]	; (cafc <usart_async_init+0x44>)
    cac6:	4798      	blx	r3
    cac8:	b9a0      	cbnz	r0, caf4 <usart_async_init+0x3c>
	init_status = _usart_async_init(&descr->device, hw);
    caca:	4629      	mov	r1, r5
    cacc:	f104 0008 	add.w	r0, r4, #8
    cad0:	4b0b      	ldr	r3, [pc, #44]	; (cb00 <usart_async_init+0x48>)
    cad2:	4798      	blx	r3
	if (init_status) {
    cad4:	4603      	mov	r3, r0
    cad6:	b958      	cbnz	r0, caf0 <usart_async_init+0x38>
	descr->io.read  = usart_async_read;
    cad8:	4a0a      	ldr	r2, [pc, #40]	; (cb04 <usart_async_init+0x4c>)
    cada:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    cadc:	4a0a      	ldr	r2, [pc, #40]	; (cb08 <usart_async_init+0x50>)
    cade:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    cae0:	4a0a      	ldr	r2, [pc, #40]	; (cb0c <usart_async_init+0x54>)
    cae2:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    cae4:	4a0a      	ldr	r2, [pc, #40]	; (cb10 <usart_async_init+0x58>)
    cae6:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    cae8:	4a0a      	ldr	r2, [pc, #40]	; (cb14 <usart_async_init+0x5c>)
    caea:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    caec:	4a0a      	ldr	r2, [pc, #40]	; (cb18 <usart_async_init+0x60>)
    caee:	6162      	str	r2, [r4, #20]
}
    caf0:	4618      	mov	r0, r3
    caf2:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_INVALID_ARG;
    caf4:	f06f 030c 	mvn.w	r3, #12
    caf8:	e7fa      	b.n	caf0 <usart_async_init+0x38>
    cafa:	bf00      	nop
    cafc:	0000d2e7 	.word	0x0000d2e7
    cb00:	0000e899 	.word	0x0000e899
    cb04:	0000ca4d 	.word	0x0000ca4d
    cb08:	0000c9e5 	.word	0x0000c9e5
    cb0c:	0000ca19 	.word	0x0000ca19
    cb10:	0000c9c9 	.word	0x0000c9c9
    cb14:	0000c9a1 	.word	0x0000c9a1
    cb18:	0000c9b5 	.word	0x0000c9b5

0000cb1c <usart_async_enable>:
{
    cb1c:	b508      	push	{r3, lr}
	_usart_async_enable(&descr->device);
    cb1e:	3008      	adds	r0, #8
    cb20:	4b01      	ldr	r3, [pc, #4]	; (cb28 <usart_async_enable+0xc>)
    cb22:	4798      	blx	r3
}
    cb24:	2000      	movs	r0, #0
    cb26:	bd08      	pop	{r3, pc}
    cb28:	0000e915 	.word	0x0000e915

0000cb2c <usart_async_disable>:
{
    cb2c:	b508      	push	{r3, lr}
	_usart_async_disable(&descr->device);
    cb2e:	3008      	adds	r0, #8
    cb30:	4b01      	ldr	r3, [pc, #4]	; (cb38 <usart_async_disable+0xc>)
    cb32:	4798      	blx	r3
}
    cb34:	2000      	movs	r0, #0
    cb36:	bd08      	pop	{r3, pc}
    cb38:	0000e929 	.word	0x0000e929

0000cb3c <usart_async_get_io_descriptor>:
	*io = &descr->io;
    cb3c:	6008      	str	r0, [r1, #0]
}
    cb3e:	2000      	movs	r0, #0
    cb40:	4770      	bx	lr
	...

0000cb44 <usart_async_register_callback>:
{
    cb44:	b508      	push	{r3, lr}
	switch (type) {
    cb46:	2901      	cmp	r1, #1
    cb48:	d00f      	beq.n	cb6a <usart_async_register_callback+0x26>
    cb4a:	b121      	cbz	r1, cb56 <usart_async_register_callback+0x12>
    cb4c:	2902      	cmp	r1, #2
    cb4e:	d016      	beq.n	cb7e <usart_async_register_callback+0x3a>
		return ERR_INVALID_ARG;
    cb50:	f06f 000c 	mvn.w	r0, #12
}
    cb54:	bd08      	pop	{r3, pc}
		descr->usart_cb.rx_done = cb;
    cb56:	6282      	str	r2, [r0, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    cb58:	3200      	adds	r2, #0
    cb5a:	bf18      	it	ne
    cb5c:	2201      	movne	r2, #1
    cb5e:	2101      	movs	r1, #1
    cb60:	3008      	adds	r0, #8
    cb62:	4b0c      	ldr	r3, [pc, #48]	; (cb94 <usart_async_register_callback+0x50>)
    cb64:	4798      	blx	r3
	return ERR_NONE;
    cb66:	2000      	movs	r0, #0
		break;
    cb68:	bd08      	pop	{r3, pc}
		descr->usart_cb.tx_done = cb;
    cb6a:	6242      	str	r2, [r0, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    cb6c:	3200      	adds	r2, #0
    cb6e:	bf18      	it	ne
    cb70:	2201      	movne	r2, #1
    cb72:	2102      	movs	r1, #2
    cb74:	3008      	adds	r0, #8
    cb76:	4b07      	ldr	r3, [pc, #28]	; (cb94 <usart_async_register_callback+0x50>)
    cb78:	4798      	blx	r3
	return ERR_NONE;
    cb7a:	2000      	movs	r0, #0
		break;
    cb7c:	bd08      	pop	{r3, pc}
		descr->usart_cb.error = cb;
    cb7e:	62c2      	str	r2, [r0, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    cb80:	3200      	adds	r2, #0
    cb82:	bf18      	it	ne
    cb84:	2201      	movne	r2, #1
    cb86:	2103      	movs	r1, #3
    cb88:	3008      	adds	r0, #8
    cb8a:	4b02      	ldr	r3, [pc, #8]	; (cb94 <usart_async_register_callback+0x50>)
    cb8c:	4798      	blx	r3
	return ERR_NONE;
    cb8e:	2000      	movs	r0, #0
		break;
    cb90:	bd08      	pop	{r3, pc}
    cb92:	bf00      	nop
    cb94:	0000e98f 	.word	0x0000e98f

0000cb98 <usart_async_set_parity>:
{
    cb98:	b508      	push	{r3, lr}
	_usart_async_set_parity(&descr->device, parity);
    cb9a:	3008      	adds	r0, #8
    cb9c:	4b01      	ldr	r3, [pc, #4]	; (cba4 <usart_async_set_parity+0xc>)
    cb9e:	4798      	blx	r3
}
    cba0:	2000      	movs	r0, #0
    cba2:	bd08      	pop	{r3, pc}
    cba4:	0000e93d 	.word	0x0000e93d

0000cba8 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    cba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cbac:	460f      	mov	r7, r1
    cbae:	4691      	mov	r9, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
	while (!_usart_sync_is_ready_to_send(&descr->device))
    cbb0:	f100 0408 	add.w	r4, r0, #8
    cbb4:	4d0e      	ldr	r5, [pc, #56]	; (cbf0 <usart_sync_write+0x48>)
    cbb6:	4620      	mov	r0, r4
    cbb8:	47a8      	blx	r5
    cbba:	2800      	cmp	r0, #0
    cbbc:	d0fb      	beq.n	cbb6 <usart_sync_write+0xe>
    cbbe:	3f01      	subs	r7, #1
    cbc0:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    cbc2:	f8df 8034 	ldr.w	r8, [pc, #52]	; cbf8 <usart_sync_write+0x50>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    cbc6:	4d0a      	ldr	r5, [pc, #40]	; (cbf0 <usart_sync_write+0x48>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    cbc8:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    cbcc:	4620      	mov	r0, r4
    cbce:	47c0      	blx	r8
		while (!_usart_sync_is_ready_to_send(&descr->device))
    cbd0:	4620      	mov	r0, r4
    cbd2:	47a8      	blx	r5
    cbd4:	2800      	cmp	r0, #0
    cbd6:	d0fb      	beq.n	cbd0 <usart_sync_write+0x28>
			;
	} while (++offset < length);
    cbd8:	3601      	adds	r6, #1
    cbda:	454e      	cmp	r6, r9
    cbdc:	d3f4      	bcc.n	cbc8 <usart_sync_write+0x20>
	while (!_usart_sync_is_transmit_done(&descr->device))
    cbde:	4d05      	ldr	r5, [pc, #20]	; (cbf4 <usart_sync_write+0x4c>)
    cbe0:	4620      	mov	r0, r4
    cbe2:	47a8      	blx	r5
    cbe4:	2800      	cmp	r0, #0
    cbe6:	d0fb      	beq.n	cbe0 <usart_sync_write+0x38>
		;
	return (int32_t)offset;
}
    cbe8:	4630      	mov	r0, r6
    cbea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    cbee:	bf00      	nop
    cbf0:	0000e961 	.word	0x0000e961
    cbf4:	0000e96b 	.word	0x0000e96b
    cbf8:	0000e94d 	.word	0x0000e94d

0000cbfc <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    cbfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    cc00:	4691      	mov	r9, r2
    cc02:	1e4f      	subs	r7, r1, #1
	uint32_t                      offset = 0;
    cc04:	2600      	movs	r6, #0
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    cc06:	f100 0408 	add.w	r4, r0, #8
    cc0a:	4d08      	ldr	r5, [pc, #32]	; (cc2c <usart_sync_read+0x30>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    cc0c:	f8df 8020 	ldr.w	r8, [pc, #32]	; cc30 <usart_sync_read+0x34>
		while (!_usart_sync_is_byte_received(&descr->device))
    cc10:	4620      	mov	r0, r4
    cc12:	47a8      	blx	r5
    cc14:	2800      	cmp	r0, #0
    cc16:	d0fb      	beq.n	cc10 <usart_sync_read+0x14>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    cc18:	4620      	mov	r0, r4
    cc1a:	47c0      	blx	r8
    cc1c:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    cc20:	3601      	adds	r6, #1
    cc22:	454e      	cmp	r6, r9
    cc24:	d3f4      	bcc.n	cc10 <usart_sync_read+0x14>

	return (int32_t)offset;
}
    cc26:	4630      	mov	r0, r6
    cc28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    cc2c:	0000e975 	.word	0x0000e975
    cc30:	0000e959 	.word	0x0000e959

0000cc34 <usart_sync_init>:
{
    cc34:	b510      	push	{r4, lr}
    cc36:	4604      	mov	r4, r0
	init_status = _usart_sync_init(&descr->device, hw);
    cc38:	3008      	adds	r0, #8
    cc3a:	4b05      	ldr	r3, [pc, #20]	; (cc50 <usart_sync_init+0x1c>)
    cc3c:	4798      	blx	r3
	if (init_status) {
    cc3e:	4603      	mov	r3, r0
    cc40:	b918      	cbnz	r0, cc4a <usart_sync_init+0x16>
	descr->io.read  = usart_sync_read;
    cc42:	4a04      	ldr	r2, [pc, #16]	; (cc54 <usart_sync_init+0x20>)
    cc44:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    cc46:	4a04      	ldr	r2, [pc, #16]	; (cc58 <usart_sync_init+0x24>)
    cc48:	6022      	str	r2, [r4, #0]
}
    cc4a:	4618      	mov	r0, r3
    cc4c:	bd10      	pop	{r4, pc}
    cc4e:	bf00      	nop
    cc50:	0000e889 	.word	0x0000e889
    cc54:	0000cbfd 	.word	0x0000cbfd
    cc58:	0000cba9 	.word	0x0000cba9

0000cc5c <usart_sync_enable>:
{
    cc5c:	b508      	push	{r3, lr}
	_usart_sync_enable(&descr->device);
    cc5e:	3008      	adds	r0, #8
    cc60:	4b01      	ldr	r3, [pc, #4]	; (cc68 <usart_sync_enable+0xc>)
    cc62:	4798      	blx	r3
}
    cc64:	2000      	movs	r0, #0
    cc66:	bd08      	pop	{r3, pc}
    cc68:	0000e901 	.word	0x0000e901

0000cc6c <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    cc6c:	4b0f      	ldr	r3, [pc, #60]	; (ccac <_usb_d_find_ep+0x40>)
    cc6e:	7859      	ldrb	r1, [r3, #1]
    cc70:	4288      	cmp	r0, r1
    cc72:	d018      	beq.n	cca6 <_usb_d_find_ep+0x3a>
{
    cc74:	b430      	push	{r4, r5}
    cc76:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    cc78:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    cc7a:	f000 050f 	and.w	r5, r0, #15
    cc7e:	e007      	b.n	cc90 <_usb_d_find_ep+0x24>
    cc80:	3301      	adds	r3, #1
    cc82:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    cc84:	2b0d      	cmp	r3, #13
    cc86:	d009      	beq.n	cc9c <_usb_d_find_ep+0x30>
    cc88:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    cc8a:	7851      	ldrb	r1, [r2, #1]
    cc8c:	4281      	cmp	r1, r0
    cc8e:	d007      	beq.n	cca0 <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    cc90:	7814      	ldrb	r4, [r2, #0]
    cc92:	2c00      	cmp	r4, #0
    cc94:	d1f4      	bne.n	cc80 <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    cc96:	428d      	cmp	r5, r1
    cc98:	d1f2      	bne.n	cc80 <_usb_d_find_ep+0x14>
    cc9a:	e001      	b.n	cca0 <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    cc9c:	f04f 33ff 	mov.w	r3, #4294967295
}
    cca0:	4618      	mov	r0, r3
    cca2:	bc30      	pop	{r4, r5}
    cca4:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    cca6:	2300      	movs	r3, #0
}
    cca8:	4618      	mov	r0, r3
    ccaa:	4770      	bx	lr
    ccac:	200007d8 	.word	0x200007d8

0000ccb0 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    ccb0:	2000      	movs	r0, #0
    ccb2:	4770      	bx	lr

0000ccb4 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    ccb4:	b538      	push	{r3, r4, r5, lr}
    ccb6:	4604      	mov	r4, r0
    ccb8:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    ccba:	4b09      	ldr	r3, [pc, #36]	; (cce0 <usb_d_cb_trans_more+0x2c>)
    ccbc:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    ccbe:	4b09      	ldr	r3, [pc, #36]	; (cce4 <usb_d_cb_trans_more+0x30>)
    ccc0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    ccc4:	789b      	ldrb	r3, [r3, #2]
    ccc6:	2b03      	cmp	r3, #3
    ccc8:	d001      	beq.n	ccce <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    ccca:	2000      	movs	r0, #0
}
    cccc:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    ccce:	4b05      	ldr	r3, [pc, #20]	; (cce4 <usb_d_cb_trans_more+0x30>)
    ccd0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    ccd4:	6983      	ldr	r3, [r0, #24]
    ccd6:	4629      	mov	r1, r5
    ccd8:	4620      	mov	r0, r4
    ccda:	4798      	blx	r3
    ccdc:	bd38      	pop	{r3, r4, r5, pc}
    ccde:	bf00      	nop
    cce0:	0000cc6d 	.word	0x0000cc6d
    cce4:	200007d8 	.word	0x200007d8

0000cce8 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    cce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    ccea:	b085      	sub	sp, #20
    ccec:	4606      	mov	r6, r0
    ccee:	460d      	mov	r5, r1
    ccf0:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    ccf2:	4b4d      	ldr	r3, [pc, #308]	; (ce28 <_usb_d_cb_trans_done+0x140>)
    ccf4:	4798      	blx	r3
    ccf6:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    ccf8:	2d00      	cmp	r5, #0
    ccfa:	d15b      	bne.n	cdb4 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    ccfc:	4a4b      	ldr	r2, [pc, #300]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    ccfe:	0143      	lsls	r3, r0, #5
    cd00:	18d1      	adds	r1, r2, r3
    cd02:	2000      	movs	r0, #0
    cd04:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    cd06:	5cd3      	ldrb	r3, [r2, r3]
    cd08:	b173      	cbz	r3, cd28 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    cd0a:	4b48      	ldr	r3, [pc, #288]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cd0c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    cd10:	2201      	movs	r2, #1
    cd12:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    cd14:	4845      	ldr	r0, [pc, #276]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cd16:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    cd1a:	69c3      	ldr	r3, [r0, #28]
    cd1c:	463a      	mov	r2, r7
    cd1e:	78c1      	ldrb	r1, [r0, #3]
    cd20:	4630      	mov	r0, r6
    cd22:	4798      	blx	r3
}
    cd24:	b005      	add	sp, #20
    cd26:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    cd28:	788b      	ldrb	r3, [r1, #2]
    cd2a:	2b03      	cmp	r3, #3
    cd2c:	d00b      	beq.n	cd46 <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    cd2e:	483f      	ldr	r0, [pc, #252]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cd30:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    cd34:	4614      	mov	r4, r2
    cd36:	69d3      	ldr	r3, [r2, #28]
    cd38:	320c      	adds	r2, #12
    cd3a:	2100      	movs	r1, #0
    cd3c:	7860      	ldrb	r0, [r4, #1]
    cd3e:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    cd40:	2302      	movs	r3, #2
    cd42:	70a3      	strb	r3, [r4, #2]
    cd44:	e7ee      	b.n	cd24 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    cd46:	460b      	mov	r3, r1
    cd48:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    cd4c:	460a      	mov	r2, r1
    cd4e:	69ce      	ldr	r6, [r1, #28]
    cd50:	320c      	adds	r2, #12
    cd52:	2101      	movs	r1, #1
    cd54:	7858      	ldrb	r0, [r3, #1]
    cd56:	47b0      	blx	r6
		if (err) {
    cd58:	b1a0      	cbz	r0, cd84 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    cd5a:	4b34      	ldr	r3, [pc, #208]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cd5c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    cd60:	2205      	movs	r2, #5
    cd62:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    cd64:	2202      	movs	r2, #2
    cd66:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    cd68:	2d00      	cmp	r5, #0
    cd6a:	db09      	blt.n	cd80 <_usb_d_cb_trans_done+0x98>
    cd6c:	482f      	ldr	r0, [pc, #188]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cd6e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    cd72:	7840      	ldrb	r0, [r0, #1]
    cd74:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    cd78:	2101      	movs	r1, #1
    cd7a:	4b2d      	ldr	r3, [pc, #180]	; (ce30 <_usb_d_cb_trans_done+0x148>)
    cd7c:	4798      	blx	r3
    cd7e:	e7d1      	b.n	cd24 <_usb_d_cb_trans_done+0x3c>
    cd80:	7858      	ldrb	r0, [r3, #1]
    cd82:	e7f9      	b.n	cd78 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    cd84:	4829      	ldr	r0, [pc, #164]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cd86:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    cd8a:	2304      	movs	r3, #4
    cd8c:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    cd8e:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    cd90:	2200      	movs	r2, #0
    cd92:	9201      	str	r2, [sp, #4]
    cd94:	9202      	str	r2, [sp, #8]
    cd96:	4295      	cmp	r5, r2
    cd98:	bfac      	ite	ge
    cd9a:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    cd9e:	f003 030f 	andlt.w	r3, r3, #15
    cda2:	f88d 300c 	strb.w	r3, [sp, #12]
    cda6:	2301      	movs	r3, #1
    cda8:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    cdac:	a801      	add	r0, sp, #4
    cdae:	4b21      	ldr	r3, [pc, #132]	; (ce34 <_usb_d_cb_trans_done+0x14c>)
    cdb0:	4798      	blx	r3
    cdb2:	e7b7      	b.n	cd24 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    cdb4:	2d01      	cmp	r5, #1
    cdb6:	d00a      	beq.n	cdce <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    cdb8:	2d02      	cmp	r5, #2
    cdba:	d01c      	beq.n	cdf6 <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    cdbc:	2d03      	cmp	r5, #3
    cdbe:	d02a      	beq.n	ce16 <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    cdc0:	4b1a      	ldr	r3, [pc, #104]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cdc2:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    cdc6:	2206      	movs	r2, #6
    cdc8:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    cdca:	70da      	strb	r2, [r3, #3]
    cdcc:	e7a2      	b.n	cd14 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    cdce:	4a17      	ldr	r2, [pc, #92]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cdd0:	0143      	lsls	r3, r0, #5
    cdd2:	18d1      	adds	r1, r2, r3
    cdd4:	2002      	movs	r0, #2
    cdd6:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    cdd8:	5cd3      	ldrb	r3, [r2, r3]
    cdda:	b12b      	cbz	r3, cde8 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    cddc:	4b13      	ldr	r3, [pc, #76]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cdde:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    cde2:	2205      	movs	r2, #5
    cde4:	709a      	strb	r2, [r3, #2]
    cde6:	e795      	b.n	cd14 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    cde8:	460b      	mov	r3, r1
    cdea:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    cdec:	2100      	movs	r1, #0
    cdee:	4630      	mov	r0, r6
    cdf0:	4b0f      	ldr	r3, [pc, #60]	; (ce30 <_usb_d_cb_trans_done+0x148>)
    cdf2:	4798      	blx	r3
    cdf4:	e78e      	b.n	cd14 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    cdf6:	4a0d      	ldr	r2, [pc, #52]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    cdf8:	0143      	lsls	r3, r0, #5
    cdfa:	18d1      	adds	r1, r2, r3
    cdfc:	2004      	movs	r0, #4
    cdfe:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    ce00:	5cd3      	ldrb	r3, [r2, r3]
    ce02:	b12b      	cbz	r3, ce10 <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    ce04:	4b09      	ldr	r3, [pc, #36]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    ce06:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    ce0a:	2201      	movs	r2, #1
    ce0c:	709a      	strb	r2, [r3, #2]
    ce0e:	e781      	b.n	cd14 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    ce10:	2302      	movs	r3, #2
    ce12:	708b      	strb	r3, [r1, #2]
			return;
    ce14:	e786      	b.n	cd24 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    ce16:	4b05      	ldr	r3, [pc, #20]	; (ce2c <_usb_d_cb_trans_done+0x144>)
    ce18:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    ce1c:	2200      	movs	r2, #0
    ce1e:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    ce20:	2205      	movs	r2, #5
    ce22:	70da      	strb	r2, [r3, #3]
    ce24:	e776      	b.n	cd14 <_usb_d_cb_trans_done+0x2c>
    ce26:	bf00      	nop
    ce28:	0000cc6d 	.word	0x0000cc6d
    ce2c:	200007d8 	.word	0x200007d8
    ce30:	000105a5 	.word	0x000105a5
    ce34:	0001074d 	.word	0x0001074d

0000ce38 <usb_d_cb_trans_setup>:
{
    ce38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ce3c:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    ce3e:	4b1c      	ldr	r3, [pc, #112]	; (ceb0 <usb_d_cb_trans_setup+0x78>)
    ce40:	4798      	blx	r3
    ce42:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    ce44:	4c1b      	ldr	r4, [pc, #108]	; (ceb4 <usb_d_cb_trans_setup+0x7c>)
    ce46:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    ce4a:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    ce4c:	4621      	mov	r1, r4
    ce4e:	4628      	mov	r0, r5
    ce50:	4b19      	ldr	r3, [pc, #100]	; (ceb8 <usb_d_cb_trans_setup+0x80>)
    ce52:	4798      	blx	r3
	if (n != 8) {
    ce54:	b2c0      	uxtb	r0, r0
    ce56:	2808      	cmp	r0, #8
    ce58:	d009      	beq.n	ce6e <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    ce5a:	2101      	movs	r1, #1
    ce5c:	4628      	mov	r0, r5
    ce5e:	4c17      	ldr	r4, [pc, #92]	; (cebc <usb_d_cb_trans_setup+0x84>)
    ce60:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    ce62:	2101      	movs	r1, #1
    ce64:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    ce68:	47a0      	blx	r4
		return;
    ce6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    ce6e:	2100      	movs	r1, #0
    ce70:	4628      	mov	r0, r5
    ce72:	4f12      	ldr	r7, [pc, #72]	; (cebc <usb_d_cb_trans_setup+0x84>)
    ce74:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    ce76:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    ce7a:	2100      	movs	r1, #0
    ce7c:	4640      	mov	r0, r8
    ce7e:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    ce80:	4b0c      	ldr	r3, [pc, #48]	; (ceb4 <usb_d_cb_trans_setup+0x7c>)
    ce82:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    ce86:	2201      	movs	r2, #1
    ce88:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    ce8a:	695b      	ldr	r3, [r3, #20]
    ce8c:	4621      	mov	r1, r4
    ce8e:	4628      	mov	r0, r5
    ce90:	4798      	blx	r3
    ce92:	b108      	cbz	r0, ce98 <usb_d_cb_trans_setup+0x60>
    ce94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    ce98:	4b06      	ldr	r3, [pc, #24]	; (ceb4 <usb_d_cb_trans_setup+0x7c>)
    ce9a:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    ce9e:	2305      	movs	r3, #5
    cea0:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    cea2:	2101      	movs	r1, #1
    cea4:	4628      	mov	r0, r5
    cea6:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    cea8:	2101      	movs	r1, #1
    ceaa:	4640      	mov	r0, r8
    ceac:	47b8      	blx	r7
    ceae:	e7f1      	b.n	ce94 <usb_d_cb_trans_setup+0x5c>
    ceb0:	0000cc6d 	.word	0x0000cc6d
    ceb4:	200007d8 	.word	0x200007d8
    ceb8:	000106ed 	.word	0x000106ed
    cebc:	000105a5 	.word	0x000105a5

0000cec0 <usb_d_init>:

int32_t usb_d_init(void)
{
    cec0:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    cec2:	4b11      	ldr	r3, [pc, #68]	; (cf08 <usb_d_init+0x48>)
    cec4:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    cec6:	2800      	cmp	r0, #0
    cec8:	db1d      	blt.n	cf06 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    ceca:	4c10      	ldr	r4, [pc, #64]	; (cf0c <usb_d_init+0x4c>)
    cecc:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    ced0:	2100      	movs	r1, #0
    ced2:	4620      	mov	r0, r4
    ced4:	4b0e      	ldr	r3, [pc, #56]	; (cf10 <usb_d_init+0x50>)
    ced6:	4798      	blx	r3
    ced8:	4623      	mov	r3, r4
    ceda:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    cede:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    cee0:	4a0c      	ldr	r2, [pc, #48]	; (cf14 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    cee2:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    cee4:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    cee6:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    cee8:	61da      	str	r2, [r3, #28]
    ceea:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    ceec:	4283      	cmp	r3, r0
    ceee:	d1f8      	bne.n	cee2 <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    cef0:	4909      	ldr	r1, [pc, #36]	; (cf18 <usb_d_init+0x58>)
    cef2:	2000      	movs	r0, #0
    cef4:	4c09      	ldr	r4, [pc, #36]	; (cf1c <usb_d_init+0x5c>)
    cef6:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    cef8:	4909      	ldr	r1, [pc, #36]	; (cf20 <usb_d_init+0x60>)
    cefa:	2001      	movs	r0, #1
    cefc:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    cefe:	4909      	ldr	r1, [pc, #36]	; (cf24 <usb_d_init+0x64>)
    cf00:	2002      	movs	r0, #2
    cf02:	47a0      	blx	r4
	return ERR_NONE;
    cf04:	2000      	movs	r0, #0
}
    cf06:	bd10      	pop	{r4, pc}
    cf08:	0000ff71 	.word	0x0000ff71
    cf0c:	200007d8 	.word	0x200007d8
    cf10:	00012f43 	.word	0x00012f43
    cf14:	0000ccb1 	.word	0x0000ccb1
    cf18:	0000ce39 	.word	0x0000ce39
    cf1c:	00010a05 	.word	0x00010a05
    cf20:	0000ccb5 	.word	0x0000ccb5
    cf24:	0000cce9 	.word	0x0000cce9

0000cf28 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    cf28:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    cf2a:	4b01      	ldr	r3, [pc, #4]	; (cf30 <usb_d_register_callback+0x8>)
    cf2c:	4798      	blx	r3
    cf2e:	bd08      	pop	{r3, pc}
    cf30:	000109dd 	.word	0x000109dd

0000cf34 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    cf34:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    cf36:	4b01      	ldr	r3, [pc, #4]	; (cf3c <usb_d_enable+0x8>)
    cf38:	4798      	blx	r3
}
    cf3a:	bd08      	pop	{r3, pc}
    cf3c:	00010079 	.word	0x00010079

0000cf40 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    cf40:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    cf42:	4b01      	ldr	r3, [pc, #4]	; (cf48 <usb_d_attach+0x8>)
    cf44:	4798      	blx	r3
    cf46:	bd08      	pop	{r3, pc}
    cf48:	000100e5 	.word	0x000100e5

0000cf4c <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    cf4c:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    cf4e:	4b01      	ldr	r3, [pc, #4]	; (cf54 <usb_d_get_frame_num+0x8>)
    cf50:	4798      	blx	r3
}
    cf52:	bd08      	pop	{r3, pc}
    cf54:	00010103 	.word	0x00010103

0000cf58 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    cf58:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    cf5a:	4b01      	ldr	r3, [pc, #4]	; (cf60 <usb_d_set_address+0x8>)
    cf5c:	4798      	blx	r3
    cf5e:	bd08      	pop	{r3, pc}
    cf60:	000100f7 	.word	0x000100f7

0000cf64 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    cf64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cf66:	4606      	mov	r6, r0
    cf68:	460c      	mov	r4, r1
    cf6a:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    cf6c:	4b0f      	ldr	r3, [pc, #60]	; (cfac <usb_d_ep_init+0x48>)
    cf6e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    cf70:	2800      	cmp	r0, #0
    cf72:	da14      	bge.n	cf9e <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    cf74:	20ff      	movs	r0, #255	; 0xff
    cf76:	4b0d      	ldr	r3, [pc, #52]	; (cfac <usb_d_ep_init+0x48>)
    cf78:	4798      	blx	r3
		if (ep_index < 0) {
    cf7a:	1e05      	subs	r5, r0, #0
    cf7c:	db12      	blt.n	cfa4 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    cf7e:	463a      	mov	r2, r7
    cf80:	4621      	mov	r1, r4
    cf82:	4630      	mov	r0, r6
    cf84:	4b0a      	ldr	r3, [pc, #40]	; (cfb0 <usb_d_ep_init+0x4c>)
    cf86:	4798      	blx	r3
	if (rc < 0) {
    cf88:	2800      	cmp	r0, #0
    cf8a:	db0d      	blt.n	cfa8 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    cf8c:	4b09      	ldr	r3, [pc, #36]	; (cfb4 <usb_d_ep_init+0x50>)
    cf8e:	0168      	lsls	r0, r5, #5
    cf90:	181a      	adds	r2, r3, r0
    cf92:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    cf94:	f004 0403 	and.w	r4, r4, #3
    cf98:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    cf9a:	2000      	movs	r0, #0
    cf9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    cf9e:	f06f 0013 	mvn.w	r0, #19
    cfa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    cfa4:	f06f 0014 	mvn.w	r0, #20
}
    cfa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cfaa:	bf00      	nop
    cfac:	0000cc6d 	.word	0x0000cc6d
    cfb0:	00010111 	.word	0x00010111
    cfb4:	200007d8 	.word	0x200007d8

0000cfb8 <usb_d_ep0_init>:
{
    cfb8:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    cfba:	4602      	mov	r2, r0
    cfbc:	2100      	movs	r1, #0
    cfbe:	4608      	mov	r0, r1
    cfc0:	4b01      	ldr	r3, [pc, #4]	; (cfc8 <usb_d_ep0_init+0x10>)
    cfc2:	4798      	blx	r3
}
    cfc4:	bd08      	pop	{r3, pc}
    cfc6:	bf00      	nop
    cfc8:	0000cf65 	.word	0x0000cf65

0000cfcc <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    cfcc:	b538      	push	{r3, r4, r5, lr}
    cfce:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    cfd0:	4b06      	ldr	r3, [pc, #24]	; (cfec <usb_d_ep_deinit+0x20>)
    cfd2:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    cfd4:	1e04      	subs	r4, r0, #0
    cfd6:	db07      	blt.n	cfe8 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    cfd8:	4628      	mov	r0, r5
    cfda:	4b05      	ldr	r3, [pc, #20]	; (cff0 <usb_d_ep_deinit+0x24>)
    cfdc:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    cfde:	4805      	ldr	r0, [pc, #20]	; (cff4 <usb_d_ep_deinit+0x28>)
    cfe0:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    cfe4:	23ff      	movs	r3, #255	; 0xff
    cfe6:	7043      	strb	r3, [r0, #1]
    cfe8:	bd38      	pop	{r3, r4, r5, pc}
    cfea:	bf00      	nop
    cfec:	0000cc6d 	.word	0x0000cc6d
    cff0:	00010229 	.word	0x00010229
    cff4:	200007d8 	.word	0x200007d8

0000cff8 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    cff8:	b538      	push	{r3, r4, r5, lr}
    cffa:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    cffc:	4b0e      	ldr	r3, [pc, #56]	; (d038 <usb_d_ep_enable+0x40>)
    cffe:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    d000:	1e04      	subs	r4, r0, #0
    d002:	db16      	blt.n	d032 <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    d004:	0163      	lsls	r3, r4, #5
    d006:	4a0d      	ldr	r2, [pc, #52]	; (d03c <usb_d_ep_enable+0x44>)
    d008:	5cd3      	ldrb	r3, [r2, r3]
    d00a:	2b00      	cmp	r3, #0
    d00c:	bf0c      	ite	eq
    d00e:	2202      	moveq	r2, #2
    d010:	2201      	movne	r2, #1
    d012:	4b0a      	ldr	r3, [pc, #40]	; (d03c <usb_d_ep_enable+0x44>)
    d014:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    d018:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    d01a:	4628      	mov	r0, r5
    d01c:	4b08      	ldr	r3, [pc, #32]	; (d040 <usb_d_ep_enable+0x48>)
    d01e:	4798      	blx	r3
	if (rc < 0) {
    d020:	2800      	cmp	r0, #0
    d022:	db00      	blt.n	d026 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    d024:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    d026:	4b05      	ldr	r3, [pc, #20]	; (d03c <usb_d_ep_enable+0x44>)
    d028:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    d02c:	2300      	movs	r3, #0
    d02e:	70a3      	strb	r3, [r4, #2]
    d030:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    d032:	f06f 0011 	mvn.w	r0, #17
    d036:	e7f5      	b.n	d024 <usb_d_ep_enable+0x2c>
    d038:	0000cc6d 	.word	0x0000cc6d
    d03c:	200007d8 	.word	0x200007d8
    d040:	000102ed 	.word	0x000102ed

0000d044 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    d044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d048:	b086      	sub	sp, #24
    d04a:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    d04c:	7a07      	ldrb	r7, [r0, #8]
    d04e:	4638      	mov	r0, r7
    d050:	4b3f      	ldr	r3, [pc, #252]	; (d150 <usb_d_ep_transfer+0x10c>)
    d052:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    d054:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    d056:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    d05a:	1e06      	subs	r6, r0, #0
    d05c:	db72      	blt.n	d144 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    d05e:	a804      	add	r0, sp, #16
    d060:	4b3c      	ldr	r3, [pc, #240]	; (d154 <usb_d_ep_transfer+0x110>)
    d062:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    d064:	4b3c      	ldr	r3, [pc, #240]	; (d158 <usb_d_ep_transfer+0x114>)
    d066:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    d06a:	789b      	ldrb	r3, [r3, #2]
    d06c:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    d070:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d074:	b2db      	uxtb	r3, r3
    d076:	2b01      	cmp	r3, #1
    d078:	d011      	beq.n	d09e <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    d07a:	a804      	add	r0, sp, #16
    d07c:	4b37      	ldr	r3, [pc, #220]	; (d15c <usb_d_ep_transfer+0x118>)
    d07e:	4798      	blx	r3
		switch (state) {
    d080:	f89d 3017 	ldrb.w	r3, [sp, #23]
    d084:	b2db      	uxtb	r3, r3
    d086:	2b05      	cmp	r3, #5
    d088:	d05f      	beq.n	d14a <usb_d_ep_transfer+0x106>
    d08a:	2b06      	cmp	r3, #6
    d08c:	d023      	beq.n	d0d6 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    d08e:	2b00      	cmp	r3, #0
    d090:	bf0c      	ite	eq
    d092:	f06f 0012 	mvneq.w	r0, #18
    d096:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    d098:	b006      	add	sp, #24
    d09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    d09e:	f8df a0b8 	ldr.w	sl, [pc, #184]	; d158 <usb_d_ep_transfer+0x114>
    d0a2:	ea4f 1946 	mov.w	r9, r6, lsl #5
    d0a6:	eb0a 0309 	add.w	r3, sl, r9
    d0aa:	2203      	movs	r2, #3
    d0ac:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    d0ae:	a804      	add	r0, sp, #16
    d0b0:	4b2a      	ldr	r3, [pc, #168]	; (d15c <usb_d_ep_transfer+0x118>)
    d0b2:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    d0b4:	f81a 3009 	ldrb.w	r3, [sl, r9]
    d0b8:	b183      	cbz	r3, d0dc <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    d0ba:	7a22      	ldrb	r2, [r4, #8]
    d0bc:	3500      	adds	r5, #0
    d0be:	bf18      	it	ne
    d0c0:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    d0c2:	6823      	ldr	r3, [r4, #0]
    d0c4:	9301      	str	r3, [sp, #4]
    d0c6:	f8cd 8008 	str.w	r8, [sp, #8]
    d0ca:	f017 0f80 	tst.w	r7, #128	; 0x80
    d0ce:	d119      	bne.n	d104 <usb_d_ep_transfer+0xc0>
    d0d0:	f002 030f 	and.w	r3, r2, #15
    d0d4:	e018      	b.n	d108 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    d0d6:	f06f 000f 	mvn.w	r0, #15
    d0da:	e7dd      	b.n	d098 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    d0dc:	4b1e      	ldr	r3, [pc, #120]	; (d158 <usb_d_ep_transfer+0x114>)
    d0de:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    d0e2:	7cda      	ldrb	r2, [r3, #19]
    d0e4:	7c9d      	ldrb	r5, [r3, #18]
    d0e6:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    d0ea:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    d0ec:	b9a5      	cbnz	r5, d118 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    d0ee:	4b1a      	ldr	r3, [pc, #104]	; (d158 <usb_d_ep_transfer+0x114>)
    d0f0:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    d0f4:	2304      	movs	r3, #4
    d0f6:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    d0f8:	2300      	movs	r3, #0
			zlp                 = true;
    d0fa:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    d0fc:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    d0fe:	6821      	ldr	r1, [r4, #0]
    d100:	9101      	str	r1, [sp, #4]
    d102:	9302      	str	r3, [sp, #8]
    d104:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    d108:	f88d 300c 	strb.w	r3, [sp, #12]
    d10c:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    d110:	a801      	add	r0, sp, #4
    d112:	4b13      	ldr	r3, [pc, #76]	; (d160 <usb_d_ep_transfer+0x11c>)
    d114:	4798      	blx	r3
	return rc;
    d116:	e7bf      	b.n	d098 <usb_d_ep_transfer+0x54>
    d118:	4643      	mov	r3, r8
    d11a:	45a8      	cmp	r8, r5
    d11c:	bf28      	it	cs
    d11e:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    d120:	4a0d      	ldr	r2, [pc, #52]	; (d158 <usb_d_ep_transfer+0x114>)
    d122:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    d126:	f996 200c 	ldrsb.w	r2, [r6, #12]
    d12a:	2a00      	cmp	r2, #0
    d12c:	db05      	blt.n	d13a <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    d12e:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    d130:	6821      	ldr	r1, [r4, #0]
    d132:	9101      	str	r1, [sp, #4]
    d134:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    d136:	2500      	movs	r5, #0
    d138:	e7ca      	b.n	d0d0 <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    d13a:	429d      	cmp	r5, r3
    d13c:	bf94      	ite	ls
    d13e:	2500      	movls	r5, #0
    d140:	2501      	movhi	r5, #1
    d142:	e7db      	b.n	d0fc <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    d144:	f06f 0011 	mvn.w	r0, #17
    d148:	e7a6      	b.n	d098 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    d14a:	2002      	movs	r0, #2
    d14c:	e7a4      	b.n	d098 <usb_d_ep_transfer+0x54>
    d14e:	bf00      	nop
    d150:	0000cc6d 	.word	0x0000cc6d
    d154:	0000c1fd 	.word	0x0000c1fd
    d158:	200007d8 	.word	0x200007d8
    d15c:	0000c20b 	.word	0x0000c20b
    d160:	0001074d 	.word	0x0001074d

0000d164 <usb_d_ep_get_status>:
	ept->xfer.hdr.state  = USB_EP_S_IDLE;
	ept->xfer.hdr.status = USB_XFER_ABORT;
}

int32_t usb_d_ep_get_status(const uint8_t ep, struct usb_d_ep_status *stat)
{
    d164:	b5f0      	push	{r4, r5, r6, r7, lr}
    d166:	b085      	sub	sp, #20
    d168:	4607      	mov	r7, r0
    d16a:	460c      	mov	r4, r1
	int8_t                    ep_index = _usb_d_find_ep(ep);
    d16c:	4b18      	ldr	r3, [pc, #96]	; (d1d0 <usb_d_ep_get_status+0x6c>)
    d16e:	4798      	blx	r3
	struct usb_d_ep *         ept      = &usb_d_inst.ep[ep_index];
	struct usb_d_trans_status tmp;
	uint8_t                   state = ept->xfer.hdr.state;
    d170:	4b18      	ldr	r3, [pc, #96]	; (d1d4 <usb_d_ep_get_status+0x70>)
    d172:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    d176:	789e      	ldrb	r6, [r3, #2]
	if (ep_index < 0) {
    d178:	2800      	cmp	r0, #0
    d17a:	db22      	blt.n	d1c2 <usb_d_ep_get_status+0x5e>
    d17c:	4605      	mov	r5, r0
		return -USB_ERR_PARAM;
	}
	if (stat) {
    d17e:	b174      	cbz	r4, d19e <usb_d_ep_get_status+0x3a>
		/* Check transaction status if transferring data. */
		_usb_d_dev_ep_get_status(ep, &tmp);
    d180:	a901      	add	r1, sp, #4
    d182:	4638      	mov	r0, r7
    d184:	4b14      	ldr	r3, [pc, #80]	; (d1d8 <usb_d_ep_get_status+0x74>)
    d186:	4798      	blx	r3
		stat->ep    = ep;
    d188:	7027      	strb	r7, [r4, #0]
		stat->state = state;
    d18a:	70e6      	strb	r6, [r4, #3]
		stat->code  = ept->xfer.hdr.status;
    d18c:	4b11      	ldr	r3, [pc, #68]	; (d1d4 <usb_d_ep_get_status+0x70>)
    d18e:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    d192:	78eb      	ldrb	r3, [r5, #3]
    d194:	7063      	strb	r3, [r4, #1]
		stat->count = tmp.count;
    d196:	9b02      	ldr	r3, [sp, #8]
    d198:	6063      	str	r3, [r4, #4]
		stat->size  = tmp.size;
    d19a:	9b01      	ldr	r3, [sp, #4]
    d19c:	60a3      	str	r3, [r4, #8]
	}
	switch (state) {
    d19e:	2e06      	cmp	r6, #6
    d1a0:	d80d      	bhi.n	d1be <usb_d_ep_get_status+0x5a>
    d1a2:	e8df f006 	tbb	[pc, r6]
    d1a6:	1109      	.short	0x1109
    d1a8:	040c0c0c 	.word	0x040c0c0c
    d1ac:	06          	.byte	0x06
    d1ad:	00          	.byte	0x00
	case USB_EP_S_IDLE:
		return USB_OK;
	case USB_EP_S_HALTED:
		return USB_HALTED;
    d1ae:	2002      	movs	r0, #2
    d1b0:	e00b      	b.n	d1ca <usb_d_ep_get_status+0x66>
	case USB_EP_S_ERROR:
		return -USB_ERROR;
    d1b2:	f06f 000f 	mvn.w	r0, #15
    d1b6:	e008      	b.n	d1ca <usb_d_ep_get_status+0x66>
	case USB_EP_S_DISABLED:
		return -USB_ERR_FUNC;
    d1b8:	f06f 0012 	mvn.w	r0, #18
    d1bc:	e005      	b.n	d1ca <usb_d_ep_get_status+0x66>
	default:
		/* Busy */
		return USB_BUSY;
    d1be:	2001      	movs	r0, #1
    d1c0:	e003      	b.n	d1ca <usb_d_ep_get_status+0x66>
		return -USB_ERR_PARAM;
    d1c2:	f06f 0011 	mvn.w	r0, #17
    d1c6:	e000      	b.n	d1ca <usb_d_ep_get_status+0x66>
		return USB_OK;
    d1c8:	2000      	movs	r0, #0
	}
}
    d1ca:	b005      	add	sp, #20
    d1cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d1ce:	bf00      	nop
    d1d0:	0000cc6d 	.word	0x0000cc6d
    d1d4:	200007d8 	.word	0x200007d8
    d1d8:	0001092d 	.word	0x0001092d

0000d1dc <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    d1dc:	b538      	push	{r3, r4, r5, lr}
    d1de:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    d1e0:	b141      	cbz	r1, d1f4 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    d1e2:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    d1e4:	bf0c      	ite	eq
    d1e6:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    d1e8:	2102      	movne	r1, #2
    d1ea:	4b13      	ldr	r3, [pc, #76]	; (d238 <usb_d_ep_halt+0x5c>)
    d1ec:	4798      	blx	r3
    d1ee:	4603      	mov	r3, r0
	}
}
    d1f0:	4618      	mov	r0, r3
    d1f2:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    d1f4:	4b11      	ldr	r3, [pc, #68]	; (d23c <usb_d_ep_halt+0x60>)
    d1f6:	4798      	blx	r3
	if (ep_index < 0) {
    d1f8:	1e05      	subs	r5, r0, #0
    d1fa:	db19      	blt.n	d230 <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    d1fc:	2102      	movs	r1, #2
    d1fe:	4620      	mov	r0, r4
    d200:	4b0d      	ldr	r3, [pc, #52]	; (d238 <usb_d_ep_halt+0x5c>)
    d202:	4798      	blx	r3
    d204:	4603      	mov	r3, r0
    d206:	2800      	cmp	r0, #0
    d208:	d0f2      	beq.n	d1f0 <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    d20a:	2100      	movs	r1, #0
    d20c:	4620      	mov	r0, r4
    d20e:	4b0a      	ldr	r3, [pc, #40]	; (d238 <usb_d_ep_halt+0x5c>)
    d210:	4798      	blx	r3
		if (rc < 0) {
    d212:	1e03      	subs	r3, r0, #0
    d214:	dbec      	blt.n	d1f0 <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    d216:	4b0a      	ldr	r3, [pc, #40]	; (d240 <usb_d_ep_halt+0x64>)
    d218:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    d21c:	2201      	movs	r2, #1
    d21e:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    d220:	2103      	movs	r1, #3
    d222:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    d224:	69db      	ldr	r3, [r3, #28]
    d226:	2200      	movs	r2, #0
    d228:	4620      	mov	r0, r4
    d22a:	4798      	blx	r3
	return ERR_NONE;
    d22c:	2300      	movs	r3, #0
    d22e:	e7df      	b.n	d1f0 <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    d230:	f06f 0311 	mvn.w	r3, #17
    d234:	e7dc      	b.n	d1f0 <usb_d_ep_halt+0x14>
    d236:	bf00      	nop
    d238:	000105a5 	.word	0x000105a5
    d23c:	0000cc6d 	.word	0x0000cc6d
    d240:	200007d8 	.word	0x200007d8

0000d244 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    d244:	b538      	push	{r3, r4, r5, lr}
    d246:	460d      	mov	r5, r1
    d248:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    d24a:	4b0e      	ldr	r3, [pc, #56]	; (d284 <usb_d_ep_register_callback+0x40>)
    d24c:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    d24e:	4b0e      	ldr	r3, [pc, #56]	; (d288 <usb_d_ep_register_callback+0x44>)
    d250:	2c00      	cmp	r4, #0
    d252:	bf08      	it	eq
    d254:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    d256:	2800      	cmp	r0, #0
    d258:	db13      	blt.n	d282 <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    d25a:	2d01      	cmp	r5, #1
    d25c:	d008      	beq.n	d270 <usb_d_ep_register_callback+0x2c>
    d25e:	b115      	cbz	r5, d266 <usb_d_ep_register_callback+0x22>
    d260:	2d02      	cmp	r5, #2
    d262:	d00a      	beq.n	d27a <usb_d_ep_register_callback+0x36>
    d264:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    d266:	4b09      	ldr	r3, [pc, #36]	; (d28c <usb_d_ep_register_callback+0x48>)
    d268:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    d26c:	6144      	str	r4, [r0, #20]
		break;
    d26e:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    d270:	4b06      	ldr	r3, [pc, #24]	; (d28c <usb_d_ep_register_callback+0x48>)
    d272:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    d276:	6184      	str	r4, [r0, #24]
		break;
    d278:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    d27a:	4b04      	ldr	r3, [pc, #16]	; (d28c <usb_d_ep_register_callback+0x48>)
    d27c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    d280:	61c4      	str	r4, [r0, #28]
    d282:	bd38      	pop	{r3, r4, r5, pc}
    d284:	0000cc6d 	.word	0x0000cc6d
    d288:	0000ccb1 	.word	0x0000ccb1
    d28c:	200007d8 	.word	0x200007d8

0000d290 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    d290:	6803      	ldr	r3, [r0, #0]
    d292:	b14b      	cbz	r3, d2a8 <is_list_element+0x18>
		if (it == element) {
    d294:	428b      	cmp	r3, r1
    d296:	d009      	beq.n	d2ac <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    d298:	681b      	ldr	r3, [r3, #0]
    d29a:	b11b      	cbz	r3, d2a4 <is_list_element+0x14>
		if (it == element) {
    d29c:	4299      	cmp	r1, r3
    d29e:	d1fb      	bne.n	d298 <is_list_element+0x8>
			return true;
    d2a0:	2001      	movs	r0, #1
		}
	}

	return false;
}
    d2a2:	4770      	bx	lr
	return false;
    d2a4:	2000      	movs	r0, #0
    d2a6:	4770      	bx	lr
    d2a8:	2000      	movs	r0, #0
    d2aa:	4770      	bx	lr
			return true;
    d2ac:	2001      	movs	r0, #1
    d2ae:	4770      	bx	lr

0000d2b0 <list_insert_as_head>:
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
	ASSERT(!is_list_element(list, element));

	((struct list_element *)element)->next = list->head;
    d2b0:	6803      	ldr	r3, [r0, #0]
    d2b2:	600b      	str	r3, [r1, #0]
	list->head                             = (struct list_element *)element;
    d2b4:	6001      	str	r1, [r0, #0]
    d2b6:	4770      	bx	lr

0000d2b8 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    d2b8:	6803      	ldr	r3, [r0, #0]
    d2ba:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    d2bc:	6001      	str	r1, [r0, #0]
    d2be:	4770      	bx	lr

0000d2c0 <list_insert_at_end>:
/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
	struct list_element *it = list->head;
    d2c0:	6802      	ldr	r2, [r0, #0]

	ASSERT(!is_list_element(list, element));

	if (!list->head) {
    d2c2:	b922      	cbnz	r2, d2ce <list_insert_at_end+0xe>
		list->head                             = (struct list_element *)element;
    d2c4:	6001      	str	r1, [r0, #0]
		((struct list_element *)element)->next = NULL;
    d2c6:	2300      	movs	r3, #0
    d2c8:	600b      	str	r3, [r1, #0]
		return;
    d2ca:	4770      	bx	lr
	}

	while (it->next) {
		it = it->next;
    d2cc:	461a      	mov	r2, r3
	while (it->next) {
    d2ce:	6813      	ldr	r3, [r2, #0]
    d2d0:	2b00      	cmp	r3, #0
    d2d2:	d1fb      	bne.n	d2cc <list_insert_at_end+0xc>
	}
	it->next                               = (struct list_element *)element;
    d2d4:	6011      	str	r1, [r2, #0]
	((struct list_element *)element)->next = NULL;
    d2d6:	600b      	str	r3, [r1, #0]
    d2d8:	4770      	bx	lr

0000d2da <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    d2da:	6803      	ldr	r3, [r0, #0]
    d2dc:	b10b      	cbz	r3, d2e2 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    d2de:	681a      	ldr	r2, [r3, #0]
    d2e0:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    d2e2:	4618      	mov	r0, r3
    d2e4:	4770      	bx	lr

0000d2e6 <ringbuffer_init>:
	ASSERT(rb && buf && size);

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    d2e6:	1e53      	subs	r3, r2, #1
    d2e8:	421a      	tst	r2, r3
    d2ea:	d106      	bne.n	d2fa <ringbuffer_init+0x14>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    d2ec:	6043      	str	r3, [r0, #4]
	rb->read_index  = 0;
    d2ee:	2300      	movs	r3, #0
    d2f0:	6083      	str	r3, [r0, #8]
	rb->write_index = rb->read_index;
    d2f2:	60c3      	str	r3, [r0, #12]
	rb->buf         = (uint8_t *)buf;
    d2f4:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
    d2f6:	4618      	mov	r0, r3
    d2f8:	4770      	bx	lr
		return ERR_INVALID_ARG;
    d2fa:	f06f 000c 	mvn.w	r0, #12
}
    d2fe:	4770      	bx	lr

0000d300 <ringbuffer_get>:
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
	ASSERT(rb && data);

	if (rb->write_index != rb->read_index) {
    d300:	6883      	ldr	r3, [r0, #8]
    d302:	68c2      	ldr	r2, [r0, #12]
    d304:	429a      	cmp	r2, r3
    d306:	d009      	beq.n	d31c <ringbuffer_get+0x1c>
		*data = rb->buf[rb->read_index & rb->size];
    d308:	6842      	ldr	r2, [r0, #4]
    d30a:	4013      	ands	r3, r2
    d30c:	6802      	ldr	r2, [r0, #0]
    d30e:	5cd3      	ldrb	r3, [r2, r3]
    d310:	700b      	strb	r3, [r1, #0]
		rb->read_index++;
    d312:	6883      	ldr	r3, [r0, #8]
    d314:	3301      	adds	r3, #1
    d316:	6083      	str	r3, [r0, #8]
		return ERR_NONE;
    d318:	2000      	movs	r0, #0
    d31a:	4770      	bx	lr
	}

	return ERR_NOT_FOUND;
    d31c:	f06f 0009 	mvn.w	r0, #9
}
    d320:	4770      	bx	lr

0000d322 <ringbuffer_put>:
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
	ASSERT(rb);

	rb->buf[rb->write_index & rb->size] = data;
    d322:	68c3      	ldr	r3, [r0, #12]
    d324:	6842      	ldr	r2, [r0, #4]
    d326:	4013      	ands	r3, r2
    d328:	6802      	ldr	r2, [r0, #0]
    d32a:	54d1      	strb	r1, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    d32c:	68c3      	ldr	r3, [r0, #12]
    d32e:	6841      	ldr	r1, [r0, #4]
    d330:	6882      	ldr	r2, [r0, #8]
    d332:	1a9a      	subs	r2, r3, r2
    d334:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    d336:	bf84      	itt	hi
    d338:	1a59      	subhi	r1, r3, r1
    d33a:	6081      	strhi	r1, [r0, #8]
	}

	rb->write_index++;
    d33c:	3301      	adds	r3, #1
    d33e:	60c3      	str	r3, [r0, #12]

	return ERR_NONE;
}
    d340:	2000      	movs	r0, #0
    d342:	4770      	bx	lr

0000d344 <ringbuffer_num>:
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
	ASSERT(rb);

	return rb->write_index - rb->read_index;
    d344:	68c2      	ldr	r2, [r0, #12]
    d346:	6880      	ldr	r0, [r0, #8]
}
    d348:	1a10      	subs	r0, r2, r0
    d34a:	4770      	bx	lr

0000d34c <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    d34c:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    d34e:	4a06      	ldr	r2, [pc, #24]	; (d368 <_sbrk+0x1c>)
    d350:	6812      	ldr	r2, [r2, #0]
    d352:	b122      	cbz	r2, d35e <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    d354:	4a04      	ldr	r2, [pc, #16]	; (d368 <_sbrk+0x1c>)
    d356:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    d358:	4403      	add	r3, r0
    d35a:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    d35c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    d35e:	4903      	ldr	r1, [pc, #12]	; (d36c <_sbrk+0x20>)
    d360:	4a01      	ldr	r2, [pc, #4]	; (d368 <_sbrk+0x1c>)
    d362:	6011      	str	r1, [r2, #0]
    d364:	e7f6      	b.n	d354 <_sbrk+0x8>
    d366:	bf00      	nop
    d368:	20000978 	.word	0x20000978
    d36c:	20024340 	.word	0x20024340

0000d370 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    d370:	f04f 30ff 	mov.w	r0, #4294967295
    d374:	4770      	bx	lr

0000d376 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    d376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    d37a:	604b      	str	r3, [r1, #4]

	return 0;
}
    d37c:	2000      	movs	r0, #0
    d37e:	4770      	bx	lr

0000d380 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    d380:	2001      	movs	r0, #1
    d382:	4770      	bx	lr

0000d384 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    d384:	2000      	movs	r0, #0
    d386:	4770      	bx	lr

0000d388 <_adc_get_regs>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    d388:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    d38c:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
{
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
	uint8_t i;

	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
		if (_adcs[i].number == n) {
    d390:	f3c0 2087 	ubfx	r0, r0, #10, #8
		}
	}

	ASSERT(false);
	return 0;
}
    d394:	2801      	cmp	r0, #1
    d396:	bf14      	ite	ne
    d398:	2000      	movne	r0, #0
    d39a:	2001      	moveq	r0, #1
    d39c:	4770      	bx	lr
	...

0000d3a0 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    d3a0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    d3a2:	f013 0f01 	tst.w	r3, #1
    d3a6:	d11b      	bne.n	d3e0 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d3a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d3aa:	f013 0f03 	tst.w	r3, #3
    d3ae:	d1fb      	bne.n	d3a8 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    d3b0:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    d3b2:	f013 0f02 	tst.w	r3, #2
    d3b6:	d00d      	beq.n	d3d4 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    d3b8:	8803      	ldrh	r3, [r0, #0]
    d3ba:	f023 0302 	bic.w	r3, r3, #2
    d3be:	041b      	lsls	r3, r3, #16
    d3c0:	0c1b      	lsrs	r3, r3, #16
    d3c2:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d3c4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d3c6:	f013 0f03 	tst.w	r3, #3
    d3ca:	d1fb      	bne.n	d3c4 <_adc_init+0x24>
    d3cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d3ce:	f013 0f02 	tst.w	r3, #2
    d3d2:	d1fb      	bne.n	d3cc <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    d3d4:	2301      	movs	r3, #1
    d3d6:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d3d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d3da:	f013 0f03 	tst.w	r3, #3
    d3de:	d1fb      	bne.n	d3d8 <_adc_init+0x38>
    d3e0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d3e2:	f013 0f01 	tst.w	r3, #1
    d3e6:	d1fb      	bne.n	d3e0 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    d3e8:	2316      	movs	r3, #22
    d3ea:	4a37      	ldr	r2, [pc, #220]	; (d4c8 <_adc_init+0x128>)
    d3ec:	fb03 2301 	mla	r3, r3, r1, r2
    d3f0:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    d3f2:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d3f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d3f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d3fa:	2b00      	cmp	r3, #0
    d3fc:	d1fa      	bne.n	d3f4 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    d3fe:	2316      	movs	r3, #22
    d400:	4a31      	ldr	r2, [pc, #196]	; (d4c8 <_adc_init+0x128>)
    d402:	fb03 2301 	mla	r3, r3, r1, r2
    d406:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    d408:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d40a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d40c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d410:	2b00      	cmp	r3, #0
    d412:	d1fa      	bne.n	d40a <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    d414:	2316      	movs	r3, #22
    d416:	4a2c      	ldr	r2, [pc, #176]	; (d4c8 <_adc_init+0x128>)
    d418:	fb03 2301 	mla	r3, r3, r1, r2
    d41c:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    d41e:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    d420:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    d422:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d424:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d426:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d42a:	2b00      	cmp	r3, #0
    d42c:	d1fa      	bne.n	d424 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    d42e:	2316      	movs	r3, #22
    d430:	4a25      	ldr	r2, [pc, #148]	; (d4c8 <_adc_init+0x128>)
    d432:	fb03 2301 	mla	r3, r3, r1, r2
    d436:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    d438:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d43a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d43c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d440:	2b00      	cmp	r3, #0
    d442:	d1fa      	bne.n	d43a <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    d444:	2316      	movs	r3, #22
    d446:	4a20      	ldr	r2, [pc, #128]	; (d4c8 <_adc_init+0x128>)
    d448:	fb03 2301 	mla	r3, r3, r1, r2
    d44c:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    d44e:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d450:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d452:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d456:	2b00      	cmp	r3, #0
    d458:	d1fa      	bne.n	d450 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    d45a:	2316      	movs	r3, #22
    d45c:	4a1a      	ldr	r2, [pc, #104]	; (d4c8 <_adc_init+0x128>)
    d45e:	fb03 2301 	mla	r3, r3, r1, r2
    d462:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    d464:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d466:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d468:	f013 0f80 	tst.w	r3, #128	; 0x80
    d46c:	d1fb      	bne.n	d466 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    d46e:	2316      	movs	r3, #22
    d470:	4a15      	ldr	r2, [pc, #84]	; (d4c8 <_adc_init+0x128>)
    d472:	fb03 2301 	mla	r3, r3, r1, r2
    d476:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    d478:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d47a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d47c:	f413 7f80 	tst.w	r3, #256	; 0x100
    d480:	d1fb      	bne.n	d47a <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    d482:	2316      	movs	r3, #22
    d484:	4a10      	ldr	r2, [pc, #64]	; (d4c8 <_adc_init+0x128>)
    d486:	fb03 2301 	mla	r3, r3, r1, r2
    d48a:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    d48c:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d48e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d490:	f413 7f00 	tst.w	r3, #512	; 0x200
    d494:	d1fb      	bne.n	d48e <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    d496:	2316      	movs	r3, #22
    d498:	4a0b      	ldr	r2, [pc, #44]	; (d4c8 <_adc_init+0x128>)
    d49a:	fb03 2301 	mla	r3, r3, r1, r2
    d49e:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    d4a0:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d4a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d4a4:	f413 6f80 	tst.w	r3, #1024	; 0x400
    d4a8:	d1fb      	bne.n	d4a2 <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    d4aa:	2216      	movs	r2, #22
    d4ac:	4b06      	ldr	r3, [pc, #24]	; (d4c8 <_adc_init+0x128>)
    d4ae:	fb02 3101 	mla	r1, r2, r1, r3
    d4b2:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    d4b4:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    d4b6:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    d4b8:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d4ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
    d4bc:	f013 0f03 	tst.w	r3, #3
    d4c0:	d1fb      	bne.n	d4ba <_adc_init+0x11a>

	return ERR_NONE;
}
    d4c2:	2000      	movs	r0, #0
    d4c4:	4770      	bx	lr
    d4c6:	bf00      	nop
    d4c8:	00014ac0 	.word	0x00014ac0

0000d4cc <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    d4cc:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    d4ce:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    d4d0:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    d4d4:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    d4d8:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    d4da:	f013 0f01 	tst.w	r3, #1
    d4de:	d106      	bne.n	d4ee <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    d4e0:	f013 0f02 	tst.w	r3, #2
    d4e4:	d10d      	bne.n	d502 <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    d4e6:	f013 0f04 	tst.w	r3, #4
    d4ea:	d111      	bne.n	d510 <_adc_interrupt_handler+0x44>
    d4ec:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    d4ee:	2301      	movs	r3, #1
    d4f0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    d4f4:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    d4f8:	6883      	ldr	r3, [r0, #8]
    d4fa:	b292      	uxth	r2, r2
    d4fc:	2100      	movs	r1, #0
    d4fe:	4798      	blx	r3
    d500:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    d502:	2302      	movs	r3, #2
    d504:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    d508:	6843      	ldr	r3, [r0, #4]
    d50a:	2100      	movs	r1, #0
    d50c:	4798      	blx	r3
    d50e:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    d510:	2304      	movs	r3, #4
    d512:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    d516:	6803      	ldr	r3, [r0, #0]
    d518:	2100      	movs	r1, #0
    d51a:	4798      	blx	r3
	}
}
    d51c:	e7e6      	b.n	d4ec <_adc_interrupt_handler+0x20>

0000d51e <_adc_get_irq_num>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    d51e:	6940      	ldr	r0, [r0, #20]
    d520:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    d524:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    d528:	0a80      	lsrs	r0, r0, #10
	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    d52a:	0040      	lsls	r0, r0, #1
    d52c:	3076      	adds	r0, #118	; 0x76
}
    d52e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    d532:	4770      	bx	lr

0000d534 <_adc_async_init>:
{
    d534:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d538:	4605      	mov	r5, r0
    d53a:	460c      	mov	r4, r1
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    d53c:	4608      	mov	r0, r1
    d53e:	4b37      	ldr	r3, [pc, #220]	; (d61c <_adc_async_init+0xe8>)
    d540:	4798      	blx	r3
    d542:	4601      	mov	r1, r0
    d544:	4620      	mov	r0, r4
    d546:	4b36      	ldr	r3, [pc, #216]	; (d620 <_adc_async_init+0xec>)
    d548:	4798      	blx	r3
	if (init_status) {
    d54a:	4606      	mov	r6, r0
    d54c:	b110      	cbz	r0, d554 <_adc_async_init+0x20>
}
    d54e:	4630      	mov	r0, r6
    d550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    d554:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    d556:	4b33      	ldr	r3, [pc, #204]	; (d624 <_adc_async_init+0xf0>)
    d558:	429c      	cmp	r4, r3
    d55a:	d05c      	beq.n	d616 <_adc_async_init+0xe2>
	if (hw == ADC1) {
    d55c:	4b32      	ldr	r3, [pc, #200]	; (d628 <_adc_async_init+0xf4>)
    d55e:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    d560:	bf04      	itt	eq
    d562:	4b32      	ldreq	r3, [pc, #200]	; (d62c <_adc_async_init+0xf8>)
    d564:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    d566:	4628      	mov	r0, r5
    d568:	4f31      	ldr	r7, [pc, #196]	; (d630 <_adc_async_init+0xfc>)
    d56a:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d56c:	0943      	lsrs	r3, r0, #5
    d56e:	f000 001f 	and.w	r0, r0, #31
    d572:	2401      	movs	r4, #1
    d574:	fa04 f000 	lsl.w	r0, r4, r0
    d578:	f8df 80b8 	ldr.w	r8, [pc, #184]	; d634 <_adc_async_init+0x100>
    d57c:	3320      	adds	r3, #32
    d57e:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    d582:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d586:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    d58a:	4628      	mov	r0, r5
    d58c:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d58e:	0943      	lsrs	r3, r0, #5
    d590:	f000 001f 	and.w	r0, r0, #31
    d594:	fa04 f000 	lsl.w	r0, r4, r0
    d598:	3360      	adds	r3, #96	; 0x60
    d59a:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    d59e:	4628      	mov	r0, r5
    d5a0:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5a2:	0943      	lsrs	r3, r0, #5
    d5a4:	f000 001f 	and.w	r0, r0, #31
    d5a8:	4084      	lsls	r4, r0
    d5aa:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    d5ae:	4628      	mov	r0, r5
    d5b0:	47b8      	blx	r7
    d5b2:	3001      	adds	r0, #1
    d5b4:	b280      	uxth	r0, r0
    d5b6:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    d5b8:	2b00      	cmp	r3, #0
    d5ba:	dbc8      	blt.n	d54e <_adc_async_init+0x1a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5bc:	095b      	lsrs	r3, r3, #5
    d5be:	f000 001f 	and.w	r0, r0, #31
    d5c2:	2201      	movs	r2, #1
    d5c4:	fa02 f000 	lsl.w	r0, r2, r0
    d5c8:	3320      	adds	r3, #32
    d5ca:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    d5ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d5d2:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    d5d6:	4628      	mov	r0, r5
    d5d8:	47b8      	blx	r7
    d5da:	3001      	adds	r0, #1
    d5dc:	b280      	uxth	r0, r0
    d5de:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    d5e0:	2b00      	cmp	r3, #0
    d5e2:	dbb4      	blt.n	d54e <_adc_async_init+0x1a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d5e4:	095b      	lsrs	r3, r3, #5
    d5e6:	f000 001f 	and.w	r0, r0, #31
    d5ea:	2201      	movs	r2, #1
    d5ec:	fa02 f000 	lsl.w	r0, r2, r0
    d5f0:	3360      	adds	r3, #96	; 0x60
    d5f2:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    d5f6:	4628      	mov	r0, r5
    d5f8:	47b8      	blx	r7
    d5fa:	3001      	adds	r0, #1
    d5fc:	b280      	uxth	r0, r0
    d5fe:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    d600:	2b00      	cmp	r3, #0
    d602:	dba4      	blt.n	d54e <_adc_async_init+0x1a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d604:	095b      	lsrs	r3, r3, #5
    d606:	f000 001f 	and.w	r0, r0, #31
    d60a:	2201      	movs	r2, #1
    d60c:	fa02 f000 	lsl.w	r0, r2, r0
    d610:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    d614:	e79b      	b.n	d54e <_adc_async_init+0x1a>
		_adc0_dev = dev;
    d616:	4b05      	ldr	r3, [pc, #20]	; (d62c <_adc_async_init+0xf8>)
    d618:	601d      	str	r5, [r3, #0]
    d61a:	e7a4      	b.n	d566 <_adc_async_init+0x32>
    d61c:	0000d389 	.word	0x0000d389
    d620:	0000d3a1 	.word	0x0000d3a1
    d624:	43001c00 	.word	0x43001c00
    d628:	43002000 	.word	0x43002000
    d62c:	2000097c 	.word	0x2000097c
    d630:	0000d51f 	.word	0x0000d51f
    d634:	e000e100 	.word	0xe000e100

0000d638 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    d638:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    d63a:	8813      	ldrh	r3, [r2, #0]
    d63c:	b29b      	uxth	r3, r3
    d63e:	f043 0302 	orr.w	r3, r3, #2
    d642:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d644:	6b13      	ldr	r3, [r2, #48]	; 0x30
    d646:	f013 0f03 	tst.w	r3, #3
    d64a:	d1fb      	bne.n	d644 <_adc_async_enable_channel+0xc>
}
    d64c:	4770      	bx	lr

0000d64e <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    d64e:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    d650:	88db      	ldrh	r3, [r3, #6]
    d652:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    d656:	2b03      	cmp	r3, #3
}
    d658:	bf0c      	ite	eq
    d65a:	2001      	moveq	r0, #1
    d65c:	2002      	movne	r0, #2
    d65e:	4770      	bx	lr

0000d660 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    d660:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    d662:	7d13      	ldrb	r3, [r2, #20]
    d664:	f043 0302 	orr.w	r3, r3, #2
    d668:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    d66a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    d66c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    d670:	2b00      	cmp	r3, #0
    d672:	d1fa      	bne.n	d66a <_adc_async_convert+0xa>
}
    d674:	4770      	bx	lr

0000d676 <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    d676:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    d678:	2a01      	cmp	r2, #1
    d67a:	d007      	beq.n	d68c <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    d67c:	2a02      	cmp	r2, #2
    d67e:	d00e      	beq.n	d69e <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    d680:	b91a      	cbnz	r2, d68a <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    d682:	b1ab      	cbz	r3, d6b0 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    d684:	2301      	movs	r3, #1
    d686:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    d68a:	4770      	bx	lr
	if (value == 0x0) {
    d68c:	b91b      	cbnz	r3, d696 <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    d68e:	2304      	movs	r3, #4
    d690:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    d694:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    d696:	2304      	movs	r3, #4
    d698:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    d69c:	4770      	bx	lr
	if (value == 0x0) {
    d69e:	b91b      	cbnz	r3, d6a8 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    d6a0:	2302      	movs	r3, #2
    d6a2:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    d6a6:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    d6a8:	2302      	movs	r3, #2
    d6aa:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    d6ae:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    d6b0:	2301      	movs	r3, #1
    d6b2:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    d6b6:	4770      	bx	lr

0000d6b8 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    d6b8:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    d6ba:	4b02      	ldr	r3, [pc, #8]	; (d6c4 <ADC0_0_Handler+0xc>)
    d6bc:	6818      	ldr	r0, [r3, #0]
    d6be:	4b02      	ldr	r3, [pc, #8]	; (d6c8 <ADC0_0_Handler+0x10>)
    d6c0:	4798      	blx	r3
    d6c2:	bd08      	pop	{r3, pc}
    d6c4:	2000097c 	.word	0x2000097c
    d6c8:	0000d4cd 	.word	0x0000d4cd

0000d6cc <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    d6cc:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    d6ce:	4b02      	ldr	r3, [pc, #8]	; (d6d8 <ADC0_1_Handler+0xc>)
    d6d0:	6818      	ldr	r0, [r3, #0]
    d6d2:	4b02      	ldr	r3, [pc, #8]	; (d6dc <ADC0_1_Handler+0x10>)
    d6d4:	4798      	blx	r3
    d6d6:	bd08      	pop	{r3, pc}
    d6d8:	2000097c 	.word	0x2000097c
    d6dc:	0000d4cd 	.word	0x0000d4cd

0000d6e0 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    d6e0:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    d6e2:	4b02      	ldr	r3, [pc, #8]	; (d6ec <ADC1_0_Handler+0xc>)
    d6e4:	6858      	ldr	r0, [r3, #4]
    d6e6:	4b02      	ldr	r3, [pc, #8]	; (d6f0 <ADC1_0_Handler+0x10>)
    d6e8:	4798      	blx	r3
    d6ea:	bd08      	pop	{r3, pc}
    d6ec:	2000097c 	.word	0x2000097c
    d6f0:	0000d4cd 	.word	0x0000d4cd

0000d6f4 <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    d6f4:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    d6f6:	4b02      	ldr	r3, [pc, #8]	; (d700 <ADC1_1_Handler+0xc>)
    d6f8:	6858      	ldr	r0, [r3, #4]
    d6fa:	4b02      	ldr	r3, [pc, #8]	; (d704 <ADC1_1_Handler+0x10>)
    d6fc:	4798      	blx	r3
    d6fe:	bd08      	pop	{r3, pc}
    d700:	2000097c 	.word	0x2000097c
    d704:	0000d4cd 	.word	0x0000d4cd

0000d708 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d708:	0943      	lsrs	r3, r0, #5
    d70a:	f000 001f 	and.w	r0, r0, #31
    d70e:	2201      	movs	r2, #1
    d710:	fa02 f000 	lsl.w	r0, r2, r0
    d714:	3340      	adds	r3, #64	; 0x40
    d716:	4a02      	ldr	r2, [pc, #8]	; (d720 <_irq_set+0x18>)
    d718:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    d71c:	4770      	bx	lr
    d71e:	bf00      	nop
    d720:	e000e100 	.word	0xe000e100

0000d724 <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    d724:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    d728:	00c0      	lsls	r0, r0, #3
    d72a:	4770      	bx	lr

0000d72c <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    d72c:	4b01      	ldr	r3, [pc, #4]	; (d734 <_get_cycles_for_ms+0x8>)
    d72e:	fb03 f000 	mul.w	r0, r3, r0
    d732:	4770      	bx	lr
    d734:	0001d4c0 	.word	0x0001d4c0

0000d738 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    d738:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    d73a:	4a0e      	ldr	r2, [pc, #56]	; (d774 <_init_chip+0x3c>)
    d73c:	8813      	ldrh	r3, [r2, #0]
    d73e:	b29b      	uxth	r3, r3
    d740:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    d744:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    d746:	4b0c      	ldr	r3, [pc, #48]	; (d778 <_init_chip+0x40>)
    d748:	4798      	blx	r3
	_oscctrl_init_sources();
    d74a:	4b0c      	ldr	r3, [pc, #48]	; (d77c <_init_chip+0x44>)
    d74c:	4798      	blx	r3
	_mclk_init();
    d74e:	4b0c      	ldr	r3, [pc, #48]	; (d780 <_init_chip+0x48>)
    d750:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    d752:	2004      	movs	r0, #4
    d754:	4c0b      	ldr	r4, [pc, #44]	; (d784 <_init_chip+0x4c>)
    d756:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    d758:	4b0b      	ldr	r3, [pc, #44]	; (d788 <_init_chip+0x50>)
    d75a:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    d75c:	f640 70fb 	movw	r0, #4091	; 0xffb
    d760:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    d762:	4a0a      	ldr	r2, [pc, #40]	; (d78c <_init_chip+0x54>)
    d764:	6913      	ldr	r3, [r2, #16]
    d766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    d76a:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    d76c:	4b08      	ldr	r3, [pc, #32]	; (d790 <_init_chip+0x58>)
    d76e:	4798      	blx	r3
    d770:	bd10      	pop	{r4, pc}
    d772:	bf00      	nop
    d774:	41004000 	.word	0x41004000
    d778:	0000de2d 	.word	0x0000de2d
    d77c:	0000de41 	.word	0x0000de41
    d780:	0000db3d 	.word	0x0000db3d
    d784:	0000dac5 	.word	0x0000dac5
    d788:	0000de45 	.word	0x0000de45
    d78c:	40000800 	.word	0x40000800
    d790:	0000d809 	.word	0x0000d809

0000d794 <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    d794:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    d796:	4a1a      	ldr	r2, [pc, #104]	; (d800 <_dmac_handler+0x6c>)
    d798:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    d79a:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    d79e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    d7a2:	4818      	ldr	r0, [pc, #96]	; (d804 <_dmac_handler+0x70>)
    d7a4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    d7a8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    d7ac:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    d7b0:	f012 0f01 	tst.w	r2, #1
    d7b4:	d10a      	bne.n	d7cc <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    d7b6:	011a      	lsls	r2, r3, #4
    d7b8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d7bc:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    d7c0:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    d7c4:	f012 0f02 	tst.w	r2, #2
    d7c8:	d10b      	bne.n	d7e2 <_dmac_handler+0x4e>
    d7ca:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    d7cc:	011a      	lsls	r2, r3, #4
    d7ce:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d7d2:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    d7d6:	2101      	movs	r1, #1
    d7d8:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    d7dc:	6843      	ldr	r3, [r0, #4]
    d7de:	4798      	blx	r3
    d7e0:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    d7e2:	011a      	lsls	r2, r3, #4
    d7e4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    d7e8:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    d7ec:	2102      	movs	r1, #2
    d7ee:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    d7f2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    d7f6:	4a03      	ldr	r2, [pc, #12]	; (d804 <_dmac_handler+0x70>)
    d7f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7fc:	4798      	blx	r3
	}
}
    d7fe:	e7e4      	b.n	d7ca <_dmac_handler+0x36>
    d800:	4100a000 	.word	0x4100a000
    d804:	20000984 	.word	0x20000984

0000d808 <_dma_init>:
{
    d808:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    d80a:	4a32      	ldr	r2, [pc, #200]	; (d8d4 <_dma_init+0xcc>)
    d80c:	8813      	ldrh	r3, [r2, #0]
    d80e:	f023 0302 	bic.w	r3, r3, #2
    d812:	041b      	lsls	r3, r3, #16
    d814:	0c1b      	lsrs	r3, r3, #16
    d816:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    d818:	8853      	ldrh	r3, [r2, #2]
    d81a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    d81e:	041b      	lsls	r3, r3, #16
    d820:	0c1b      	lsrs	r3, r3, #16
    d822:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    d824:	8813      	ldrh	r3, [r2, #0]
    d826:	b29b      	uxth	r3, r3
    d828:	f043 0301 	orr.w	r3, r3, #1
    d82c:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    d82e:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    d830:	f013 0f01 	tst.w	r3, #1
    d834:	d1fb      	bne.n	d82e <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    d836:	4b27      	ldr	r3, [pc, #156]	; (d8d4 <_dma_init+0xcc>)
    d838:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    d83c:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    d83e:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    d840:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    d844:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    d848:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    d84a:	2100      	movs	r1, #0
    d84c:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    d84e:	4a22      	ldr	r2, [pc, #136]	; (d8d8 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    d850:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    d852:	4a22      	ldr	r2, [pc, #136]	; (d8dc <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    d854:	639a      	str	r2, [r3, #56]	; 0x38
    d856:	4b22      	ldr	r3, [pc, #136]	; (d8e0 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    d858:	4c1f      	ldr	r4, [pc, #124]	; (d8d8 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    d85a:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    d85c:	681d      	ldr	r5, [r3, #0]
    d85e:	0108      	lsls	r0, r1, #4
    d860:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    d864:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    d868:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    d86a:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    d86c:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    d870:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    d872:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    d876:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    d878:	1822      	adds	r2, r4, r0
    d87a:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    d87c:	60d6      	str	r6, [r2, #12]
    d87e:	3101      	adds	r1, #1
    d880:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    d882:	2920      	cmp	r1, #32
    d884:	d1ea      	bne.n	d85c <_dma_init+0x54>
    d886:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d888:	2001      	movs	r0, #1
    d88a:	4916      	ldr	r1, [pc, #88]	; (d8e4 <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    d88c:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    d88e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    d892:	d00b      	beq.n	d8ac <_dma_init+0xa4>
    d894:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    d896:	2b24      	cmp	r3, #36	; 0x24
    d898:	d1f8      	bne.n	d88c <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    d89a:	4a0e      	ldr	r2, [pc, #56]	; (d8d4 <_dma_init+0xcc>)
    d89c:	8813      	ldrh	r3, [r2, #0]
    d89e:	b29b      	uxth	r3, r3
    d8a0:	f043 0302 	orr.w	r3, r3, #2
    d8a4:	8013      	strh	r3, [r2, #0]
}
    d8a6:	2000      	movs	r0, #0
    d8a8:	bc70      	pop	{r4, r5, r6}
    d8aa:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d8ac:	095c      	lsrs	r4, r3, #5
    d8ae:	f002 021f 	and.w	r2, r2, #31
    d8b2:	fa00 f202 	lsl.w	r2, r0, r2
    d8b6:	f104 0520 	add.w	r5, r4, #32
    d8ba:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    d8be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d8c2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d8c6:	f104 0560 	add.w	r5, r4, #96	; 0x60
    d8ca:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d8ce:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    d8d2:	e7df      	b.n	d894 <_dma_init+0x8c>
    d8d4:	4100a000 	.word	0x4100a000
    d8d8:	20013f20 	.word	0x20013f20
    d8dc:	20014120 	.word	0x20014120
    d8e0:	00014aec 	.word	0x00014aec
    d8e4:	e000e100 	.word	0xe000e100

0000d8e8 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    d8e8:	b991      	cbnz	r1, d910 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    d8ea:	b942      	cbnz	r2, d8fe <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    d8ec:	0100      	lsls	r0, r0, #4
    d8ee:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d8f2:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d8f6:	2302      	movs	r3, #2
    d8f8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    d8fc:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    d8fe:	0100      	lsls	r0, r0, #4
    d900:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d904:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d908:	2302      	movs	r3, #2
    d90a:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    d90e:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    d910:	2901      	cmp	r1, #1
    d912:	d000      	beq.n	d916 <_dma_set_irq_state+0x2e>
    d914:	4770      	bx	lr
	if (value == 0x0) {
    d916:	b142      	cbz	r2, d92a <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    d918:	0100      	lsls	r0, r0, #4
    d91a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d91e:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d922:	2301      	movs	r3, #1
    d924:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    d928:	e7f4      	b.n	d914 <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    d92a:	0100      	lsls	r0, r0, #4
    d92c:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    d930:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d934:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    d938:	4770      	bx	lr
	...

0000d93c <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    d93c:	4b02      	ldr	r3, [pc, #8]	; (d948 <_dma_set_destination_address+0xc>)
    d93e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d942:	6081      	str	r1, [r0, #8]
}
    d944:	2000      	movs	r0, #0
    d946:	4770      	bx	lr
    d948:	20013f20 	.word	0x20013f20

0000d94c <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    d94c:	4b02      	ldr	r3, [pc, #8]	; (d958 <_dma_set_source_address+0xc>)
    d94e:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d952:	6041      	str	r1, [r0, #4]
}
    d954:	2000      	movs	r0, #0
    d956:	4770      	bx	lr
    d958:	20013f20 	.word	0x20013f20

0000d95c <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d95c:	4a05      	ldr	r2, [pc, #20]	; (d974 <_dma_srcinc_enable+0x18>)
    d95e:	0100      	lsls	r0, r0, #4
    d960:	5a13      	ldrh	r3, [r2, r0]
    d962:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    d964:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    d968:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    d96c:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    d96e:	5211      	strh	r1, [r2, r0]
}
    d970:	2000      	movs	r0, #0
    d972:	4770      	bx	lr
    d974:	20013f20 	.word	0x20013f20

0000d978 <_dma_set_data_amount>:
{
    d978:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    d97a:	4c14      	ldr	r4, [pc, #80]	; (d9cc <_dma_set_data_amount+0x54>)
    d97c:	0102      	lsls	r2, r0, #4
    d97e:	18a3      	adds	r3, r4, r2
    d980:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d982:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    d984:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d988:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    d98a:	f412 6f00 	tst.w	r2, #2048	; 0x800
    d98e:	d006      	beq.n	d99e <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    d990:	fa01 f403 	lsl.w	r4, r1, r3
    d994:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    d996:	4a0d      	ldr	r2, [pc, #52]	; (d9cc <_dma_set_data_amount+0x54>)
    d998:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    d99c:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    d99e:	4c0b      	ldr	r4, [pc, #44]	; (d9cc <_dma_set_data_amount+0x54>)
    d9a0:	0102      	lsls	r2, r0, #4
    d9a2:	18a5      	adds	r5, r4, r2
    d9a4:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d9a6:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    d9a8:	f412 6f80 	tst.w	r2, #1024	; 0x400
    d9ac:	d005      	beq.n	d9ba <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    d9ae:	fa01 f303 	lsl.w	r3, r1, r3
    d9b2:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    d9b4:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    d9b8:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    d9ba:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    d9bc:	4b03      	ldr	r3, [pc, #12]	; (d9cc <_dma_set_data_amount+0x54>)
    d9be:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d9c2:	8041      	strh	r1, [r0, #2]
}
    d9c4:	2000      	movs	r0, #0
    d9c6:	bc30      	pop	{r4, r5}
    d9c8:	4770      	bx	lr
    d9ca:	bf00      	nop
    d9cc:	20013f20 	.word	0x20013f20

0000d9d0 <_dma_enable_transaction>:
{
    d9d0:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    d9d2:	4c0d      	ldr	r4, [pc, #52]	; (da08 <_dma_enable_transaction+0x38>)
    d9d4:	0103      	lsls	r3, r0, #4
    d9d6:	5ae2      	ldrh	r2, [r4, r3]
    d9d8:	b292      	uxth	r2, r2
    d9da:	f042 0201 	orr.w	r2, r2, #1
    d9de:	52e2      	strh	r2, [r4, r3]
    d9e0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    d9e4:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    d9e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    d9ea:	f042 0202 	orr.w	r2, r2, #2
    d9ee:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    d9f0:	b131      	cbz	r1, da00 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    d9f2:	4a06      	ldr	r2, [pc, #24]	; (da0c <_dma_enable_transaction+0x3c>)
    d9f4:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    d9f6:	2301      	movs	r3, #1
    d9f8:	fa03 f000 	lsl.w	r0, r3, r0
    d9fc:	4308      	orrs	r0, r1
    d9fe:	6110      	str	r0, [r2, #16]
}
    da00:	2000      	movs	r0, #0
    da02:	f85d 4b04 	ldr.w	r4, [sp], #4
    da06:	4770      	bx	lr
    da08:	20013f20 	.word	0x20013f20
    da0c:	4100a000 	.word	0x4100a000

0000da10 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    da10:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    da14:	4b02      	ldr	r3, [pc, #8]	; (da20 <_dma_get_channel_resource+0x10>)
    da16:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    da1a:	6001      	str	r1, [r0, #0]
}
    da1c:	2000      	movs	r0, #0
    da1e:	4770      	bx	lr
    da20:	20000984 	.word	0x20000984

0000da24 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    da24:	b508      	push	{r3, lr}
	_dmac_handler();
    da26:	4b01      	ldr	r3, [pc, #4]	; (da2c <DMAC_0_Handler+0x8>)
    da28:	4798      	blx	r3
    da2a:	bd08      	pop	{r3, pc}
    da2c:	0000d795 	.word	0x0000d795

0000da30 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    da30:	b508      	push	{r3, lr}
	_dmac_handler();
    da32:	4b01      	ldr	r3, [pc, #4]	; (da38 <DMAC_1_Handler+0x8>)
    da34:	4798      	blx	r3
    da36:	bd08      	pop	{r3, pc}
    da38:	0000d795 	.word	0x0000d795

0000da3c <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    da3c:	b508      	push	{r3, lr}
	_dmac_handler();
    da3e:	4b01      	ldr	r3, [pc, #4]	; (da44 <DMAC_2_Handler+0x8>)
    da40:	4798      	blx	r3
    da42:	bd08      	pop	{r3, pc}
    da44:	0000d795 	.word	0x0000d795

0000da48 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    da48:	b508      	push	{r3, lr}
	_dmac_handler();
    da4a:	4b01      	ldr	r3, [pc, #4]	; (da50 <DMAC_3_Handler+0x8>)
    da4c:	4798      	blx	r3
    da4e:	bd08      	pop	{r3, pc}
    da50:	0000d795 	.word	0x0000d795

0000da54 <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    da54:	b508      	push	{r3, lr}
	_dmac_handler();
    da56:	4b01      	ldr	r3, [pc, #4]	; (da5c <DMAC_4_Handler+0x8>)
    da58:	4798      	blx	r3
    da5a:	bd08      	pop	{r3, pc}
    da5c:	0000d795 	.word	0x0000d795

0000da60 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    da60:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    da62:	2000      	movs	r0, #0
    da64:	4770      	bx	lr
	...

0000da68 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    da68:	b430      	push	{r4, r5}
    da6a:	4814      	ldr	r0, [pc, #80]	; (dabc <_event_system_init+0x54>)
    da6c:	f100 0543 	add.w	r5, r0, #67	; 0x43
    da70:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    da72:	4c13      	ldr	r4, [pc, #76]	; (dac0 <_event_system_init+0x58>)
    da74:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    da76:	f813 1b01 	ldrb.w	r1, [r3], #1
    da7a:	3248      	adds	r2, #72	; 0x48
    da7c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    da80:	42ab      	cmp	r3, r5
    da82:	d1f7      	bne.n	da74 <_event_system_init+0xc>
    da84:	480d      	ldr	r0, [pc, #52]	; (dabc <_event_system_init+0x54>)
    da86:	f100 0442 	add.w	r4, r0, #66	; 0x42
    da8a:	3080      	adds	r0, #128	; 0x80
    da8c:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    da8e:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    da92:	00ca      	lsls	r2, r1, #3
    da94:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    da98:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    da9c:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    da9e:	f850 3f04 	ldr.w	r3, [r0, #4]!
    daa2:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    daa4:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    daa8:	43db      	mvns	r3, r3
    daaa:	b2db      	uxtb	r3, r3
    daac:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    dab0:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    dab2:	2920      	cmp	r1, #32
    dab4:	d1eb      	bne.n	da8e <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    dab6:	2000      	movs	r0, #0
    dab8:	bc30      	pop	{r4, r5}
    daba:	4770      	bx	lr
    dabc:	00014bec 	.word	0x00014bec
    dac0:	4100e000 	.word	0x4100e000

0000dac4 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    dac4:	f010 0f01 	tst.w	r0, #1
    dac8:	d008      	beq.n	dadc <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    daca:	4a17      	ldr	r2, [pc, #92]	; (db28 <_gclk_init_generators_by_fref+0x64>)
    dacc:	4b17      	ldr	r3, [pc, #92]	; (db2c <_gclk_init_generators_by_fref+0x68>)
    dace:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    dad0:	4619      	mov	r1, r3
    dad2:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    dad6:	684b      	ldr	r3, [r1, #4]
    dad8:	4213      	tst	r3, r2
    dada:	d1fc      	bne.n	dad6 <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    dadc:	f010 0f02 	tst.w	r0, #2
    dae0:	d008      	beq.n	daf4 <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    dae2:	4a13      	ldr	r2, [pc, #76]	; (db30 <_gclk_init_generators_by_fref+0x6c>)
    dae4:	4b11      	ldr	r3, [pc, #68]	; (db2c <_gclk_init_generators_by_fref+0x68>)
    dae6:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    dae8:	4619      	mov	r1, r3
    daea:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    daee:	684b      	ldr	r3, [r1, #4]
    daf0:	4213      	tst	r3, r2
    daf2:	d1fc      	bne.n	daee <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    daf4:	f010 0f04 	tst.w	r0, #4
    daf8:	d008      	beq.n	db0c <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    dafa:	4a0e      	ldr	r2, [pc, #56]	; (db34 <_gclk_init_generators_by_fref+0x70>)
    dafc:	4b0b      	ldr	r3, [pc, #44]	; (db2c <_gclk_init_generators_by_fref+0x68>)
    dafe:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    db00:	4619      	mov	r1, r3
    db02:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    db06:	684b      	ldr	r3, [r1, #4]
    db08:	4213      	tst	r3, r2
    db0a:	d1fc      	bne.n	db06 <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    db0c:	f010 0f08 	tst.w	r0, #8
    db10:	d008      	beq.n	db24 <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    db12:	4a09      	ldr	r2, [pc, #36]	; (db38 <_gclk_init_generators_by_fref+0x74>)
    db14:	4b05      	ldr	r3, [pc, #20]	; (db2c <_gclk_init_generators_by_fref+0x68>)
    db16:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    db18:	4619      	mov	r1, r3
    db1a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    db1e:	684b      	ldr	r3, [r1, #4]
    db20:	4213      	tst	r3, r2
    db22:	d1fc      	bne.n	db1e <_gclk_init_generators_by_fref+0x5a>
    db24:	4770      	bx	lr
    db26:	bf00      	nop
    db28:	00010108 	.word	0x00010108
    db2c:	40001c00 	.word	0x40001c00
    db30:	00010106 	.word	0x00010106
    db34:	00100106 	.word	0x00100106
    db38:	00010104 	.word	0x00010104

0000db3c <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    db3c:	2201      	movs	r2, #1
    db3e:	4b01      	ldr	r3, [pc, #4]	; (db44 <_mclk_init+0x8>)
    db40:	715a      	strb	r2, [r3, #5]
    db42:	4770      	bx	lr
    db44:	40000800 	.word	0x40000800

0000db48 <_flash_program>:
 * \param[in]  buffer        Pointer to buffer where the data to
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size)
{
    db48:	b470      	push	{r4, r5, r6}
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    db4a:	8a44      	ldrh	r4, [r0, #18]
	uint32_t *ptr_read    = (uint32_t *)buffer;
	uint32_t  nvm_address = dst_addr / 4;
	uint16_t  i;

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    db4c:	f014 0f01 	tst.w	r4, #1
    db50:	d0fb      	beq.n	db4a <_flash_program+0x2>
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    db52:	f24a 5415 	movw	r4, #42261	; 0xa515
    db56:	8084      	strh	r4, [r0, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    db58:	8a44      	ldrh	r4, [r0, #18]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    db5a:	f014 0f01 	tst.w	r4, #1
    db5e:	d0fb      	beq.n	db58 <_flash_program+0x10>
		/* Wait until this module isn't busy */
	}

	/* Writes to the page buffer must be 32 bits, perform manual copy
	 * to ensure alignment */
	for (i = 0; i < size; i += 4) {
    db60:	b153      	cbz	r3, db78 <_flash_program+0x30>
    db62:	f021 0603 	bic.w	r6, r1, #3
    db66:	1ab6      	subs	r6, r6, r2
    db68:	4614      	mov	r4, r2
		NVM_MEMORY[nvm_address++] = *ptr_read;
    db6a:	6825      	ldr	r5, [r4, #0]
    db6c:	51a5      	str	r5, [r4, r6]
		ptr_read++;
    db6e:	3404      	adds	r4, #4
	for (i = 0; i < size; i += 4) {
    db70:	1aa5      	subs	r5, r4, r2
    db72:	b2ad      	uxth	r5, r5
    db74:	42ab      	cmp	r3, r5
    db76:	d8f8      	bhi.n	db6a <_flash_program+0x22>
    db78:	8a43      	ldrh	r3, [r0, #18]
	}

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    db7a:	f013 0f01 	tst.w	r3, #1
    db7e:	d0fb      	beq.n	db78 <_flash_program+0x30>
	((Nvmctrl *)hw)->ADDR.reg = data;
    db80:	6141      	str	r1, [r0, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    db82:	f24a 5303 	movw	r3, #42243	; 0xa503
    db86:	8083      	strh	r3, [r0, #4]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WP | NVMCTRL_CTRLB_CMDEX_KEY);
}
    db88:	bc70      	pop	{r4, r5, r6}
    db8a:	4770      	bx	lr

0000db8c <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    db8c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    db8e:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    db90:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    db92:	f012 0f01 	tst.w	r2, #1
    db96:	d005      	beq.n	dba4 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    db98:	2201      	movs	r2, #1
    db9a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    db9c:	6803      	ldr	r3, [r0, #0]
    db9e:	b153      	cbz	r3, dbb6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    dba0:	4798      	blx	r3
    dba2:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    dba4:	8a1a      	ldrh	r2, [r3, #16]
    dba6:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    dba8:	b12a      	cbz	r2, dbb6 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    dbaa:	f240 225e 	movw	r2, #606	; 0x25e
    dbae:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    dbb0:	6843      	ldr	r3, [r0, #4]
    dbb2:	b103      	cbz	r3, dbb6 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    dbb4:	4798      	blx	r3
    dbb6:	bd08      	pop	{r3, pc}

0000dbb8 <_flash_init>:
	device->hw = hw;
    dbb8:	6101      	str	r1, [r0, #16]
	return ((Nvmctrl *)hw)->CTRLA.reg;
    dbba:	880b      	ldrh	r3, [r1, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    dbbc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    dbc0:	049b      	lsls	r3, r3, #18
    dbc2:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    dbc4:	800b      	strh	r3, [r1, #0]
	_nvm_dev = device;
    dbc6:	4b0d      	ldr	r3, [pc, #52]	; (dbfc <_flash_init+0x44>)
    dbc8:	6018      	str	r0, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    dbca:	4b0d      	ldr	r3, [pc, #52]	; (dc00 <_flash_init+0x48>)
    dbcc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    dbd0:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    dbd4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dbd8:	f3bf 8f6f 	isb	sy
    dbdc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    dbe0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    dbe4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    dbe8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    dbec:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    dbf0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    dbf4:	6019      	str	r1, [r3, #0]
    dbf6:	601a      	str	r2, [r3, #0]
}
    dbf8:	2000      	movs	r0, #0
    dbfa:	4770      	bx	lr
    dbfc:	20000b04 	.word	0x20000b04
    dc00:	e000e100 	.word	0xe000e100

0000dc04 <_flash_get_page_size>:
}
    dc04:	f44f 7000 	mov.w	r0, #512	; 0x200
    dc08:	4770      	bx	lr

0000dc0a <_flash_get_total_pages>:
	return (uint32_t)hri_nvmctrl_read_PARAM_NVMP_bf(device->hw);
    dc0a:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->PARAM.reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;
    dc0c:	6898      	ldr	r0, [r3, #8]
}
    dc0e:	b280      	uxth	r0, r0
    dc10:	4770      	bx	lr

0000dc12 <_flash_read>:
{
    dc12:	b410      	push	{r4}
	while (!hri_nvmctrl_get_STATUS_READY_bit(device->hw)) {
    dc14:	6904      	ldr	r4, [r0, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    dc16:	8a60      	ldrh	r0, [r4, #18]
    dc18:	f010 0f01 	tst.w	r0, #1
    dc1c:	d0fb      	beq.n	dc16 <_flash_read+0x4>
	for (i = 0; i < length; i++) {
    dc1e:	b143      	cbz	r3, dc32 <_flash_read+0x20>
    dc20:	3901      	subs	r1, #1
    dc22:	4610      	mov	r0, r2
    dc24:	4413      	add	r3, r2
		buffer[i] = nvm_addr[src_addr + i];
    dc26:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    dc2a:	f800 4b01 	strb.w	r4, [r0], #1
	for (i = 0; i < length; i++) {
    dc2e:	4298      	cmp	r0, r3
    dc30:	d1f9      	bne.n	dc26 <_flash_read+0x14>
}
    dc32:	f85d 4b04 	ldr.w	r4, [sp], #4
    dc36:	4770      	bx	lr

0000dc38 <_flash_write>:
{
    dc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dc3c:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
    dc40:	b085      	sub	sp, #20
    dc42:	4682      	mov	sl, r0
    dc44:	9203      	str	r2, [sp, #12]
    dc46:	4698      	mov	r8, r3
	uint32_t wr_start_addr = dst_addr;
    dc48:	460e      	mov	r6, r1
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    dc4a:	f8df b0d8 	ldr.w	fp, [pc, #216]	; dd24 <_flash_write+0xec>
    dc4e:	e034      	b.n	dcba <_flash_write+0x82>
			wr_start_addr++;
    dc50:	3601      	adds	r6, #1
			length--;
    dc52:	3801      	subs	r0, #1
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    dc54:	45b0      	cmp	r8, r6
    dc56:	d312      	bcc.n	dc7e <_flash_write+0x46>
    dc58:	b170      	cbz	r0, dc78 <_flash_write+0x40>
			tmp_buffer[j][k] = *buffer;
    dc5a:	f812 cb01 	ldrb.w	ip, [r2], #1
    dc5e:	f10d 0e10 	add.w	lr, sp, #16
    dc62:	eb0e 2e41 	add.w	lr, lr, r1, lsl #9
    dc66:	f80e c003 	strb.w	ip, [lr, r3]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    dc6a:	3301      	adds	r3, #1
    dc6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
			if (0 == k) {
    dc70:	2b00      	cmp	r3, #0
    dc72:	d1ed      	bne.n	dc50 <_flash_write+0x18>
				j++;
    dc74:	3101      	adds	r1, #1
    dc76:	e7eb      	b.n	dc50 <_flash_write+0x18>
    dc78:	9203      	str	r2, [sp, #12]
    dc7a:	4680      	mov	r8, r0
    dc7c:	e001      	b.n	dc82 <_flash_write+0x4a>
    dc7e:	9203      	str	r2, [sp, #12]
    dc80:	4680      	mov	r8, r0
		_flash_erase_block(device->hw, block_start_addr);
    dc82:	f8da 2010 	ldr.w	r2, [sl, #16]
    dc86:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    dc88:	f013 0f01 	tst.w	r3, #1
    dc8c:	d0fb      	beq.n	dc86 <_flash_write+0x4e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    dc8e:	9b01      	ldr	r3, [sp, #4]
    dc90:	6153      	str	r3, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    dc92:	f24a 5301 	movw	r3, #42241	; 0xa501
    dc96:	8093      	strh	r3, [r2, #4]
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    dc98:	f44f 7300 	mov.w	r3, #512	; 0x200
    dc9c:	462a      	mov	r2, r5
    dc9e:	19e9      	adds	r1, r5, r7
    dca0:	f8da 0010 	ldr.w	r0, [sl, #16]
    dca4:	47d8      	blx	fp
    dca6:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    dcaa:	42a5      	cmp	r5, r4
    dcac:	d1f4      	bne.n	dc98 <_flash_write+0x60>
	} while (block_end_addr < (wr_start_addr + length - 1));
    dcae:	eb08 0306 	add.w	r3, r8, r6
    dcb2:	3b01      	subs	r3, #1
    dcb4:	9a00      	ldr	r2, [sp, #0]
    dcb6:	429a      	cmp	r2, r3
    dcb8:	d22c      	bcs.n	dd14 <_flash_write+0xdc>
		block_start_addr = wr_start_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    dcba:	f426 53ff 	bic.w	r3, r6, #8160	; 0x1fe0
    dcbe:	f023 031f 	bic.w	r3, r3, #31
    dcc2:	9301      	str	r3, [sp, #4]
		block_end_addr   = block_start_addr + NVMCTRL_BLOCK_SIZE - 1;
    dcc4:	f503 52ff 	add.w	r2, r3, #8160	; 0x1fe0
    dcc8:	321f      	adds	r2, #31
    dcca:	9200      	str	r2, [sp, #0]
    dccc:	ad04      	add	r5, sp, #16
    dcce:	f50d 5900 	add.w	r9, sp, #8192	; 0x2000
    dcd2:	f109 0910 	add.w	r9, r9, #16
    dcd6:	462c      	mov	r4, r5
    dcd8:	1b5f      	subs	r7, r3, r5
    dcda:	9502      	str	r5, [sp, #8]
			_flash_read(device, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    dcdc:	f44f 7300 	mov.w	r3, #512	; 0x200
    dce0:	4622      	mov	r2, r4
    dce2:	19e1      	adds	r1, r4, r7
    dce4:	4650      	mov	r0, sl
    dce6:	4d0e      	ldr	r5, [pc, #56]	; (dd20 <_flash_write+0xe8>)
    dce8:	47a8      	blx	r5
    dcea:	f504 7400 	add.w	r4, r4, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    dcee:	454c      	cmp	r4, r9
    dcf0:	d1f4      	bne.n	dcdc <_flash_write+0xa4>
    dcf2:	9d02      	ldr	r5, [sp, #8]
		j = (wr_start_addr - block_start_addr) / NVMCTRL_PAGE_SIZE;
    dcf4:	9b01      	ldr	r3, [sp, #4]
    dcf6:	1af3      	subs	r3, r6, r3
    dcf8:	0a59      	lsrs	r1, r3, #9
    dcfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    dcfe:	9a00      	ldr	r2, [sp, #0]
    dd00:	4296      	cmp	r6, r2
    dd02:	d8be      	bhi.n	dc82 <_flash_write+0x4a>
    dd04:	f1b8 0f00 	cmp.w	r8, #0
    dd08:	d0bb      	beq.n	dc82 <_flash_write+0x4a>
    dd0a:	9a03      	ldr	r2, [sp, #12]
			tmp_buffer[j][k] = *buffer;
    dd0c:	4640      	mov	r0, r8
    dd0e:	f8dd 8000 	ldr.w	r8, [sp]
    dd12:	e7a2      	b.n	dc5a <_flash_write+0x22>
}
    dd14:	f50d 5d00 	add.w	sp, sp, #8192	; 0x2000
    dd18:	b005      	add	sp, #20
    dd1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dd1e:	bf00      	nop
    dd20:	0000dc13 	.word	0x0000dc13
    dd24:	0000db49 	.word	0x0000db49

0000dd28 <_flash_erase>:
{
    dd28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    dd2c:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
    dd30:	4607      	mov	r7, r0
    dd32:	460c      	mov	r4, r1
    dd34:	4616      	mov	r6, r2
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    dd36:	f421 55ff 	bic.w	r5, r1, #8160	; 0x1fe0
    dd3a:	f025 051f 	bic.w	r5, r5, #31
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    dd3e:	f44f 7200 	mov.w	r2, #512	; 0x200
    dd42:	21ff      	movs	r1, #255	; 0xff
    dd44:	4668      	mov	r0, sp
    dd46:	4b27      	ldr	r3, [pc, #156]	; (dde4 <_flash_erase+0xbc>)
    dd48:	4798      	blx	r3
	if (dst_addr != block_start_addr) {
    dd4a:	42ac      	cmp	r4, r5
    dd4c:	d043      	beq.n	ddd6 <_flash_erase+0xae>
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    dd4e:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    dd52:	f504 5af0 	add.w	sl, r4, #7680	; 0x1e00
			_flash_write(device, dst_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    dd56:	f44f 7900 	mov.w	r9, #512	; 0x200
    dd5a:	f8df 808c 	ldr.w	r8, [pc, #140]	; dde8 <_flash_erase+0xc0>
    dd5e:	464b      	mov	r3, r9
    dd60:	466a      	mov	r2, sp
    dd62:	4621      	mov	r1, r4
    dd64:	4638      	mov	r0, r7
    dd66:	47c0      	blx	r8
			if (--page_nums == 0) {
    dd68:	3e01      	subs	r6, #1
    dd6a:	d030      	beq.n	ddce <_flash_erase+0xa6>
			dst_addr += NVMCTRL_PAGE_SIZE;
    dd6c:	f504 7400 	add.w	r4, r4, #512	; 0x200
			if (dst_addr == block_start_addr) {
    dd70:	42a5      	cmp	r5, r4
    dd72:	d001      	beq.n	dd78 <_flash_erase+0x50>
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    dd74:	4554      	cmp	r4, sl
    dd76:	d1f2      	bne.n	dd5e <_flash_erase+0x36>
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    dd78:	2e0f      	cmp	r6, #15
    dd7a:	d919      	bls.n	ddb0 <_flash_erase+0x88>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    dd7c:	4628      	mov	r0, r5
    dd7e:	4631      	mov	r1, r6
    dd80:	f24a 5401 	movw	r4, #42241	; 0xa501
		_flash_erase_block(device->hw, block_start_addr);
    dd84:	693a      	ldr	r2, [r7, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    dd86:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    dd88:	f013 0f01 	tst.w	r3, #1
    dd8c:	d0fb      	beq.n	dd86 <_flash_erase+0x5e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    dd8e:	6150      	str	r0, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    dd90:	8094      	strh	r4, [r2, #4]
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    dd92:	f500 5000 	add.w	r0, r0, #8192	; 0x2000
		page_nums -= NVMCTRL_BLOCK_PAGES;
    dd96:	3910      	subs	r1, #16
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    dd98:	290f      	cmp	r1, #15
    dd9a:	d8f3      	bhi.n	dd84 <_flash_erase+0x5c>
    dd9c:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    dda0:	f1a6 0310 	sub.w	r3, r6, #16
    dda4:	091b      	lsrs	r3, r3, #4
    dda6:	eb05 3543 	add.w	r5, r5, r3, lsl #13
    ddaa:	f006 060f 	and.w	r6, r6, #15
	if (page_nums != 0) {
    ddae:	b176      	cbz	r6, ddce <_flash_erase+0xa6>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    ddb0:	2400      	movs	r4, #0
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    ddb2:	f44f 7900 	mov.w	r9, #512	; 0x200
    ddb6:	f8df 8030 	ldr.w	r8, [pc, #48]	; dde8 <_flash_erase+0xc0>
    ddba:	464b      	mov	r3, r9
    ddbc:	466a      	mov	r2, sp
    ddbe:	4629      	mov	r1, r5
    ddc0:	4638      	mov	r0, r7
    ddc2:	47c0      	blx	r8
			block_start_addr += NVMCTRL_PAGE_SIZE;
    ddc4:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < page_nums; i++) {
    ddc8:	3401      	adds	r4, #1
    ddca:	42a6      	cmp	r6, r4
    ddcc:	d8f5      	bhi.n	ddba <_flash_erase+0x92>
}
    ddce:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
    ddd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    ddd6:	2e0f      	cmp	r6, #15
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    ddd8:	bf98      	it	ls
    ddda:	4625      	movls	r5, r4
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    dddc:	d9e7      	bls.n	ddae <_flash_erase+0x86>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    ddde:	4625      	mov	r5, r4
    dde0:	e7cc      	b.n	dd7c <_flash_erase+0x54>
    dde2:	bf00      	nop
    dde4:	00012f43 	.word	0x00012f43
    dde8:	0000dc39 	.word	0x0000dc39

0000ddec <_flash_is_locked>:
	return !(hri_nvmctrl_get_RUNLOCK_reg(device->hw, 1 << region_id));
    ddec:	6903      	ldr	r3, [r0, #16]
	tmp = ((Nvmctrl *)hw)->RUNLOCK.reg;
    ddee:	699a      	ldr	r2, [r3, #24]
    ddf0:	f3c1 31cf 	ubfx	r1, r1, #15, #16
    ddf4:	2301      	movs	r3, #1
    ddf6:	fa03 f101 	lsl.w	r1, r3, r1
    ddfa:	4211      	tst	r1, r2
}
    ddfc:	bf0c      	ite	eq
    ddfe:	4618      	moveq	r0, r3
    de00:	2000      	movne	r0, #0
    de02:	4770      	bx	lr

0000de04 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    de04:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    de06:	4b02      	ldr	r3, [pc, #8]	; (de10 <NVMCTRL_0_Handler+0xc>)
    de08:	6818      	ldr	r0, [r3, #0]
    de0a:	4b02      	ldr	r3, [pc, #8]	; (de14 <NVMCTRL_0_Handler+0x10>)
    de0c:	4798      	blx	r3
    de0e:	bd08      	pop	{r3, pc}
    de10:	20000b04 	.word	0x20000b04
    de14:	0000db8d 	.word	0x0000db8d

0000de18 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    de18:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    de1a:	4b02      	ldr	r3, [pc, #8]	; (de24 <NVMCTRL_1_Handler+0xc>)
    de1c:	6818      	ldr	r0, [r3, #0]
    de1e:	4b02      	ldr	r3, [pc, #8]	; (de28 <NVMCTRL_1_Handler+0x10>)
    de20:	4798      	blx	r3
    de22:	bd08      	pop	{r3, pc}
    de24:	20000b04 	.word	0x20000b04
    de28:	0000db8d 	.word	0x0000db8d

0000de2c <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    de2c:	4b03      	ldr	r3, [pc, #12]	; (de3c <_osc32kctrl_init_sources+0x10>)
    de2e:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    de30:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    de34:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    de36:	2201      	movs	r2, #1
    de38:	741a      	strb	r2, [r3, #16]
    de3a:	4770      	bx	lr
    de3c:	40001400 	.word	0x40001400

0000de40 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    de40:	4770      	bx	lr
	...

0000de44 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    de44:	4a47      	ldr	r2, [pc, #284]	; (df64 <_oscctrl_init_referenced_generators+0x120>)
    de46:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    de48:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    de4c:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    de50:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    de52:	4611      	mov	r1, r2
    de54:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    de58:	684b      	ldr	r3, [r1, #4]
    de5a:	4213      	tst	r3, r2
    de5c:	d1fc      	bne.n	de58 <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    de5e:	4a41      	ldr	r2, [pc, #260]	; (df64 <_oscctrl_init_referenced_generators+0x120>)
    de60:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    de62:	f013 0f04 	tst.w	r3, #4
    de66:	d1fb      	bne.n	de60 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    de68:	4b3f      	ldr	r3, [pc, #252]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    de6a:	2200      	movs	r2, #0
    de6c:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    de6e:	4a3f      	ldr	r2, [pc, #252]	; (df6c <_oscctrl_init_referenced_generators+0x128>)
    de70:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    de72:	461a      	mov	r2, r3
    de74:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    de78:	f013 0f10 	tst.w	r3, #16
    de7c:	d1fa      	bne.n	de74 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    de7e:	2200      	movs	r2, #0
    de80:	4b39      	ldr	r3, [pc, #228]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    de82:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    de86:	461a      	mov	r2, r3
    de88:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    de8c:	f013 0f04 	tst.w	r3, #4
    de90:	d1fa      	bne.n	de88 <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    de92:	2202      	movs	r2, #2
    de94:	4b34      	ldr	r3, [pc, #208]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    de96:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    de98:	461a      	mov	r2, r3
    de9a:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    de9e:	f013 0f02 	tst.w	r3, #2
    dea2:	d1fa      	bne.n	de9a <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    dea4:	4b30      	ldr	r3, [pc, #192]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    dea6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    dea8:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    deaa:	461a      	mov	r2, r3
    deac:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    deb0:	f013 0f08 	tst.w	r3, #8
    deb4:	d1fa      	bne.n	deac <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    deb6:	2288      	movs	r2, #136	; 0x88
    deb8:	4b2b      	ldr	r3, [pc, #172]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    deba:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    debe:	461a      	mov	r2, r3
    dec0:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    dec4:	f013 0f04 	tst.w	r3, #4
    dec8:	d1fa      	bne.n	dec0 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    deca:	2242      	movs	r2, #66	; 0x42
    decc:	4b25      	ldr	r3, [pc, #148]	; (df64 <_oscctrl_init_referenced_generators+0x120>)
    dece:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    ded2:	2227      	movs	r2, #39	; 0x27
    ded4:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    ded8:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    deda:	461a      	mov	r2, r3
    dedc:	6d13      	ldr	r3, [r2, #80]	; 0x50
    dede:	f013 0f06 	tst.w	r3, #6
    dee2:	d1fb      	bne.n	dedc <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    dee4:	4b20      	ldr	r3, [pc, #128]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    dee6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    deea:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    deec:	2202      	movs	r2, #2
    deee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    def2:	461a      	mov	r2, r3
    def4:	6d13      	ldr	r3, [r2, #80]	; 0x50
    def6:	f013 0f02 	tst.w	r3, #2
    defa:	d1fb      	bne.n	def4 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    defc:	4b1a      	ldr	r3, [pc, #104]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    defe:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    df02:	f013 0f01 	tst.w	r3, #1
    df06:	d026      	beq.n	df56 <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    df08:	4a17      	ldr	r2, [pc, #92]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    df0a:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    df0c:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    df10:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    df14:	d1f9      	bne.n	df0a <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    df16:	4b14      	ldr	r3, [pc, #80]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    df18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    df1a:	f012 0f01 	tst.w	r2, #1
    df1e:	d103      	bne.n	df28 <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    df20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    df22:	f012 0f02 	tst.w	r2, #2
    df26:	d0f7      	beq.n	df18 <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    df28:	4a0e      	ldr	r2, [pc, #56]	; (df64 <_oscctrl_init_referenced_generators+0x120>)
    df2a:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    df2c:	2b00      	cmp	r3, #0
    df2e:	d1fc      	bne.n	df2a <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    df30:	4a0c      	ldr	r2, [pc, #48]	; (df64 <_oscctrl_init_referenced_generators+0x120>)
    df32:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    df34:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    df38:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    df3c:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    df3e:	4611      	mov	r1, r2
    df40:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    df44:	684b      	ldr	r3, [r1, #4]
    df46:	4213      	tst	r3, r2
    df48:	d1fc      	bne.n	df44 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    df4a:	4a06      	ldr	r2, [pc, #24]	; (df64 <_oscctrl_init_referenced_generators+0x120>)
    df4c:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    df4e:	f013 0f04 	tst.w	r3, #4
    df52:	d1fb      	bne.n	df4c <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    df54:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    df56:	4a04      	ldr	r2, [pc, #16]	; (df68 <_oscctrl_init_referenced_generators+0x124>)
    df58:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    df5a:	f413 7f80 	tst.w	r3, #256	; 0x100
    df5e:	d0fb      	beq.n	df58 <_oscctrl_init_referenced_generators+0x114>
    df60:	e7d9      	b.n	df16 <_oscctrl_init_referenced_generators+0xd2>
    df62:	bf00      	nop
    df64:	40001c00 	.word	0x40001c00
    df68:	40001000 	.word	0x40001000
    df6c:	04010000 	.word	0x04010000

0000df70 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    df70:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    df72:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    df74:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    df76:	4903      	ldr	r1, [pc, #12]	; (df84 <_qspi_dma_rx_complete+0x14>)
    df78:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    df7a:	685b      	ldr	r3, [r3, #4]
    df7c:	b103      	cbz	r3, df80 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    df7e:	4798      	blx	r3
    df80:	bd08      	pop	{r3, pc}
    df82:	bf00      	nop
    df84:	01000002 	.word	0x01000002

0000df88 <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    df88:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    df8a:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    df8c:	681a      	ldr	r2, [r3, #0]
    df8e:	4903      	ldr	r1, [pc, #12]	; (df9c <_qspi_dma_tx_complete+0x14>)
    df90:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    df92:	685b      	ldr	r3, [r3, #4]
    df94:	b103      	cbz	r3, df98 <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    df96:	4798      	blx	r3
    df98:	bd08      	pop	{r3, pc}
    df9a:	bf00      	nop
    df9c:	01000002 	.word	0x01000002

0000dfa0 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    dfa0:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    dfa2:	6883      	ldr	r3, [r0, #8]
    dfa4:	689b      	ldr	r3, [r3, #8]
    dfa6:	b103      	cbz	r3, dfaa <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    dfa8:	4798      	blx	r3
    dfaa:	bd08      	pop	{r3, pc}

0000dfac <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    dfac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    dfae:	4604      	mov	r4, r0
	ASSERT(dev && hw);
	dev->prvt = hw;
    dfb0:	4605      	mov	r5, r0
    dfb2:	f845 1b0c 	str.w	r1, [r5], #12
    dfb6:	2301      	movs	r3, #1
    dfb8:	600b      	str	r3, [r1, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    dfba:	4b0e      	ldr	r3, [pc, #56]	; (dff4 <_qspi_dma_init+0x48>)
    dfbc:	604b      	str	r3, [r1, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    dfbe:	4b0e      	ldr	r3, [pc, #56]	; (dff8 <_qspi_dma_init+0x4c>)
    dfc0:	608b      	str	r3, [r1, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    dfc2:	211f      	movs	r1, #31
    dfc4:	4628      	mov	r0, r5
    dfc6:	4f0d      	ldr	r7, [pc, #52]	; (dffc <_qspi_dma_init+0x50>)
    dfc8:	47b8      	blx	r7
	dev->resource->back                 = dev;
    dfca:	68e3      	ldr	r3, [r4, #12]
    dfcc:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    dfce:	68e3      	ldr	r3, [r4, #12]
    dfd0:	4a0b      	ldr	r2, [pc, #44]	; (e000 <_qspi_dma_init+0x54>)
    dfd2:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    dfd4:	68e3      	ldr	r3, [r4, #12]
    dfd6:	4e0b      	ldr	r6, [pc, #44]	; (e004 <_qspi_dma_init+0x58>)
    dfd8:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    dfda:	211e      	movs	r1, #30
    dfdc:	4628      	mov	r0, r5
    dfde:	47b8      	blx	r7
	dev->resource->back                 = dev;
    dfe0:	68e3      	ldr	r3, [r4, #12]
    dfe2:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    dfe4:	68e3      	ldr	r3, [r4, #12]
    dfe6:	4a08      	ldr	r2, [pc, #32]	; (e008 <_qspi_dma_init+0x5c>)
    dfe8:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    dfea:	68e3      	ldr	r3, [r4, #12]
    dfec:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
}
    dfee:	2000      	movs	r0, #0
    dff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dff2:	bf00      	nop
    dff4:	06000011 	.word	0x06000011
    dff8:	00243b00 	.word	0x00243b00
    dffc:	0000da11 	.word	0x0000da11
    e000:	0000df71 	.word	0x0000df71
    e004:	0000dfa1 	.word	0x0000dfa1
    e008:	0000df89 	.word	0x0000df89

0000e00c <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    e00c:	b500      	push	{lr}
    e00e:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    e010:	4b0d      	ldr	r3, [pc, #52]	; (e048 <RAMECC_Handler+0x3c>)
    e012:	789b      	ldrb	r3, [r3, #2]
    e014:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    e016:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    e018:	9b01      	ldr	r3, [sp, #4]
    e01a:	f013 0f02 	tst.w	r3, #2
    e01e:	d006      	beq.n	e02e <RAMECC_Handler+0x22>
    e020:	4b0a      	ldr	r3, [pc, #40]	; (e04c <RAMECC_Handler+0x40>)
    e022:	681b      	ldr	r3, [r3, #0]
    e024:	b11b      	cbz	r3, e02e <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    e026:	4a08      	ldr	r2, [pc, #32]	; (e048 <RAMECC_Handler+0x3c>)
    e028:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    e02a:	4798      	blx	r3
    e02c:	e009      	b.n	e042 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    e02e:	9b01      	ldr	r3, [sp, #4]
    e030:	f013 0f01 	tst.w	r3, #1
    e034:	d005      	beq.n	e042 <RAMECC_Handler+0x36>
    e036:	4b05      	ldr	r3, [pc, #20]	; (e04c <RAMECC_Handler+0x40>)
    e038:	685b      	ldr	r3, [r3, #4]
    e03a:	b113      	cbz	r3, e042 <RAMECC_Handler+0x36>
    e03c:	4a02      	ldr	r2, [pc, #8]	; (e048 <RAMECC_Handler+0x3c>)
    e03e:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    e040:	4798      	blx	r3
	} else {
		return;
	}
}
    e042:	b003      	add	sp, #12
    e044:	f85d fb04 	ldr.w	pc, [sp], #4
    e048:	41020000 	.word	0x41020000
    e04c:	20014320 	.word	0x20014320

0000e050 <_rtc_timer_init>:
 */
int32_t _rtc_timer_init(struct _timer_device *const dev, void *const hw)
{
	ASSERT(dev);

	dev->hw = hw;
    e050:	60c1      	str	r1, [r0, #12]
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    e052:	2301      	movs	r3, #1
    e054:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e056:	f248 0203 	movw	r2, #32771	; 0x8003
    e05a:	690b      	ldr	r3, [r1, #16]
    e05c:	4213      	tst	r3, r2
    e05e:	d1fc      	bne.n	e05a <_rtc_timer_init+0xa>

	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    e060:	68c3      	ldr	r3, [r0, #12]
    e062:	691a      	ldr	r2, [r3, #16]
    e064:	f012 0f01 	tst.w	r2, #1
    e068:	d1fb      	bne.n	e062 <_rtc_timer_init+0x12>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    e06a:	f248 0280 	movw	r2, #32896	; 0x8080
    e06e:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e070:	f248 0103 	movw	r1, #32771	; 0x8003
    e074:	691a      	ldr	r2, [r3, #16]
    e076:	420a      	tst	r2, r1
    e078:	d1fc      	bne.n	e074 <_rtc_timer_init+0x24>
	        | (CONF_RTC_TAMPEVEI << RTC_MODE0_EVCTRL_TAMPEVEI_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	hri_rtcmode0_write_CTRLA_reg(
	    dev->hw, RTC_MODE0_CTRLA_PRESCALER(CONF_RTC_PRESCALER) | RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_MATCHCLR);
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    e07a:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    e07c:	2301      	movs	r3, #1
    e07e:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e080:	6913      	ldr	r3, [r2, #16]
    e082:	f013 0f60 	tst.w	r3, #96	; 0x60
    e086:	d1fb      	bne.n	e080 <_rtc_timer_init+0x30>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    e088:	68c3      	ldr	r3, [r0, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    e08a:	f44f 7280 	mov.w	r2, #256	; 0x100
    e08e:	815a      	strh	r2, [r3, #10]

	_rtc_dev = dev;
    e090:	4b01      	ldr	r3, [pc, #4]	; (e098 <_rtc_timer_init+0x48>)
    e092:	6018      	str	r0, [r3, #0]

	return ERR_NONE;
}
    e094:	2000      	movs	r0, #0
    e096:	4770      	bx	lr
    e098:	20000b08 	.word	0x20000b08

0000e09c <_rtc_timer_deinit>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e09c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    e0a0:	4b07      	ldr	r3, [pc, #28]	; (e0c0 <_rtc_timer_deinit+0x24>)
    e0a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    e0a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e0aa:	f3bf 8f6f 	isb	sy
{
	ASSERT(dev && dev->hw);

	NVIC_DisableIRQ(RTC_IRQn);

	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    e0ae:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    e0b0:	2301      	movs	r3, #1
    e0b2:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e0b4:	f248 0103 	movw	r1, #32771	; 0x8003
    e0b8:	6913      	ldr	r3, [r2, #16]
    e0ba:	420b      	tst	r3, r1
    e0bc:	d1fc      	bne.n	e0b8 <_rtc_timer_deinit+0x1c>
}
    e0be:	4770      	bx	lr
    e0c0:	e000e100 	.word	0xe000e100

0000e0c4 <_rtc_timer_start>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e0c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    e0c8:	4b0c      	ldr	r3, [pc, #48]	; (e0fc <_rtc_timer_start+0x38>)
    e0ca:	601a      	str	r2, [r3, #0]
void _rtc_timer_start(struct _timer_device *const dev)
{
	ASSERT(dev && dev->hw);

	NVIC_EnableIRQ(RTC_IRQn);
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    e0cc:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    e0ce:	2300      	movs	r3, #0
    e0d0:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e0d2:	6913      	ldr	r3, [r2, #16]
    e0d4:	f013 0f08 	tst.w	r3, #8
    e0d8:	d1fb      	bne.n	e0d2 <_rtc_timer_start+0xe>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    e0da:	68c3      	ldr	r3, [r0, #12]
    e0dc:	691a      	ldr	r2, [r3, #16]
    e0de:	f012 0f08 	tst.w	r2, #8
    e0e2:	d1fb      	bne.n	e0dc <_rtc_timer_start+0x18>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    e0e4:	881a      	ldrh	r2, [r3, #0]
    e0e6:	b292      	uxth	r2, r2
    e0e8:	f042 0202 	orr.w	r2, r2, #2
    e0ec:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e0ee:	f248 0103 	movw	r1, #32771	; 0x8003
    e0f2:	691a      	ldr	r2, [r3, #16]
    e0f4:	420a      	tst	r2, r1
    e0f6:	d1fc      	bne.n	e0f2 <_rtc_timer_start+0x2e>
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
}
    e0f8:	4770      	bx	lr
    e0fa:	bf00      	nop
    e0fc:	e000e100 	.word	0xe000e100

0000e100 <_rtc_timer_stop>:
 */
void _rtc_timer_stop(struct _timer_device *const dev)
{
	ASSERT(dev && dev->hw);

	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    e100:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    e102:	8813      	ldrh	r3, [r2, #0]
    e104:	f023 0302 	bic.w	r3, r3, #2
    e108:	041b      	lsls	r3, r3, #16
    e10a:	0c1b      	lsrs	r3, r3, #16
    e10c:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e10e:	f248 0103 	movw	r1, #32771	; 0x8003
    e112:	6913      	ldr	r3, [r2, #16]
    e114:	420b      	tst	r3, r1
    e116:	d1fc      	bne.n	e112 <_rtc_timer_stop+0x12>
}
    e118:	4770      	bx	lr

0000e11a <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    e11a:	68c2      	ldr	r2, [r0, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    e11c:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e11e:	6913      	ldr	r3, [r2, #16]
    e120:	f013 0f60 	tst.w	r3, #96	; 0x60
    e124:	d1fb      	bne.n	e11e <_rtc_timer_set_period+0x4>
}
    e126:	4770      	bx	lr

0000e128 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    e128:	68c2      	ldr	r2, [r0, #12]
    e12a:	6913      	ldr	r3, [r2, #16]
    e12c:	f013 0f60 	tst.w	r3, #96	; 0x60
    e130:	d1fb      	bne.n	e12a <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    e132:	6a10      	ldr	r0, [r2, #32]
}
    e134:	4770      	bx	lr

0000e136 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    e136:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    e138:	f248 0103 	movw	r1, #32771	; 0x8003
    e13c:	6913      	ldr	r3, [r2, #16]
    e13e:	420b      	tst	r3, r1
    e140:	d1fc      	bne.n	e13c <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    e142:	8810      	ldrh	r0, [r2, #0]
}
    e144:	f3c0 0040 	ubfx	r0, r0, #1, #1
    e148:	4770      	bx	lr

0000e14a <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    e14a:	4770      	bx	lr

0000e14c <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    e14c:	4800      	ldr	r0, [pc, #0]	; (e150 <_rtc_get_timer+0x4>)
    e14e:	4770      	bx	lr
    e150:	20000348 	.word	0x20000348

0000e154 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    e154:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    e156:	4b08      	ldr	r3, [pc, #32]	; (e178 <RTC_Handler+0x24>)
    e158:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    e15a:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    e15c:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    e15e:	f413 7f80 	tst.w	r3, #256	; 0x100
    e162:	d007      	beq.n	e174 <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    e164:	6823      	ldr	r3, [r4, #0]
    e166:	b10b      	cbz	r3, e16c <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    e168:	4620      	mov	r0, r4
    e16a:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    e16c:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    e16e:	f44f 7280 	mov.w	r2, #256	; 0x100
    e172:	819a      	strh	r2, [r3, #12]
    e174:	bd10      	pop	{r4, pc}
    e176:	bf00      	nop
    e178:	20000b08 	.word	0x20000b08

0000e17c <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    e17c:	b470      	push	{r4, r5, r6}
    e17e:	b089      	sub	sp, #36	; 0x24
    e180:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    e182:	466c      	mov	r4, sp
    e184:	4d0d      	ldr	r5, [pc, #52]	; (e1bc <_sercom_get_hardware_index+0x40>)
    e186:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    e188:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    e18a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    e18e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    e192:	9b00      	ldr	r3, [sp, #0]
    e194:	42b3      	cmp	r3, r6
    e196:	d00d      	beq.n	e1b4 <_sercom_get_hardware_index+0x38>
    e198:	4631      	mov	r1, r6
    e19a:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    e19c:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    e19e:	f853 2b04 	ldr.w	r2, [r3], #4
    e1a2:	428a      	cmp	r2, r1
    e1a4:	d007      	beq.n	e1b6 <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    e1a6:	3001      	adds	r0, #1
    e1a8:	2808      	cmp	r0, #8
    e1aa:	d1f8      	bne.n	e19e <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    e1ac:	2000      	movs	r0, #0
}
    e1ae:	b009      	add	sp, #36	; 0x24
    e1b0:	bc70      	pop	{r4, r5, r6}
    e1b2:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    e1b4:	2000      	movs	r0, #0
			return i;
    e1b6:	b2c0      	uxtb	r0, r0
    e1b8:	e7f9      	b.n	e1ae <_sercom_get_hardware_index+0x32>
    e1ba:	bf00      	nop
    e1bc:	00014cf0 	.word	0x00014cf0

0000e1c0 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    e1c0:	b510      	push	{r4, lr}
	void *hw = device->hw;
    e1c2:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    e1c4:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    e1c6:	f013 0f01 	tst.w	r3, #1
    e1ca:	d003      	beq.n	e1d4 <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    e1cc:	7da3      	ldrb	r3, [r4, #22]
    e1ce:	f013 0f01 	tst.w	r3, #1
    e1d2:	d112      	bne.n	e1fa <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    e1d4:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    e1d6:	f013 0f02 	tst.w	r3, #2
    e1da:	d003      	beq.n	e1e4 <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    e1dc:	7da3      	ldrb	r3, [r4, #22]
    e1de:	f013 0f02 	tst.w	r3, #2
    e1e2:	d10f      	bne.n	e204 <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    e1e4:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    e1e6:	f013 0f04 	tst.w	r3, #4
    e1ea:	d015      	beq.n	e218 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    e1ec:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    e1ee:	f003 0337 	and.w	r3, r3, #55	; 0x37
    e1f2:	b163      	cbz	r3, e20e <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    e1f4:	23ff      	movs	r3, #255	; 0xff
    e1f6:	8363      	strh	r3, [r4, #26]
    e1f8:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    e1fa:	2301      	movs	r3, #1
    e1fc:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    e1fe:	6803      	ldr	r3, [r0, #0]
    e200:	4798      	blx	r3
    e202:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    e204:	2302      	movs	r3, #2
    e206:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    e208:	6883      	ldr	r3, [r0, #8]
    e20a:	4798      	blx	r3
    e20c:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    e20e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    e210:	6843      	ldr	r3, [r0, #4]
    e212:	b2c9      	uxtb	r1, r1
    e214:	4798      	blx	r3
    e216:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    e218:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    e21a:	09db      	lsrs	r3, r3, #7
    e21c:	d100      	bne.n	e220 <_sercom_usart_interrupt_handler+0x60>
    e21e:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    e220:	2380      	movs	r3, #128	; 0x80
    e222:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    e224:	68c3      	ldr	r3, [r0, #12]
    e226:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    e228:	8b63      	ldrh	r3, [r4, #26]
    e22a:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    e22c:	8363      	strh	r3, [r4, #26]
    e22e:	e7f6      	b.n	e21e <_sercom_usart_interrupt_handler+0x5e>

0000e230 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    e230:	4b11      	ldr	r3, [pc, #68]	; (e278 <_sercom_init_irq_param+0x48>)
    e232:	4298      	cmp	r0, r3
    e234:	d011      	beq.n	e25a <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    e236:	4b11      	ldr	r3, [pc, #68]	; (e27c <_sercom_init_irq_param+0x4c>)
    e238:	4298      	cmp	r0, r3
    e23a:	d011      	beq.n	e260 <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    e23c:	4b10      	ldr	r3, [pc, #64]	; (e280 <_sercom_init_irq_param+0x50>)
    e23e:	4298      	cmp	r0, r3
    e240:	d011      	beq.n	e266 <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    e242:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    e246:	d011      	beq.n	e26c <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    e248:	4b0e      	ldr	r3, [pc, #56]	; (e284 <_sercom_init_irq_param+0x54>)
    e24a:	4298      	cmp	r0, r3
    e24c:	d011      	beq.n	e272 <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    e24e:	4b0e      	ldr	r3, [pc, #56]	; (e288 <_sercom_init_irq_param+0x58>)
    e250:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    e252:	bf04      	itt	eq
    e254:	4b0d      	ldreq	r3, [pc, #52]	; (e28c <_sercom_init_irq_param+0x5c>)
    e256:	6159      	streq	r1, [r3, #20]
    e258:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    e25a:	4b0c      	ldr	r3, [pc, #48]	; (e28c <_sercom_init_irq_param+0x5c>)
    e25c:	6019      	str	r1, [r3, #0]
    e25e:	e7f0      	b.n	e242 <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    e260:	4b0a      	ldr	r3, [pc, #40]	; (e28c <_sercom_init_irq_param+0x5c>)
    e262:	6059      	str	r1, [r3, #4]
    e264:	e7f0      	b.n	e248 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    e266:	4b09      	ldr	r3, [pc, #36]	; (e28c <_sercom_init_irq_param+0x5c>)
    e268:	6099      	str	r1, [r3, #8]
    e26a:	e7f0      	b.n	e24e <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    e26c:	4b07      	ldr	r3, [pc, #28]	; (e28c <_sercom_init_irq_param+0x5c>)
    e26e:	60d9      	str	r1, [r3, #12]
    e270:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    e272:	4b06      	ldr	r3, [pc, #24]	; (e28c <_sercom_init_irq_param+0x5c>)
    e274:	6119      	str	r1, [r3, #16]
    e276:	4770      	bx	lr
    e278:	40003000 	.word	0x40003000
    e27c:	40003400 	.word	0x40003400
    e280:	41014000 	.word	0x41014000
    e284:	43000400 	.word	0x43000400
    e288:	43000800 	.word	0x43000800
    e28c:	20000b0c 	.word	0x20000b0c

0000e290 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    e290:	b510      	push	{r4, lr}
    e292:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    e294:	4b44      	ldr	r3, [pc, #272]	; (e3a8 <_usart_init+0x118>)
    e296:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    e298:	2800      	cmp	r0, #0
    e29a:	d063      	beq.n	e364 <_usart_init+0xd4>
    e29c:	2801      	cmp	r0, #1
    e29e:	d05b      	beq.n	e358 <_usart_init+0xc8>
    e2a0:	2802      	cmp	r0, #2
    e2a2:	d05b      	beq.n	e35c <_usart_init+0xcc>
    e2a4:	2804      	cmp	r0, #4
    e2a6:	d05b      	beq.n	e360 <_usart_init+0xd0>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    e2a8:	2806      	cmp	r0, #6
    e2aa:	bf14      	ite	ne
    e2ac:	2100      	movne	r1, #0
    e2ae:	2104      	moveq	r1, #4
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    e2b0:	69e3      	ldr	r3, [r4, #28]
	uint8_t i = _get_sercom_index(hw);

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    e2b2:	f013 0f01 	tst.w	r3, #1
    e2b6:	d122      	bne.n	e2fe <_usart_init+0x6e>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    e2b8:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    e2bc:	4a3b      	ldr	r2, [pc, #236]	; (e3ac <_usart_init+0x11c>)
    e2be:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    e2c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    e2c4:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e2c8:	69e3      	ldr	r3, [r4, #28]
    e2ca:	f013 0f03 	tst.w	r3, #3
    e2ce:	d1fb      	bne.n	e2c8 <_usart_init+0x38>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    e2d0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    e2d2:	f013 0f02 	tst.w	r3, #2
    e2d6:	d00b      	beq.n	e2f0 <_usart_init+0x60>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    e2d8:	6823      	ldr	r3, [r4, #0]
    e2da:	f023 0302 	bic.w	r3, r3, #2
    e2de:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e2e0:	69e3      	ldr	r3, [r4, #28]
    e2e2:	f013 0f03 	tst.w	r3, #3
    e2e6:	d1fb      	bne.n	e2e0 <_usart_init+0x50>
    e2e8:	69e3      	ldr	r3, [r4, #28]
    e2ea:	f013 0f02 	tst.w	r3, #2
    e2ee:	d1fb      	bne.n	e2e8 <_usart_init+0x58>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    e2f0:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    e2f4:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e2f6:	69e3      	ldr	r3, [r4, #28]
    e2f8:	f013 0f03 	tst.w	r3, #3
    e2fc:	d1fb      	bne.n	e2f6 <_usart_init+0x66>
    e2fe:	69e3      	ldr	r3, [r4, #28]
    e300:	f013 0f01 	tst.w	r3, #1
    e304:	d1fb      	bne.n	e2fe <_usart_init+0x6e>
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    e306:	460a      	mov	r2, r1
    e308:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    e30c:	4b27      	ldr	r3, [pc, #156]	; (e3ac <_usart_init+0x11c>)
    e30e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    e312:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    e314:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e316:	69e3      	ldr	r3, [r4, #28]
    e318:	f013 0f03 	tst.w	r3, #3
    e31c:	d1fb      	bne.n	e316 <_usart_init+0x86>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    e31e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    e322:	4922      	ldr	r1, [pc, #136]	; (e3ac <_usart_init+0x11c>)
    e324:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    e32a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e32c:	69e3      	ldr	r3, [r4, #28]
    e32e:	f013 0f1f 	tst.w	r3, #31
    e332:	d1fb      	bne.n	e32c <_usart_init+0x9c>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    e334:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    e338:	491c      	ldr	r1, [pc, #112]	; (e3ac <_usart_init+0x11c>)
    e33a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e33e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    e340:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    e342:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    e346:	d10f      	bne.n	e368 <_usart_init+0xd8>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    e348:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    e34c:	4917      	ldr	r1, [pc, #92]	; (e3ac <_usart_init+0x11c>)
    e34e:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e352:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    e354:	81a3      	strh	r3, [r4, #12]
    e356:	e016      	b.n	e386 <_usart_init+0xf6>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    e358:	2101      	movs	r1, #1
    e35a:	e7a9      	b.n	e2b0 <_usart_init+0x20>
    e35c:	2102      	movs	r1, #2
    e35e:	e7a7      	b.n	e2b0 <_usart_init+0x20>
    e360:	2103      	movs	r1, #3
    e362:	e7a5      	b.n	e2b0 <_usart_init+0x20>
    e364:	2100      	movs	r1, #0
    e366:	e7a3      	b.n	e2b0 <_usart_init+0x20>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    e368:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    e36c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e370:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    e372:	89a1      	ldrh	r1, [r4, #12]
    e374:	f360 010c 	bfi	r1, r0, #0, #13
    e378:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    e37a:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    e37e:	89a3      	ldrh	r3, [r4, #12]
    e380:	f361 334f 	bfi	r3, r1, #13, #3
    e384:	81a3      	strh	r3, [r4, #12]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    e386:	4b09      	ldr	r3, [pc, #36]	; (e3ac <_usart_init+0x11c>)
    e388:	0051      	lsls	r1, r2, #1
    e38a:	1888      	adds	r0, r1, r2
    e38c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    e390:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    e394:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    e396:	440a      	add	r2, r1
    e398:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    e39c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    e3a0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	return ERR_NONE;
}
    e3a4:	2000      	movs	r0, #0
    e3a6:	bd10      	pop	{r4, pc}
    e3a8:	0000e17d 	.word	0x0000e17d
    e3ac:	00014cf0 	.word	0x00014cf0

0000e3b0 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    e3b0:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    e3b2:	4b03      	ldr	r3, [pc, #12]	; (e3c0 <_get_i2cm_index+0x10>)
    e3b4:	4798      	blx	r3
		}
	}

	ASSERT(false);
	return -1;
}
    e3b6:	3805      	subs	r0, #5
    e3b8:	bf18      	it	ne
    e3ba:	f04f 30ff 	movne.w	r0, #4294967295
    e3be:	bd08      	pop	{r3, pc}
    e3c0:	0000e17d 	.word	0x0000e17d

0000e3c4 <_sercom_i2c_m_irq_handler>:
 * \internal Sercom i2c master interrupt handler
 *
 * \param[in] i2c_dev The pointer to i2c device
 */
static void _sercom_i2c_m_irq_handler(struct _i2c_m_async_device *i2c_dev)
{
    e3c4:	b510      	push	{r4, lr}
	void *   hw    = i2c_dev->hw;
    e3c6:	6903      	ldr	r3, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    e3c8:	7e19      	ldrb	r1, [r3, #24]
    e3ca:	b2c9      	uxtb	r1, r1
	int32_t  ret   = I2C_OK;

	ASSERT(i2c_dev);
	ASSERT(i2c_dev->hw);

	while (!(flags & ERROR_FLAG)) {
    e3cc:	f011 0f80 	tst.w	r1, #128	; 0x80
    e3d0:	f040 80eb 	bne.w	e5aa <_sercom_i2c_m_irq_handler+0x1e6>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    e3d4:	681c      	ldr	r4, [r3, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e3d6:	69da      	ldr	r2, [r3, #28]
    e3d8:	f012 0f04 	tst.w	r2, #4
    e3dc:	d1fb      	bne.n	e3d6 <_sercom_i2c_m_irq_handler+0x12>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    e3de:	8b5a      	ldrh	r2, [r3, #26]
    e3e0:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    e3e2:	f011 0f01 	tst.w	r1, #1
    e3e6:	f000 808b 	beq.w	e500 <_sercom_i2c_m_irq_handler+0x13c>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    e3ea:	f012 0f02 	tst.w	r2, #2
    e3ee:	d01f      	beq.n	e430 <_sercom_i2c_m_irq_handler+0x6c>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    e3f0:	2101      	movs	r1, #1
    e3f2:	7619      	strb	r1, [r3, #24]
			msg->flags |= I2C_M_FAIL;
    e3f4:	8843      	ldrh	r3, [r0, #2]
    e3f6:	b29b      	uxth	r3, r3
    e3f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    e3fc:	8043      	strh	r3, [r0, #2]
			msg->flags &= ~I2C_M_BUSY;
    e3fe:	8843      	ldrh	r3, [r0, #2]
    e400:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    e404:	041b      	lsls	r3, r3, #16
    e406:	0c1b      	lsrs	r3, r3, #16
    e408:	8043      	strh	r3, [r0, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    e40a:	400a      	ands	r2, r1
			return I2C_ERR_BAD_ADDRESS;
    e40c:	2a00      	cmp	r2, #0
    e40e:	bf14      	ite	ne
    e410:	f06f 0104 	mvnne.w	r1, #4
    e414:	f06f 0103 	mvneq.w	r1, #3
		}

		return;
	}

	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    e418:	8843      	ldrh	r3, [r0, #2]
    e41a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    e41e:	041b      	lsls	r3, r3, #16
    e420:	0c1b      	lsrs	r3, r3, #16
    e422:	8043      	strh	r3, [r0, #2]
	if (i2c_dev->cb.error) {
    e424:	6943      	ldr	r3, [r0, #20]
    e426:	2b00      	cmp	r3, #0
    e428:	f000 80be 	beq.w	e5a8 <_sercom_i2c_m_irq_handler+0x1e4>
		if (ret != I2C_OK) {
			i2c_dev->cb.error(i2c_dev, ret);
    e42c:	4798      	blx	r3
    e42e:	bd10      	pop	{r4, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    e430:	f012 0f04 	tst.w	r2, #4
    e434:	d122      	bne.n	e47c <_sercom_i2c_m_irq_handler+0xb8>
			if (msg->flags & I2C_M_TEN) {
    e436:	8842      	ldrh	r2, [r0, #2]
    e438:	f412 6f80 	tst.w	r2, #1024	; 0x400
    e43c:	d03c      	beq.n	e4b8 <_sercom_i2c_m_irq_handler+0xf4>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    e43e:	8802      	ldrh	r2, [r0, #0]
    e440:	09d2      	lsrs	r2, r2, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    e442:	f002 0406 	and.w	r4, r2, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e446:	69da      	ldr	r2, [r3, #28]
    e448:	f012 0f04 	tst.w	r2, #4
    e44c:	d1fb      	bne.n	e446 <_sercom_i2c_m_irq_handler+0x82>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    e44e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    e450:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    e454:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
    e458:	4322      	orrs	r2, r4
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    e45a:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e45c:	69da      	ldr	r2, [r3, #28]
    e45e:	f012 0f04 	tst.w	r2, #4
    e462:	d1fb      	bne.n	e45c <_sercom_i2c_m_irq_handler+0x98>
				msg->flags &= ~I2C_M_TEN;
    e464:	8843      	ldrh	r3, [r0, #2]
    e466:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    e46a:	041b      	lsls	r3, r3, #16
    e46c:	0c1b      	lsrs	r3, r3, #16
    e46e:	8043      	strh	r3, [r0, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    e470:	6983      	ldr	r3, [r0, #24]
    e472:	2b00      	cmp	r3, #0
    e474:	f000 8084 	beq.w	e580 <_sercom_i2c_m_irq_handler+0x1bc>
			i2c_dev->cb.tx_complete(i2c_dev);
    e478:	4798      	blx	r3
    e47a:	bd10      	pop	{r4, pc}
				if (msg->len > 0) {
    e47c:	6842      	ldr	r2, [r0, #4]
    e47e:	2a00      	cmp	r2, #0
    e480:	dd04      	ble.n	e48c <_sercom_i2c_m_irq_handler+0xc8>
					msg->flags |= I2C_M_FAIL;
    e482:	8842      	ldrh	r2, [r0, #2]
    e484:	b292      	uxth	r2, r2
    e486:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    e48a:	8042      	strh	r2, [r0, #2]
				if (msg->flags & I2C_M_STOP) {
    e48c:	8842      	ldrh	r2, [r0, #2]
    e48e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    e492:	d108      	bne.n	e4a6 <_sercom_i2c_m_irq_handler+0xe2>
				msg->flags &= ~I2C_M_BUSY;
    e494:	8843      	ldrh	r3, [r0, #2]
    e496:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    e49a:	041b      	lsls	r3, r3, #16
    e49c:	0c1b      	lsrs	r3, r3, #16
    e49e:	8043      	strh	r3, [r0, #2]
				return I2C_NACK;
    e4a0:	f06f 0101 	mvn.w	r1, #1
    e4a4:	e7b8      	b.n	e418 <_sercom_i2c_m_irq_handler+0x54>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    e4a6:	685a      	ldr	r2, [r3, #4]
    e4a8:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    e4ac:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e4ae:	69da      	ldr	r2, [r3, #28]
    e4b0:	f012 0f04 	tst.w	r2, #4
    e4b4:	d1fb      	bne.n	e4ae <_sercom_i2c_m_irq_handler+0xea>
    e4b6:	e7ed      	b.n	e494 <_sercom_i2c_m_irq_handler+0xd0>
			if (msg->len == 0) {
    e4b8:	6842      	ldr	r2, [r0, #4]
    e4ba:	b99a      	cbnz	r2, e4e4 <_sercom_i2c_m_irq_handler+0x120>
				if (msg->flags & I2C_M_STOP) {
    e4bc:	8842      	ldrh	r2, [r0, #2]
    e4be:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    e4c2:	d106      	bne.n	e4d2 <_sercom_i2c_m_irq_handler+0x10e>
				msg->flags &= ~I2C_M_BUSY;
    e4c4:	8843      	ldrh	r3, [r0, #2]
    e4c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    e4ca:	041b      	lsls	r3, r3, #16
    e4cc:	0c1b      	lsrs	r3, r3, #16
    e4ce:	8043      	strh	r3, [r0, #2]
    e4d0:	e7ce      	b.n	e470 <_sercom_i2c_m_irq_handler+0xac>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    e4d2:	685a      	ldr	r2, [r3, #4]
    e4d4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    e4d8:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e4da:	69da      	ldr	r2, [r3, #28]
    e4dc:	f012 0f04 	tst.w	r2, #4
    e4e0:	d1fb      	bne.n	e4da <_sercom_i2c_m_irq_handler+0x116>
    e4e2:	e7ef      	b.n	e4c4 <_sercom_i2c_m_irq_handler+0x100>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    e4e4:	6882      	ldr	r2, [r0, #8]
    e4e6:	7812      	ldrb	r2, [r2, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    e4e8:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e4ea:	69da      	ldr	r2, [r3, #28]
    e4ec:	f012 0f04 	tst.w	r2, #4
    e4f0:	d1fb      	bne.n	e4ea <_sercom_i2c_m_irq_handler+0x126>
				msg->buffer++;
    e4f2:	6883      	ldr	r3, [r0, #8]
    e4f4:	3301      	adds	r3, #1
    e4f6:	6083      	str	r3, [r0, #8]
				msg->len--;
    e4f8:	6843      	ldr	r3, [r0, #4]
    e4fa:	3b01      	subs	r3, #1
    e4fc:	6043      	str	r3, [r0, #4]
    e4fe:	e7b7      	b.n	e470 <_sercom_i2c_m_irq_handler+0xac>
	} else if (flags & SB_FLAG) {
    e500:	f011 0f02 	tst.w	r1, #2
    e504:	d03f      	beq.n	e586 <_sercom_i2c_m_irq_handler+0x1c2>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    e506:	6841      	ldr	r1, [r0, #4]
    e508:	2900      	cmp	r1, #0
    e50a:	d034      	beq.n	e576 <_sercom_i2c_m_irq_handler+0x1b2>
    e50c:	f012 0f04 	tst.w	r2, #4
    e510:	d131      	bne.n	e576 <_sercom_i2c_m_irq_handler+0x1b2>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    e512:	f3c4 64c0 	ubfx	r4, r4, #27, #1
			msg->len--;
    e516:	3901      	subs	r1, #1
    e518:	6041      	str	r1, [r0, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    e51a:	2900      	cmp	r1, #0
    e51c:	d134      	bne.n	e588 <_sercom_i2c_m_irq_handler+0x1c4>
    e51e:	2c00      	cmp	r4, #0
    e520:	d036      	beq.n	e590 <_sercom_i2c_m_irq_handler+0x1cc>
				if (msg->flags & I2C_M_STOP) {
    e522:	8842      	ldrh	r2, [r0, #2]
    e524:	f412 4f00 	tst.w	r2, #32768	; 0x8000
    e528:	d114      	bne.n	e554 <_sercom_i2c_m_irq_handler+0x190>
				msg->flags &= ~I2C_M_BUSY;
    e52a:	8842      	ldrh	r2, [r0, #2]
    e52c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    e530:	0412      	lsls	r2, r2, #16
    e532:	0c12      	lsrs	r2, r2, #16
    e534:	8042      	strh	r2, [r0, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    e536:	6881      	ldr	r1, [r0, #8]
    e538:	1c4a      	adds	r2, r1, #1
    e53a:	6082      	str	r2, [r0, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e53c:	69da      	ldr	r2, [r3, #28]
    e53e:	f012 0f04 	tst.w	r2, #4
    e542:	d1fb      	bne.n	e53c <_sercom_i2c_m_irq_handler+0x178>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    e544:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    e546:	700a      	strb	r2, [r1, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    e548:	2202      	movs	r2, #2
    e54a:	761a      	strb	r2, [r3, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    e54c:	69c3      	ldr	r3, [r0, #28]
    e54e:	b1d3      	cbz	r3, e586 <_sercom_i2c_m_irq_handler+0x1c2>
			i2c_dev->cb.rx_complete(i2c_dev);
    e550:	4798      	blx	r3
    e552:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    e554:	685a      	ldr	r2, [r3, #4]
    e556:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    e55a:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e55c:	69da      	ldr	r2, [r3, #28]
    e55e:	f012 0f04 	tst.w	r2, #4
    e562:	d1fb      	bne.n	e55c <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    e564:	685a      	ldr	r2, [r3, #4]
    e566:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
    e56a:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e56c:	69da      	ldr	r2, [r3, #28]
    e56e:	f012 0f04 	tst.w	r2, #4
    e572:	d1fb      	bne.n	e56c <_sercom_i2c_m_irq_handler+0x1a8>
    e574:	e7d9      	b.n	e52a <_sercom_i2c_m_irq_handler+0x166>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    e576:	2202      	movs	r2, #2
    e578:	761a      	strb	r2, [r3, #24]
			return I2C_NACK;
    e57a:	f06f 0101 	mvn.w	r1, #1
    e57e:	e74b      	b.n	e418 <_sercom_i2c_m_irq_handler+0x54>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    e580:	f011 0f02 	tst.w	r1, #2
    e584:	d1e2      	bne.n	e54c <_sercom_i2c_m_irq_handler+0x188>
    e586:	bd10      	pop	{r4, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    e588:	2901      	cmp	r1, #1
    e58a:	d1d4      	bne.n	e536 <_sercom_i2c_m_irq_handler+0x172>
    e58c:	2c00      	cmp	r4, #0
    e58e:	d0d2      	beq.n	e536 <_sercom_i2c_m_irq_handler+0x172>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    e590:	685a      	ldr	r2, [r3, #4]
    e592:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    e596:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e598:	69da      	ldr	r2, [r3, #28]
    e59a:	f012 0f04 	tst.w	r2, #4
    e59e:	d1fb      	bne.n	e598 <_sercom_i2c_m_irq_handler+0x1d4>
			if (msg->len == 0) {
    e5a0:	6842      	ldr	r2, [r0, #4]
    e5a2:	2a00      	cmp	r2, #0
    e5a4:	d0bd      	beq.n	e522 <_sercom_i2c_m_irq_handler+0x15e>
    e5a6:	e7c6      	b.n	e536 <_sercom_i2c_m_irq_handler+0x172>
    e5a8:	bd10      	pop	{r4, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    e5aa:	8843      	ldrh	r3, [r0, #2]
    e5ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    e5b0:	041b      	lsls	r3, r3, #16
    e5b2:	0c1b      	lsrs	r3, r3, #16
    e5b4:	8043      	strh	r3, [r0, #2]
	if (i2c_dev->cb.error) {
    e5b6:	6943      	ldr	r3, [r0, #20]
    e5b8:	2b00      	cmp	r3, #0
    e5ba:	d0e4      	beq.n	e586 <_sercom_i2c_m_irq_handler+0x1c2>
		} else {
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    e5bc:	f06f 0104 	mvn.w	r1, #4
    e5c0:	4798      	blx	r3
    e5c2:	bd10      	pop	{r4, pc}

0000e5c4 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    e5c4:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    e5c6:	4b03      	ldr	r3, [pc, #12]	; (e5d4 <_sercom_get_irq_num+0x10>)
    e5c8:	4798      	blx	r3
    e5ca:	0080      	lsls	r0, r0, #2
    e5cc:	302e      	adds	r0, #46	; 0x2e
}
    e5ce:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    e5d2:	bd08      	pop	{r3, pc}
    e5d4:	0000e17d 	.word	0x0000e17d

0000e5d8 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    e5d8:	b538      	push	{r3, r4, r5, lr}
    e5da:	4605      	mov	r5, r0
    e5dc:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    e5de:	4608      	mov	r0, r1
    e5e0:	4b34      	ldr	r3, [pc, #208]	; (e6b4 <_i2c_m_sync_init_impl+0xdc>)
    e5e2:	4798      	blx	r3
    e5e4:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    e5e6:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    e5e8:	f013 0f01 	tst.w	r3, #1
    e5ec:	d123      	bne.n	e636 <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    e5ee:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e5f2:	4a31      	ldr	r2, [pc, #196]	; (e6b8 <_i2c_m_sync_init_impl+0xe0>)
    e5f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    e5f8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e5fc:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e600:	69e3      	ldr	r3, [r4, #28]
    e602:	f013 0f03 	tst.w	r3, #3
    e606:	d1fb      	bne.n	e600 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    e608:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    e60a:	f013 0f02 	tst.w	r3, #2
    e60e:	d00b      	beq.n	e628 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    e610:	6823      	ldr	r3, [r4, #0]
    e612:	f023 0302 	bic.w	r3, r3, #2
    e616:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e618:	69e3      	ldr	r3, [r4, #28]
    e61a:	f013 0f03 	tst.w	r3, #3
    e61e:	d1fb      	bne.n	e618 <_i2c_m_sync_init_impl+0x40>
    e620:	69e3      	ldr	r3, [r4, #28]
    e622:	f013 0f02 	tst.w	r3, #2
    e626:	d1fb      	bne.n	e620 <_i2c_m_sync_init_impl+0x48>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    e628:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    e62c:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e62e:	69e3      	ldr	r3, [r4, #28]
    e630:	f013 0f03 	tst.w	r3, #3
    e634:	d1fb      	bne.n	e62e <_i2c_m_sync_init_impl+0x56>
    e636:	69e3      	ldr	r3, [r4, #28]
    e638:	f013 0f01 	tst.w	r3, #1
    e63c:	d1fb      	bne.n	e636 <_i2c_m_sync_init_impl+0x5e>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    e63e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e642:	4a1d      	ldr	r2, [pc, #116]	; (e6b8 <_i2c_m_sync_init_impl+0xe0>)
    e644:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    e648:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    e64c:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e64e:	69e3      	ldr	r3, [r4, #28]
    e650:	f013 0f03 	tst.w	r3, #3
    e654:	d1fb      	bne.n	e64e <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    e656:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e65a:	4917      	ldr	r1, [pc, #92]	; (e6b8 <_i2c_m_sync_init_impl+0xe0>)
    e65c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e660:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    e664:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e666:	69e3      	ldr	r3, [r4, #28]
    e668:	f013 0f04 	tst.w	r3, #4
    e66c:	d1fb      	bne.n	e666 <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    e66e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    e672:	4911      	ldr	r1, [pc, #68]	; (e6b8 <_i2c_m_sync_init_impl+0xe0>)
    e674:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    e678:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    e67c:	60e3      	str	r3, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    e67e:	f3c2 6301 	ubfx	r3, r2, #24, #2
    e682:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    e684:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    e686:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    e68a:	2b01      	cmp	r3, #1
    e68c:	bf94      	ite	ls
    e68e:	2300      	movls	r3, #0
    e690:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    e692:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    e696:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    e698:	69e3      	ldr	r3, [r4, #28]
    e69a:	f013 0f04 	tst.w	r3, #4
    e69e:	d1fb      	bne.n	e698 <_i2c_m_sync_init_impl+0xc0>

	service->trise = _i2cms[i].trise;
    e6a0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    e6a4:	4b04      	ldr	r3, [pc, #16]	; (e6b8 <_i2c_m_sync_init_impl+0xe0>)
    e6a6:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    e6aa:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    e6ae:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    e6b0:	2000      	movs	r0, #0
    e6b2:	bd38      	pop	{r3, r4, r5, pc}
    e6b4:	0000e3b1 	.word	0x0000e3b1
    e6b8:	00014cf0 	.word	0x00014cf0

0000e6bc <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e6bc:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    e6be:	f013 0f01 	tst.w	r3, #1
    e6c2:	d109      	bne.n	e6d8 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    e6c4:	6803      	ldr	r3, [r0, #0]
    e6c6:	f043 0302 	orr.w	r3, r3, #2
    e6ca:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e6cc:	69c3      	ldr	r3, [r0, #28]
    e6ce:	f013 0f03 	tst.w	r3, #3
    e6d2:	d1fb      	bne.n	e6cc <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    e6d4:	2000      	movs	r0, #0
    e6d6:	4770      	bx	lr
		return ERR_BUSY;
    e6d8:	f06f 0003 	mvn.w	r0, #3
}
    e6dc:	4770      	bx	lr
	...

0000e6e0 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    e6e0:	b538      	push	{r3, r4, r5, lr}
    e6e2:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    e6e4:	4b0b      	ldr	r3, [pc, #44]	; (e714 <_spi_async_enable+0x34>)
    e6e6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    e6e8:	4620      	mov	r0, r4
    e6ea:	4b0b      	ldr	r3, [pc, #44]	; (e718 <_spi_async_enable+0x38>)
    e6ec:	4798      	blx	r3
    e6ee:	1d01      	adds	r1, r0, #4
    e6f0:	b2c9      	uxtb	r1, r1
    e6f2:	2501      	movs	r5, #1
    e6f4:	4c09      	ldr	r4, [pc, #36]	; (e71c <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    e6f6:	1c43      	adds	r3, r0, #1
    e6f8:	b2db      	uxtb	r3, r3
    e6fa:	0942      	lsrs	r2, r0, #5
    e6fc:	f000 001f 	and.w	r0, r0, #31
    e700:	fa05 f000 	lsl.w	r0, r5, r0
    e704:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    e708:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    e70a:	4299      	cmp	r1, r3
    e70c:	d1f3      	bne.n	e6f6 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    e70e:	2000      	movs	r0, #0
    e710:	bd38      	pop	{r3, r4, r5, pc}
    e712:	bf00      	nop
    e714:	0000e6bd 	.word	0x0000e6bd
    e718:	0000e5c5 	.word	0x0000e5c5
    e71c:	e000e100 	.word	0xe000e100

0000e720 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    e720:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    e722:	f013 0f03 	tst.w	r3, #3
    e726:	d111      	bne.n	e74c <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e728:	69c3      	ldr	r3, [r0, #28]
    e72a:	f013 0f03 	tst.w	r3, #3
    e72e:	d1fb      	bne.n	e728 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    e730:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    e732:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    e736:	0709      	lsls	r1, r1, #28
    e738:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    e73c:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    e73e:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    e740:	69c3      	ldr	r3, [r0, #28]
    e742:	f013 0f03 	tst.w	r3, #3
    e746:	d1fb      	bne.n	e740 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    e748:	2000      	movs	r0, #0
    e74a:	4770      	bx	lr
		return ERR_BUSY;
    e74c:	f06f 0003 	mvn.w	r0, #3
}
    e750:	4770      	bx	lr

0000e752 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    e752:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    e754:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    e756:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    e758:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    e75a:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    e75c:	f013 0f01 	tst.w	r3, #1
    e760:	d109      	bne.n	e776 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    e762:	f013 0f04 	tst.w	r3, #4
    e766:	d109      	bne.n	e77c <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    e768:	f013 0f02 	tst.w	r3, #2
    e76c:	d109      	bne.n	e782 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    e76e:	f013 0f80 	tst.w	r3, #128	; 0x80
    e772:	d10b      	bne.n	e78c <_spi_handler+0x3a>
    e774:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    e776:	6883      	ldr	r3, [r0, #8]
    e778:	4798      	blx	r3
    e77a:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    e77c:	68c3      	ldr	r3, [r0, #12]
    e77e:	4798      	blx	r3
    e780:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    e782:	2302      	movs	r3, #2
    e784:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    e786:	6903      	ldr	r3, [r0, #16]
    e788:	4798      	blx	r3
    e78a:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    e78c:	2304      	movs	r3, #4
    e78e:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    e790:	2380      	movs	r3, #128	; 0x80
    e792:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    e794:	6943      	ldr	r3, [r0, #20]
    e796:	f06f 0112 	mvn.w	r1, #18
    e79a:	4798      	blx	r3
	}
}
    e79c:	e7ea      	b.n	e774 <_spi_handler+0x22>
	...

0000e7a0 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    e7a0:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    e7a2:	4b03      	ldr	r3, [pc, #12]	; (e7b0 <_spi_get_tx_dma_channel+0x10>)
    e7a4:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    e7a6:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    e7a8:	bf0c      	ite	eq
    e7aa:	2008      	moveq	r0, #8
    e7ac:	2000      	movne	r0, #0
    e7ae:	bd08      	pop	{r3, pc}
    e7b0:	0000e17d 	.word	0x0000e17d

0000e7b4 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    e7b4:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    e7b6:	4b03      	ldr	r3, [pc, #12]	; (e7c4 <_spi_get_rx_dma_channel+0x10>)
    e7b8:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    e7ba:	2807      	cmp	r0, #7
    e7bc:	bf8c      	ite	hi
    e7be:	2000      	movhi	r0, #0
    e7c0:	2001      	movls	r0, #1
    e7c2:	bd08      	pop	{r3, pc}
    e7c4:	0000e17d 	.word	0x0000e17d

0000e7c8 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    e7c8:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    e7ca:	6883      	ldr	r3, [r0, #8]
    e7cc:	689b      	ldr	r3, [r3, #8]
    e7ce:	b103      	cbz	r3, e7d2 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    e7d0:	4798      	blx	r3
    e7d2:	bd08      	pop	{r3, pc}

0000e7d4 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    e7d4:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    e7d6:	6883      	ldr	r3, [r0, #8]
    e7d8:	685b      	ldr	r3, [r3, #4]
    e7da:	b103      	cbz	r3, e7de <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    e7dc:	4798      	blx	r3
    e7de:	bd08      	pop	{r3, pc}

0000e7e0 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    e7e0:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    e7e2:	6883      	ldr	r3, [r0, #8]
    e7e4:	68db      	ldr	r3, [r3, #12]
    e7e6:	b103      	cbz	r3, e7ea <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    e7e8:	4798      	blx	r3
    e7ea:	bd08      	pop	{r3, pc}

0000e7ec <_usart_set_parity>:
{
    e7ec:	b570      	push	{r4, r5, r6, lr}
    e7ee:	b082      	sub	sp, #8
    e7f0:	4604      	mov	r4, r0
    e7f2:	460e      	mov	r6, r1
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e7f4:	69e3      	ldr	r3, [r4, #28]
    e7f6:	f013 0f03 	tst.w	r3, #3
    e7fa:	d1fb      	bne.n	e7f4 <_usart_set_parity+0x8>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    e7fc:	6825      	ldr	r5, [r4, #0]
	return (bool)tmp;
    e7fe:	f3c5 0540 	ubfx	r5, r5, #1, #1
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    e802:	6823      	ldr	r3, [r4, #0]
    e804:	f023 0302 	bic.w	r3, r3, #2
    e808:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e80a:	69e3      	ldr	r3, [r4, #28]
    e80c:	f013 0f03 	tst.w	r3, #3
    e810:	d1fb      	bne.n	e80a <_usart_set_parity+0x1e>
	CRITICAL_SECTION_ENTER()
    e812:	a801      	add	r0, sp, #4
    e814:	4b1a      	ldr	r3, [pc, #104]	; (e880 <_usart_set_parity+0x94>)
    e816:	4798      	blx	r3
    e818:	69e3      	ldr	r3, [r4, #28]
    e81a:	f013 0f02 	tst.w	r3, #2
    e81e:	d1fb      	bne.n	e818 <_usart_set_parity+0x2c>
	if (USART_PARITY_NONE != parity) {
    e820:	2e02      	cmp	r6, #2
    e822:	d023      	beq.n	e86c <_usart_set_parity+0x80>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    e824:	6823      	ldr	r3, [r4, #0]
    e826:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    e82a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e82c:	69e3      	ldr	r3, [r4, #28]
    e82e:	f013 0f1f 	tst.w	r3, #31
    e832:	d1fb      	bne.n	e82c <_usart_set_parity+0x40>
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    e834:	6863      	ldr	r3, [r4, #4]
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    e836:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    e83a:	3600      	adds	r6, #0
    e83c:	bf18      	it	ne
    e83e:	2601      	movne	r6, #1
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    e840:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    e844:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e846:	69e3      	ldr	r3, [r4, #28]
    e848:	f013 0f1f 	tst.w	r3, #31
    e84c:	d1fb      	bne.n	e846 <_usart_set_parity+0x5a>
	CRITICAL_SECTION_LEAVE()
    e84e:	a801      	add	r0, sp, #4
    e850:	4b0c      	ldr	r3, [pc, #48]	; (e884 <_usart_set_parity+0x98>)
    e852:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    e854:	6823      	ldr	r3, [r4, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    e856:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    e85a:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    e85e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e860:	69e3      	ldr	r3, [r4, #28]
    e862:	f013 0f03 	tst.w	r3, #3
    e866:	d1fb      	bne.n	e860 <_usart_set_parity+0x74>
}
    e868:	b002      	add	sp, #8
    e86a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    e86c:	6823      	ldr	r3, [r4, #0]
    e86e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    e872:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e874:	69e3      	ldr	r3, [r4, #28]
    e876:	f013 0f1f 	tst.w	r3, #31
    e87a:	d1fb      	bne.n	e874 <_usart_set_parity+0x88>
    e87c:	e7da      	b.n	e834 <_usart_set_parity+0x48>
    e87e:	bf00      	nop
    e880:	0000c1fd 	.word	0x0000c1fd
    e884:	0000c20b 	.word	0x0000c20b

0000e888 <_usart_sync_init>:
{
    e888:	b508      	push	{r3, lr}
	device->hw = hw;
    e88a:	6001      	str	r1, [r0, #0]
	return _usart_init(hw);
    e88c:	4608      	mov	r0, r1
    e88e:	4b01      	ldr	r3, [pc, #4]	; (e894 <_usart_sync_init+0xc>)
    e890:	4798      	blx	r3
}
    e892:	bd08      	pop	{r3, pc}
    e894:	0000e291 	.word	0x0000e291

0000e898 <_usart_async_init>:
{
    e898:	b570      	push	{r4, r5, r6, lr}
    e89a:	4606      	mov	r6, r0
    e89c:	460d      	mov	r5, r1
	init_status = _usart_init(hw);
    e89e:	4608      	mov	r0, r1
    e8a0:	4b14      	ldr	r3, [pc, #80]	; (e8f4 <_usart_async_init+0x5c>)
    e8a2:	4798      	blx	r3
	if (init_status) {
    e8a4:	4604      	mov	r4, r0
    e8a6:	b108      	cbz	r0, e8ac <_usart_async_init+0x14>
}
    e8a8:	4620      	mov	r0, r4
    e8aa:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    e8ac:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    e8ae:	4631      	mov	r1, r6
    e8b0:	4628      	mov	r0, r5
    e8b2:	4b11      	ldr	r3, [pc, #68]	; (e8f8 <_usart_async_init+0x60>)
    e8b4:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    e8b6:	4628      	mov	r0, r5
    e8b8:	4b10      	ldr	r3, [pc, #64]	; (e8fc <_usart_async_init+0x64>)
    e8ba:	4798      	blx	r3
    e8bc:	1d01      	adds	r1, r0, #4
    e8be:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e8c0:	2501      	movs	r5, #1
    e8c2:	f000 021f 	and.w	r2, r0, #31
    e8c6:	fa05 f202 	lsl.w	r2, r5, r2
    e8ca:	0943      	lsrs	r3, r0, #5
    e8cc:	009b      	lsls	r3, r3, #2
    e8ce:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    e8d2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    e8d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    e8da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    e8de:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e8e2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    e8e6:	601a      	str	r2, [r3, #0]
		irq++;
    e8e8:	3001      	adds	r0, #1
    e8ea:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    e8ec:	4281      	cmp	r1, r0
    e8ee:	d1e8      	bne.n	e8c2 <_usart_async_init+0x2a>
    e8f0:	e7da      	b.n	e8a8 <_usart_async_init+0x10>
    e8f2:	bf00      	nop
    e8f4:	0000e291 	.word	0x0000e291
    e8f8:	0000e231 	.word	0x0000e231
    e8fc:	0000e5c5 	.word	0x0000e5c5

0000e900 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    e900:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    e902:	6813      	ldr	r3, [r2, #0]
    e904:	f043 0302 	orr.w	r3, r3, #2
    e908:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e90a:	69d3      	ldr	r3, [r2, #28]
    e90c:	f013 0f03 	tst.w	r3, #3
    e910:	d1fb      	bne.n	e90a <_usart_sync_enable+0xa>
}
    e912:	4770      	bx	lr

0000e914 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    e914:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    e916:	6813      	ldr	r3, [r2, #0]
    e918:	f043 0302 	orr.w	r3, r3, #2
    e91c:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e91e:	69d3      	ldr	r3, [r2, #28]
    e920:	f013 0f03 	tst.w	r3, #3
    e924:	d1fb      	bne.n	e91e <_usart_async_enable+0xa>
}
    e926:	4770      	bx	lr

0000e928 <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
    e928:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    e92a:	6813      	ldr	r3, [r2, #0]
    e92c:	f023 0302 	bic.w	r3, r3, #2
    e930:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    e932:	69d3      	ldr	r3, [r2, #28]
    e934:	f013 0f03 	tst.w	r3, #3
    e938:	d1fb      	bne.n	e932 <_usart_async_disable+0xa>
}
    e93a:	4770      	bx	lr

0000e93c <_usart_async_set_parity>:
{
    e93c:	b508      	push	{r3, lr}
	_usart_set_parity(device->hw, parity);
    e93e:	6980      	ldr	r0, [r0, #24]
    e940:	4b01      	ldr	r3, [pc, #4]	; (e948 <_usart_async_set_parity+0xc>)
    e942:	4798      	blx	r3
    e944:	bd08      	pop	{r3, pc}
    e946:	bf00      	nop
    e948:	0000e7ed 	.word	0x0000e7ed

0000e94c <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    e94c:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    e94e:	6299      	str	r1, [r3, #40]	; 0x28
    e950:	4770      	bx	lr

0000e952 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    e952:	6983      	ldr	r3, [r0, #24]
    e954:	6299      	str	r1, [r3, #40]	; 0x28
    e956:	4770      	bx	lr

0000e958 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    e958:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    e95a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    e95c:	b2c0      	uxtb	r0, r0
    e95e:	4770      	bx	lr

0000e960 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    e960:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    e962:	7e18      	ldrb	r0, [r3, #24]
}
    e964:	f000 0001 	and.w	r0, r0, #1
    e968:	4770      	bx	lr

0000e96a <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    e96a:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    e96c:	7e18      	ldrb	r0, [r3, #24]
}
    e96e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    e972:	4770      	bx	lr

0000e974 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    e974:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    e976:	7e18      	ldrb	r0, [r3, #24]
}
    e978:	f3c0 0080 	ubfx	r0, r0, #2, #1
    e97c:	4770      	bx	lr

0000e97e <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    e97e:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    e980:	2201      	movs	r2, #1
    e982:	759a      	strb	r2, [r3, #22]
    e984:	4770      	bx	lr

0000e986 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    e986:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    e988:	2202      	movs	r2, #2
    e98a:	759a      	strb	r2, [r3, #22]
    e98c:	4770      	bx	lr

0000e98e <_usart_async_set_irq_state>:
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    e98e:	f011 0ffd 	tst.w	r1, #253	; 0xfd
    e992:	d10d      	bne.n	e9b0 <_usart_async_set_irq_state+0x22>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    e994:	6983      	ldr	r3, [r0, #24]
	if (value == 0x0) {
    e996:	b92a      	cbnz	r2, e9a4 <_usart_async_set_irq_state+0x16>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    e998:	2201      	movs	r2, #1
    e99a:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    e99c:	6983      	ldr	r3, [r0, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    e99e:	2202      	movs	r2, #2
    e9a0:	751a      	strb	r2, [r3, #20]
    e9a2:	4770      	bx	lr
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    e9a4:	2201      	movs	r2, #1
    e9a6:	759a      	strb	r2, [r3, #22]
    e9a8:	6983      	ldr	r3, [r0, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    e9aa:	2202      	movs	r2, #2
    e9ac:	759a      	strb	r2, [r3, #22]
    e9ae:	4770      	bx	lr
	} else if (USART_ASYNC_RX_DONE == type) {
    e9b0:	2901      	cmp	r1, #1
    e9b2:	d002      	beq.n	e9ba <_usart_async_set_irq_state+0x2c>
	} else if (USART_ASYNC_ERROR == type) {
    e9b4:	2903      	cmp	r1, #3
    e9b6:	d008      	beq.n	e9ca <_usart_async_set_irq_state+0x3c>
    e9b8:	4770      	bx	lr
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    e9ba:	6983      	ldr	r3, [r0, #24]
	if (value == 0x0) {
    e9bc:	b912      	cbnz	r2, e9c4 <_usart_async_set_irq_state+0x36>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    e9be:	2204      	movs	r2, #4
    e9c0:	751a      	strb	r2, [r3, #20]
    e9c2:	4770      	bx	lr
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    e9c4:	2204      	movs	r2, #4
    e9c6:	759a      	strb	r2, [r3, #22]
    e9c8:	4770      	bx	lr
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    e9ca:	6983      	ldr	r3, [r0, #24]
	if (value == 0x0) {
    e9cc:	b112      	cbz	r2, e9d4 <_usart_async_set_irq_state+0x46>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    e9ce:	2280      	movs	r2, #128	; 0x80
    e9d0:	759a      	strb	r2, [r3, #22]
}
    e9d2:	e7f1      	b.n	e9b8 <_usart_async_set_irq_state+0x2a>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    e9d4:	2280      	movs	r2, #128	; 0x80
    e9d6:	751a      	strb	r2, [r3, #20]
    e9d8:	4770      	bx	lr
	...

0000e9dc <_i2c_m_async_init>:
{
    e9dc:	b570      	push	{r4, r5, r6, lr}
    e9de:	4606      	mov	r6, r0
    e9e0:	460d      	mov	r5, r1
	i2c_dev->hw = hw;
    e9e2:	6101      	str	r1, [r0, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    e9e4:	4b13      	ldr	r3, [pc, #76]	; (ea34 <_i2c_m_async_init+0x58>)
    e9e6:	4798      	blx	r3
	if (init_status) {
    e9e8:	4604      	mov	r4, r0
    e9ea:	b108      	cbz	r0, e9f0 <_i2c_m_async_init+0x14>
}
    e9ec:	4620      	mov	r0, r4
    e9ee:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    e9f0:	4631      	mov	r1, r6
    e9f2:	4628      	mov	r0, r5
    e9f4:	4b10      	ldr	r3, [pc, #64]	; (ea38 <_i2c_m_async_init+0x5c>)
    e9f6:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    e9f8:	4628      	mov	r0, r5
    e9fa:	4b10      	ldr	r3, [pc, #64]	; (ea3c <_i2c_m_async_init+0x60>)
    e9fc:	4798      	blx	r3
    e9fe:	1d01      	adds	r1, r0, #4
    ea00:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ea02:	2501      	movs	r5, #1
    ea04:	f000 021f 	and.w	r2, r0, #31
    ea08:	fa05 f202 	lsl.w	r2, r5, r2
    ea0c:	0943      	lsrs	r3, r0, #5
    ea0e:	009b      	lsls	r3, r3, #2
    ea10:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    ea14:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    ea18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    ea1c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ea20:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ea24:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ea28:	601a      	str	r2, [r3, #0]
		irq++;
    ea2a:	3001      	adds	r0, #1
    ea2c:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    ea2e:	4281      	cmp	r1, r0
    ea30:	d1e8      	bne.n	ea04 <_i2c_m_async_init+0x28>
    ea32:	e7db      	b.n	e9ec <_i2c_m_async_init+0x10>
    ea34:	0000e5d9 	.word	0x0000e5d9
    ea38:	0000e231 	.word	0x0000e231
    ea3c:	0000e5c5 	.word	0x0000e5c5

0000ea40 <_i2c_m_async_transfer>:
{
    ea40:	b410      	push	{r4}
    ea42:	4604      	mov	r4, r0
	if (msg->len == 0) {
    ea44:	6848      	ldr	r0, [r1, #4]
    ea46:	2800      	cmp	r0, #0
    ea48:	d042      	beq.n	ead0 <_i2c_m_async_transfer+0x90>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    ea4a:	8863      	ldrh	r3, [r4, #2]
    ea4c:	f413 7f80 	tst.w	r3, #256	; 0x100
    ea50:	d162      	bne.n	eb18 <_i2c_m_async_transfer+0xd8>
	msg->flags |= I2C_M_BUSY;
    ea52:	884b      	ldrh	r3, [r1, #2]
    ea54:	b29b      	uxth	r3, r3
    ea56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    ea5a:	804b      	strh	r3, [r1, #2]
	i2c_dev->service.msg = *msg;
    ea5c:	c907      	ldmia	r1, {r0, r1, r2}
    ea5e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    ea62:	6922      	ldr	r2, [r4, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    ea64:	6853      	ldr	r3, [r2, #4]
    ea66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    ea6a:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    ea6c:	69d3      	ldr	r3, [r2, #28]
    ea6e:	f013 0f04 	tst.w	r3, #4
    ea72:	d1fb      	bne.n	ea6c <_i2c_m_async_transfer+0x2c>
	void *             hw    = i2c_dev->hw;
    ea74:	6923      	ldr	r3, [r4, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    ea76:	6819      	ldr	r1, [r3, #0]
	if (msg->len == 1 && sclsm) {
    ea78:	6862      	ldr	r2, [r4, #4]
    ea7a:	2a01      	cmp	r2, #1
    ea7c:	d02b      	beq.n	ead6 <_i2c_m_async_transfer+0x96>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    ea7e:	685a      	ldr	r2, [r3, #4]
    ea80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
    ea84:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    ea86:	69da      	ldr	r2, [r3, #28]
    ea88:	f012 0f04 	tst.w	r2, #4
    ea8c:	d1fb      	bne.n	ea86 <_i2c_m_async_transfer+0x46>
	if (msg->addr & I2C_M_TEN) {
    ea8e:	8822      	ldrh	r2, [r4, #0]
    ea90:	f412 6f80 	tst.w	r2, #1024	; 0x400
    ea94:	d02b      	beq.n	eaee <_i2c_m_async_transfer+0xae>
		if (msg->flags & I2C_M_RD) {
    ea96:	8861      	ldrh	r1, [r4, #2]
    ea98:	f011 0f01 	tst.w	r1, #1
    ea9c:	d004      	beq.n	eaa8 <_i2c_m_async_transfer+0x68>
			msg->flags |= I2C_M_TEN;
    ea9e:	8861      	ldrh	r1, [r4, #2]
    eaa0:	b289      	uxth	r1, r1
    eaa2:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
    eaa6:	8061      	strh	r1, [r4, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    eaa8:	f240 71fe 	movw	r1, #2046	; 0x7fe
    eaac:	ea01 0142 	and.w	r1, r1, r2, lsl #1
    eab0:	69da      	ldr	r2, [r3, #28]
    eab2:	f012 0f04 	tst.w	r2, #4
    eab6:	d1fb      	bne.n	eab0 <_i2c_m_async_transfer+0x70>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    eab8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    eaba:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    eabe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    eac2:	430a      	orrs	r2, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    eac4:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    eac6:	69da      	ldr	r2, [r3, #28]
    eac8:	f012 0f04 	tst.w	r2, #4
    eacc:	d1fb      	bne.n	eac6 <_i2c_m_async_transfer+0x86>
	return ERR_NONE;
    eace:	2000      	movs	r0, #0
}
    ead0:	f85d 4b04 	ldr.w	r4, [sp], #4
    ead4:	4770      	bx	lr
	if (msg->len == 1 && sclsm) {
    ead6:	f011 6f00 	tst.w	r1, #134217728	; 0x8000000
    eada:	d0d0      	beq.n	ea7e <_i2c_m_async_transfer+0x3e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    eadc:	685a      	ldr	r2, [r3, #4]
    eade:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
    eae2:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    eae4:	69da      	ldr	r2, [r3, #28]
    eae6:	f012 0f04 	tst.w	r2, #4
    eaea:	d1fb      	bne.n	eae4 <_i2c_m_async_transfer+0xa4>
    eaec:	e7cf      	b.n	ea8e <_i2c_m_async_transfer+0x4e>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    eaee:	8860      	ldrh	r0, [r4, #2]
    eaf0:	0051      	lsls	r1, r2, #1
    eaf2:	b2c9      	uxtb	r1, r1
    eaf4:	f000 0201 	and.w	r2, r0, #1
    eaf8:	4311      	orrs	r1, r2
    eafa:	69da      	ldr	r2, [r3, #28]
    eafc:	f012 0f04 	tst.w	r2, #4
    eb00:	d1fb      	bne.n	eafa <_i2c_m_async_transfer+0xba>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    eb02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    eb04:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    eb08:	4311      	orrs	r1, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    eb0a:	6259      	str	r1, [r3, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    eb0c:	69da      	ldr	r2, [r3, #28]
    eb0e:	f012 0f04 	tst.w	r2, #4
    eb12:	d1fb      	bne.n	eb0c <_i2c_m_async_transfer+0xcc>
	return ERR_NONE;
    eb14:	2000      	movs	r0, #0
    eb16:	e7db      	b.n	ead0 <_i2c_m_async_transfer+0x90>
		return ERR_BUSY;
    eb18:	f06f 0003 	mvn.w	r0, #3
    eb1c:	e7d8      	b.n	ead0 <_i2c_m_async_transfer+0x90>

0000eb1e <_i2c_m_async_register_callback>:
	switch (type) {
    eb1e:	2901      	cmp	r1, #1
    eb20:	d006      	beq.n	eb30 <_i2c_m_async_register_callback+0x12>
    eb22:	b119      	cbz	r1, eb2c <_i2c_m_async_register_callback+0xe>
    eb24:	2902      	cmp	r1, #2
    eb26:	d005      	beq.n	eb34 <_i2c_m_async_register_callback+0x16>
}
    eb28:	2000      	movs	r0, #0
    eb2a:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    eb2c:	6142      	str	r2, [r0, #20]
		break;
    eb2e:	e7fb      	b.n	eb28 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    eb30:	6182      	str	r2, [r0, #24]
		break;
    eb32:	e7f9      	b.n	eb28 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    eb34:	61c2      	str	r2, [r0, #28]
		break;
    eb36:	e7f7      	b.n	eb28 <_i2c_m_async_register_callback+0xa>

0000eb38 <SERCOM0_0_Handler>:
{
    eb38:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    eb3a:	4b02      	ldr	r3, [pc, #8]	; (eb44 <SERCOM0_0_Handler+0xc>)
    eb3c:	6818      	ldr	r0, [r3, #0]
    eb3e:	4b02      	ldr	r3, [pc, #8]	; (eb48 <SERCOM0_0_Handler+0x10>)
    eb40:	4798      	blx	r3
    eb42:	bd08      	pop	{r3, pc}
    eb44:	20000b0c 	.word	0x20000b0c
    eb48:	0000e1c1 	.word	0x0000e1c1

0000eb4c <SERCOM0_1_Handler>:
{
    eb4c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    eb4e:	4b02      	ldr	r3, [pc, #8]	; (eb58 <SERCOM0_1_Handler+0xc>)
    eb50:	6818      	ldr	r0, [r3, #0]
    eb52:	4b02      	ldr	r3, [pc, #8]	; (eb5c <SERCOM0_1_Handler+0x10>)
    eb54:	4798      	blx	r3
    eb56:	bd08      	pop	{r3, pc}
    eb58:	20000b0c 	.word	0x20000b0c
    eb5c:	0000e1c1 	.word	0x0000e1c1

0000eb60 <SERCOM0_2_Handler>:
{
    eb60:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    eb62:	4b02      	ldr	r3, [pc, #8]	; (eb6c <SERCOM0_2_Handler+0xc>)
    eb64:	6818      	ldr	r0, [r3, #0]
    eb66:	4b02      	ldr	r3, [pc, #8]	; (eb70 <SERCOM0_2_Handler+0x10>)
    eb68:	4798      	blx	r3
    eb6a:	bd08      	pop	{r3, pc}
    eb6c:	20000b0c 	.word	0x20000b0c
    eb70:	0000e1c1 	.word	0x0000e1c1

0000eb74 <SERCOM0_3_Handler>:
{
    eb74:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    eb76:	4b02      	ldr	r3, [pc, #8]	; (eb80 <SERCOM0_3_Handler+0xc>)
    eb78:	6818      	ldr	r0, [r3, #0]
    eb7a:	4b02      	ldr	r3, [pc, #8]	; (eb84 <SERCOM0_3_Handler+0x10>)
    eb7c:	4798      	blx	r3
    eb7e:	bd08      	pop	{r3, pc}
    eb80:	20000b0c 	.word	0x20000b0c
    eb84:	0000e1c1 	.word	0x0000e1c1

0000eb88 <SERCOM1_0_Handler>:
{
    eb88:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    eb8a:	4b02      	ldr	r3, [pc, #8]	; (eb94 <SERCOM1_0_Handler+0xc>)
    eb8c:	6858      	ldr	r0, [r3, #4]
    eb8e:	4b02      	ldr	r3, [pc, #8]	; (eb98 <SERCOM1_0_Handler+0x10>)
    eb90:	4798      	blx	r3
    eb92:	bd08      	pop	{r3, pc}
    eb94:	20000b0c 	.word	0x20000b0c
    eb98:	0000e1c1 	.word	0x0000e1c1

0000eb9c <SERCOM1_1_Handler>:
{
    eb9c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    eb9e:	4b02      	ldr	r3, [pc, #8]	; (eba8 <SERCOM1_1_Handler+0xc>)
    eba0:	6858      	ldr	r0, [r3, #4]
    eba2:	4b02      	ldr	r3, [pc, #8]	; (ebac <SERCOM1_1_Handler+0x10>)
    eba4:	4798      	blx	r3
    eba6:	bd08      	pop	{r3, pc}
    eba8:	20000b0c 	.word	0x20000b0c
    ebac:	0000e1c1 	.word	0x0000e1c1

0000ebb0 <SERCOM1_2_Handler>:
{
    ebb0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    ebb2:	4b02      	ldr	r3, [pc, #8]	; (ebbc <SERCOM1_2_Handler+0xc>)
    ebb4:	6858      	ldr	r0, [r3, #4]
    ebb6:	4b02      	ldr	r3, [pc, #8]	; (ebc0 <SERCOM1_2_Handler+0x10>)
    ebb8:	4798      	blx	r3
    ebba:	bd08      	pop	{r3, pc}
    ebbc:	20000b0c 	.word	0x20000b0c
    ebc0:	0000e1c1 	.word	0x0000e1c1

0000ebc4 <SERCOM1_3_Handler>:
{
    ebc4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    ebc6:	4b02      	ldr	r3, [pc, #8]	; (ebd0 <SERCOM1_3_Handler+0xc>)
    ebc8:	6858      	ldr	r0, [r3, #4]
    ebca:	4b02      	ldr	r3, [pc, #8]	; (ebd4 <SERCOM1_3_Handler+0x10>)
    ebcc:	4798      	blx	r3
    ebce:	bd08      	pop	{r3, pc}
    ebd0:	20000b0c 	.word	0x20000b0c
    ebd4:	0000e1c1 	.word	0x0000e1c1

0000ebd8 <SERCOM3_0_Handler>:
{
    ebd8:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    ebda:	4b02      	ldr	r3, [pc, #8]	; (ebe4 <SERCOM3_0_Handler+0xc>)
    ebdc:	6898      	ldr	r0, [r3, #8]
    ebde:	4b02      	ldr	r3, [pc, #8]	; (ebe8 <SERCOM3_0_Handler+0x10>)
    ebe0:	4798      	blx	r3
    ebe2:	bd08      	pop	{r3, pc}
    ebe4:	20000b0c 	.word	0x20000b0c
    ebe8:	0000e753 	.word	0x0000e753

0000ebec <SERCOM3_1_Handler>:
{
    ebec:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    ebee:	4b02      	ldr	r3, [pc, #8]	; (ebf8 <SERCOM3_1_Handler+0xc>)
    ebf0:	6898      	ldr	r0, [r3, #8]
    ebf2:	4b02      	ldr	r3, [pc, #8]	; (ebfc <SERCOM3_1_Handler+0x10>)
    ebf4:	4798      	blx	r3
    ebf6:	bd08      	pop	{r3, pc}
    ebf8:	20000b0c 	.word	0x20000b0c
    ebfc:	0000e753 	.word	0x0000e753

0000ec00 <SERCOM3_2_Handler>:
{
    ec00:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    ec02:	4b02      	ldr	r3, [pc, #8]	; (ec0c <SERCOM3_2_Handler+0xc>)
    ec04:	6898      	ldr	r0, [r3, #8]
    ec06:	4b02      	ldr	r3, [pc, #8]	; (ec10 <SERCOM3_2_Handler+0x10>)
    ec08:	4798      	blx	r3
    ec0a:	bd08      	pop	{r3, pc}
    ec0c:	20000b0c 	.word	0x20000b0c
    ec10:	0000e753 	.word	0x0000e753

0000ec14 <SERCOM3_3_Handler>:
{
    ec14:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    ec16:	4b02      	ldr	r3, [pc, #8]	; (ec20 <SERCOM3_3_Handler+0xc>)
    ec18:	6898      	ldr	r0, [r3, #8]
    ec1a:	4b02      	ldr	r3, [pc, #8]	; (ec24 <SERCOM3_3_Handler+0x10>)
    ec1c:	4798      	blx	r3
    ec1e:	bd08      	pop	{r3, pc}
    ec20:	20000b0c 	.word	0x20000b0c
    ec24:	0000e753 	.word	0x0000e753

0000ec28 <SERCOM4_0_Handler>:
{
    ec28:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    ec2a:	4b02      	ldr	r3, [pc, #8]	; (ec34 <SERCOM4_0_Handler+0xc>)
    ec2c:	68d8      	ldr	r0, [r3, #12]
    ec2e:	4b02      	ldr	r3, [pc, #8]	; (ec38 <SERCOM4_0_Handler+0x10>)
    ec30:	4798      	blx	r3
    ec32:	bd08      	pop	{r3, pc}
    ec34:	20000b0c 	.word	0x20000b0c
    ec38:	0000e1c1 	.word	0x0000e1c1

0000ec3c <SERCOM4_1_Handler>:
{
    ec3c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    ec3e:	4b02      	ldr	r3, [pc, #8]	; (ec48 <SERCOM4_1_Handler+0xc>)
    ec40:	68d8      	ldr	r0, [r3, #12]
    ec42:	4b02      	ldr	r3, [pc, #8]	; (ec4c <SERCOM4_1_Handler+0x10>)
    ec44:	4798      	blx	r3
    ec46:	bd08      	pop	{r3, pc}
    ec48:	20000b0c 	.word	0x20000b0c
    ec4c:	0000e1c1 	.word	0x0000e1c1

0000ec50 <SERCOM4_2_Handler>:
{
    ec50:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    ec52:	4b02      	ldr	r3, [pc, #8]	; (ec5c <SERCOM4_2_Handler+0xc>)
    ec54:	68d8      	ldr	r0, [r3, #12]
    ec56:	4b02      	ldr	r3, [pc, #8]	; (ec60 <SERCOM4_2_Handler+0x10>)
    ec58:	4798      	blx	r3
    ec5a:	bd08      	pop	{r3, pc}
    ec5c:	20000b0c 	.word	0x20000b0c
    ec60:	0000e1c1 	.word	0x0000e1c1

0000ec64 <SERCOM4_3_Handler>:
{
    ec64:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    ec66:	4b02      	ldr	r3, [pc, #8]	; (ec70 <SERCOM4_3_Handler+0xc>)
    ec68:	68d8      	ldr	r0, [r3, #12]
    ec6a:	4b02      	ldr	r3, [pc, #8]	; (ec74 <SERCOM4_3_Handler+0x10>)
    ec6c:	4798      	blx	r3
    ec6e:	bd08      	pop	{r3, pc}
    ec70:	20000b0c 	.word	0x20000b0c
    ec74:	0000e1c1 	.word	0x0000e1c1

0000ec78 <SERCOM5_0_Handler>:
{
    ec78:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    ec7a:	4b02      	ldr	r3, [pc, #8]	; (ec84 <SERCOM5_0_Handler+0xc>)
    ec7c:	6918      	ldr	r0, [r3, #16]
    ec7e:	4b02      	ldr	r3, [pc, #8]	; (ec88 <SERCOM5_0_Handler+0x10>)
    ec80:	4798      	blx	r3
    ec82:	bd08      	pop	{r3, pc}
    ec84:	20000b0c 	.word	0x20000b0c
    ec88:	0000e3c5 	.word	0x0000e3c5

0000ec8c <SERCOM5_1_Handler>:
{
    ec8c:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    ec8e:	4b02      	ldr	r3, [pc, #8]	; (ec98 <SERCOM5_1_Handler+0xc>)
    ec90:	6918      	ldr	r0, [r3, #16]
    ec92:	4b02      	ldr	r3, [pc, #8]	; (ec9c <SERCOM5_1_Handler+0x10>)
    ec94:	4798      	blx	r3
    ec96:	bd08      	pop	{r3, pc}
    ec98:	20000b0c 	.word	0x20000b0c
    ec9c:	0000e3c5 	.word	0x0000e3c5

0000eca0 <SERCOM5_2_Handler>:
{
    eca0:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    eca2:	4b02      	ldr	r3, [pc, #8]	; (ecac <SERCOM5_2_Handler+0xc>)
    eca4:	6918      	ldr	r0, [r3, #16]
    eca6:	4b02      	ldr	r3, [pc, #8]	; (ecb0 <SERCOM5_2_Handler+0x10>)
    eca8:	4798      	blx	r3
    ecaa:	bd08      	pop	{r3, pc}
    ecac:	20000b0c 	.word	0x20000b0c
    ecb0:	0000e3c5 	.word	0x0000e3c5

0000ecb4 <SERCOM5_3_Handler>:
{
    ecb4:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    ecb6:	4b02      	ldr	r3, [pc, #8]	; (ecc0 <SERCOM5_3_Handler+0xc>)
    ecb8:	6918      	ldr	r0, [r3, #16]
    ecba:	4b02      	ldr	r3, [pc, #8]	; (ecc4 <SERCOM5_3_Handler+0x10>)
    ecbc:	4798      	blx	r3
    ecbe:	bd08      	pop	{r3, pc}
    ecc0:	20000b0c 	.word	0x20000b0c
    ecc4:	0000e3c5 	.word	0x0000e3c5

0000ecc8 <SERCOM6_0_Handler>:
{
    ecc8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    ecca:	4b02      	ldr	r3, [pc, #8]	; (ecd4 <SERCOM6_0_Handler+0xc>)
    eccc:	6958      	ldr	r0, [r3, #20]
    ecce:	4b02      	ldr	r3, [pc, #8]	; (ecd8 <SERCOM6_0_Handler+0x10>)
    ecd0:	4798      	blx	r3
    ecd2:	bd08      	pop	{r3, pc}
    ecd4:	20000b0c 	.word	0x20000b0c
    ecd8:	0000e1c1 	.word	0x0000e1c1

0000ecdc <SERCOM6_1_Handler>:
{
    ecdc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    ecde:	4b02      	ldr	r3, [pc, #8]	; (ece8 <SERCOM6_1_Handler+0xc>)
    ece0:	6958      	ldr	r0, [r3, #20]
    ece2:	4b02      	ldr	r3, [pc, #8]	; (ecec <SERCOM6_1_Handler+0x10>)
    ece4:	4798      	blx	r3
    ece6:	bd08      	pop	{r3, pc}
    ece8:	20000b0c 	.word	0x20000b0c
    ecec:	0000e1c1 	.word	0x0000e1c1

0000ecf0 <SERCOM6_2_Handler>:
{
    ecf0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    ecf2:	4b02      	ldr	r3, [pc, #8]	; (ecfc <SERCOM6_2_Handler+0xc>)
    ecf4:	6958      	ldr	r0, [r3, #20]
    ecf6:	4b02      	ldr	r3, [pc, #8]	; (ed00 <SERCOM6_2_Handler+0x10>)
    ecf8:	4798      	blx	r3
    ecfa:	bd08      	pop	{r3, pc}
    ecfc:	20000b0c 	.word	0x20000b0c
    ed00:	0000e1c1 	.word	0x0000e1c1

0000ed04 <SERCOM6_3_Handler>:
{
    ed04:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    ed06:	4b02      	ldr	r3, [pc, #8]	; (ed10 <SERCOM6_3_Handler+0xc>)
    ed08:	6958      	ldr	r0, [r3, #20]
    ed0a:	4b02      	ldr	r3, [pc, #8]	; (ed14 <SERCOM6_3_Handler+0x10>)
    ed0c:	4798      	blx	r3
    ed0e:	bd08      	pop	{r3, pc}
    ed10:	20000b0c 	.word	0x20000b0c
    ed14:	0000e1c1 	.word	0x0000e1c1

0000ed18 <_spi_m_sync_init>:
{
    ed18:	b538      	push	{r3, r4, r5, lr}
    ed1a:	4605      	mov	r5, r0
    ed1c:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    ed1e:	4608      	mov	r0, r1
    ed20:	4b55      	ldr	r3, [pc, #340]	; (ee78 <_spi_m_sync_init+0x160>)
    ed22:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    ed24:	2803      	cmp	r0, #3
    ed26:	d006      	beq.n	ed36 <_spi_m_sync_init+0x1e>
    ed28:	2807      	cmp	r0, #7
    ed2a:	bf08      	it	eq
    ed2c:	2201      	moveq	r2, #1
    ed2e:	d003      	beq.n	ed38 <_spi_m_sync_init+0x20>
		return ERR_INVALID_ARG;
    ed30:	f06f 000c 	mvn.w	r0, #12
}
    ed34:	bd38      	pop	{r3, r4, r5, pc}
		if (sercomspi_regs[i].n == n) {
    ed36:	2200      	movs	r2, #0
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    ed38:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    ed3a:	f013 0f01 	tst.w	r3, #1
    ed3e:	d122      	bne.n	ed86 <_spi_m_sync_init+0x6e>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    ed40:	4b4e      	ldr	r3, [pc, #312]	; (ee7c <_spi_m_sync_init+0x164>)
    ed42:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ed46:	4413      	add	r3, r2
    ed48:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
    ed4c:	f003 011c 	and.w	r1, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ed50:	69e3      	ldr	r3, [r4, #28]
    ed52:	f013 0f03 	tst.w	r3, #3
    ed56:	d1fb      	bne.n	ed50 <_spi_m_sync_init+0x38>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    ed58:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    ed5a:	f013 0f02 	tst.w	r3, #2
    ed5e:	d00b      	beq.n	ed78 <_spi_m_sync_init+0x60>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    ed60:	6823      	ldr	r3, [r4, #0]
    ed62:	f023 0302 	bic.w	r3, r3, #2
    ed66:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ed68:	69e3      	ldr	r3, [r4, #28]
    ed6a:	f013 0f03 	tst.w	r3, #3
    ed6e:	d1fb      	bne.n	ed68 <_spi_m_sync_init+0x50>
    ed70:	69e3      	ldr	r3, [r4, #28]
    ed72:	f013 0f02 	tst.w	r3, #2
    ed76:	d1fb      	bne.n	ed70 <_spi_m_sync_init+0x58>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    ed78:	f041 0101 	orr.w	r1, r1, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    ed7c:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ed7e:	69e3      	ldr	r3, [r4, #28]
    ed80:	f013 0f03 	tst.w	r3, #3
    ed84:	d1fb      	bne.n	ed7e <_spi_m_sync_init+0x66>
    ed86:	69e3      	ldr	r3, [r4, #28]
    ed88:	f013 0f01 	tst.w	r3, #1
    ed8c:	d1fb      	bne.n	ed86 <_spi_m_sync_init+0x6e>
	dev->prvt = hw;
    ed8e:	602c      	str	r4, [r5, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    ed90:	4b3a      	ldr	r3, [pc, #232]	; (ee7c <_spi_m_sync_init+0x164>)
    ed92:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ed96:	4413      	add	r3, r2
    ed98:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
    ed9c:	f003 011c 	and.w	r1, r3, #28
    eda0:	2908      	cmp	r1, #8
    eda2:	d03e      	beq.n	ee22 <_spi_m_sync_init+0x10a>
	hri_sercomspi_write_CTRLA_reg(
    eda4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    eda8:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    edac:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    edae:	69e3      	ldr	r3, [r4, #28]
    edb0:	f013 0f03 	tst.w	r3, #3
    edb4:	d1fb      	bne.n	edae <_spi_m_sync_init+0x96>
	    (regs->ctrlb
    edb6:	4b31      	ldr	r3, [pc, #196]	; (ee7c <_spi_m_sync_init+0x164>)
    edb8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    edbc:	4413      	add	r3, r2
    edbe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	        | (SERCOM_SPI_CTRLB_RXEN));
    edc2:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    edc6:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    edca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    edce:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    edd0:	69e3      	ldr	r3, [r4, #28]
    edd2:	f013 0f17 	tst.w	r3, #23
    edd6:	d1fb      	bne.n	edd0 <_spi_m_sync_init+0xb8>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    edd8:	4b28      	ldr	r3, [pc, #160]	; (ee7c <_spi_m_sync_init+0x164>)
    edda:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    edde:	4413      	add	r3, r2
    ede0:	f893 10bc 	ldrb.w	r1, [r3, #188]	; 0xbc
	((Sercom *)hw)->SPI.BAUD.reg = data;
    ede4:	7321      	strb	r1, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    ede6:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    edea:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    edee:	4b23      	ldr	r3, [pc, #140]	; (ee7c <_spi_m_sync_init+0x164>)
    edf0:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    edf4:	4413      	add	r3, r2
    edf6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
    edfa:	f003 0307 	and.w	r3, r3, #7
    edfe:	2b00      	cmp	r3, #0
    ee00:	bf0c      	ite	eq
    ee02:	2301      	moveq	r3, #1
    ee04:	2302      	movne	r3, #2
    ee06:	712b      	strb	r3, [r5, #4]
	dev->dummy_byte = regs->dummy_byte;
    ee08:	4b1c      	ldr	r3, [pc, #112]	; (ee7c <_spi_m_sync_init+0x164>)
    ee0a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ee0e:	441a      	add	r2, r3
    ee10:	f892 30be 	ldrb.w	r3, [r2, #190]	; 0xbe
    ee14:	f892 20bf 	ldrb.w	r2, [r2, #191]	; 0xbf
    ee18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    ee1c:	80eb      	strh	r3, [r5, #6]
	return ERR_NONE;
    ee1e:	2000      	movs	r0, #0
    ee20:	bd38      	pop	{r3, r4, r5, pc}
	hri_sercomspi_write_CTRLA_reg(
    ee22:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    ee26:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    ee2a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ee2c:	69e3      	ldr	r3, [r4, #28]
    ee2e:	f013 0f03 	tst.w	r3, #3
    ee32:	d1fb      	bne.n	ee2c <_spi_m_sync_init+0x114>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    ee34:	4b11      	ldr	r3, [pc, #68]	; (ee7c <_spi_m_sync_init+0x164>)
    ee36:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ee3a:	4413      	add	r3, r2
    ee3c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    ee40:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    ee44:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    ee48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    ee4c:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    ee50:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    ee52:	69e3      	ldr	r3, [r4, #28]
    ee54:	f013 0f17 	tst.w	r3, #23
    ee58:	d1fb      	bne.n	ee52 <_spi_m_sync_init+0x13a>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    ee5a:	4b08      	ldr	r3, [pc, #32]	; (ee7c <_spi_m_sync_init+0x164>)
    ee5c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    ee60:	4413      	add	r3, r2
    ee62:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
	((Sercom *)hw)->SPI.ADDR.reg = data;
    ee66:	6261      	str	r1, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    ee68:	f893 30bd 	ldrb.w	r3, [r3, #189]	; 0xbd
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    ee6c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    ee70:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    ee72:	2b00      	cmp	r3, #0
    ee74:	d1fc      	bne.n	ee70 <_spi_m_sync_init+0x158>
    ee76:	e7ba      	b.n	edee <_spi_m_sync_init+0xd6>
    ee78:	0000e17d 	.word	0x0000e17d
    ee7c:	00014cf0 	.word	0x00014cf0

0000ee80 <_spi_m_async_init>:
{
    ee80:	b538      	push	{r3, r4, r5, lr}
    ee82:	4604      	mov	r4, r0
    ee84:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    ee86:	4b15      	ldr	r3, [pc, #84]	; (eedc <_spi_m_async_init+0x5c>)
    ee88:	4798      	blx	r3
	if (rc < 0) {
    ee8a:	2800      	cmp	r0, #0
    ee8c:	db24      	blt.n	eed8 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    ee8e:	4621      	mov	r1, r4
    ee90:	4628      	mov	r0, r5
    ee92:	4b13      	ldr	r3, [pc, #76]	; (eee0 <_spi_m_async_init+0x60>)
    ee94:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    ee96:	2300      	movs	r3, #0
    ee98:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    ee9a:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    ee9c:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    ee9e:	4628      	mov	r0, r5
    eea0:	4b10      	ldr	r3, [pc, #64]	; (eee4 <_spi_m_async_init+0x64>)
    eea2:	4798      	blx	r3
    eea4:	1d01      	adds	r1, r0, #4
    eea6:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    eea8:	2401      	movs	r4, #1
    eeaa:	f000 021f 	and.w	r2, r0, #31
    eeae:	fa04 f202 	lsl.w	r2, r4, r2
    eeb2:	0943      	lsrs	r3, r0, #5
    eeb4:	009b      	lsls	r3, r3, #2
    eeb6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    eeba:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    eebe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    eec2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    eec6:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    eeca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    eece:	3001      	adds	r0, #1
    eed0:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    eed2:	4281      	cmp	r1, r0
    eed4:	d1e9      	bne.n	eeaa <_spi_m_async_init+0x2a>
	return ERR_NONE;
    eed6:	2000      	movs	r0, #0
}
    eed8:	bd38      	pop	{r3, r4, r5, pc}
    eeda:	bf00      	nop
    eedc:	0000ed19 	.word	0x0000ed19
    eee0:	0000e231 	.word	0x0000e231
    eee4:	0000e5c5 	.word	0x0000e5c5

0000eee8 <_spi_m_async_enable>:
{
    eee8:	b508      	push	{r3, lr}
	return _spi_async_enable(dev->prvt);
    eeea:	6800      	ldr	r0, [r0, #0]
    eeec:	4b01      	ldr	r3, [pc, #4]	; (eef4 <_spi_m_async_enable+0xc>)
    eeee:	4798      	blx	r3
}
    eef0:	bd08      	pop	{r3, pc}
    eef2:	bf00      	nop
    eef4:	0000e6e1 	.word	0x0000e6e1

0000eef8 <_spi_m_async_set_mode>:
{
    eef8:	b508      	push	{r3, lr}
	return _spi_set_mode(dev->prvt, mode);
    eefa:	6800      	ldr	r0, [r0, #0]
    eefc:	4b01      	ldr	r3, [pc, #4]	; (ef04 <_spi_m_async_set_mode+0xc>)
    eefe:	4798      	blx	r3
}
    ef00:	bd08      	pop	{r3, pc}
    ef02:	bf00      	nop
    ef04:	0000e721 	.word	0x0000e721

0000ef08 <_spi_m_async_set_baudrate>:
	return _spi_set_baudrate(dev->prvt, baud_val);
    ef08:	6803      	ldr	r3, [r0, #0]
    ef0a:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    ef0c:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    ef10:	bf03      	ittte	eq
    ef12:	b2c9      	uxtbeq	r1, r1
	((Sercom *)hw)->SPI.BAUD.reg = data;
    ef14:	7319      	strbeq	r1, [r3, #12]
	return ERR_NONE;
    ef16:	2000      	moveq	r0, #0
		return ERR_BUSY;
    ef18:	f06f 0003 	mvnne.w	r0, #3
}
    ef1c:	4770      	bx	lr

0000ef1e <_spi_m_async_enable_tx>:
	void *hw = dev->prvt;
    ef1e:	6803      	ldr	r3, [r0, #0]
	if (state) {
    ef20:	b919      	cbnz	r1, ef2a <_spi_m_async_enable_tx+0xc>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    ef22:	2201      	movs	r2, #1
    ef24:	751a      	strb	r2, [r3, #20]
}
    ef26:	2000      	movs	r0, #0
    ef28:	4770      	bx	lr
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    ef2a:	2201      	movs	r2, #1
    ef2c:	759a      	strb	r2, [r3, #22]
    ef2e:	e7fa      	b.n	ef26 <_spi_m_async_enable_tx+0x8>

0000ef30 <_spi_m_async_enable_rx>:
	void *hw = dev->prvt;
    ef30:	6803      	ldr	r3, [r0, #0]
	if (state) {
    ef32:	b919      	cbnz	r1, ef3c <_spi_m_async_enable_rx+0xc>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    ef34:	2204      	movs	r2, #4
    ef36:	751a      	strb	r2, [r3, #20]
}
    ef38:	2000      	movs	r0, #0
    ef3a:	4770      	bx	lr
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    ef3c:	2204      	movs	r2, #4
    ef3e:	759a      	strb	r2, [r3, #22]
    ef40:	e7fa      	b.n	ef38 <_spi_m_async_enable_rx+0x8>

0000ef42 <_spi_m_async_enable_tx_complete>:
	if (state) {
    ef42:	b921      	cbnz	r1, ef4e <_spi_m_async_enable_tx_complete+0xc>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    ef44:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    ef46:	2202      	movs	r2, #2
    ef48:	751a      	strb	r2, [r3, #20]
}
    ef4a:	2000      	movs	r0, #0
    ef4c:	4770      	bx	lr
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    ef4e:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    ef50:	2202      	movs	r2, #2
    ef52:	759a      	strb	r2, [r3, #22]
    ef54:	e7f9      	b.n	ef4a <_spi_m_async_enable_tx_complete+0x8>

0000ef56 <_spi_m_async_write_one>:
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    ef56:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    ef58:	6299      	str	r1, [r3, #40]	; 0x28
}
    ef5a:	2000      	movs	r0, #0
    ef5c:	4770      	bx	lr

0000ef5e <_spi_m_async_read_one>:
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    ef5e:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    ef60:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    ef62:	b280      	uxth	r0, r0
    ef64:	4770      	bx	lr

0000ef66 <_spi_m_async_register_callback>:
	p_ls[cb_type] = (func_t)func;
    ef66:	eb00 0181 	add.w	r1, r0, r1, lsl #2
    ef6a:	608a      	str	r2, [r1, #8]
}
    ef6c:	2000      	movs	r0, #0
    ef6e:	4770      	bx	lr

0000ef70 <_spi_m_async_set_irq_state>:
	if (SPI_DEV_CB_ERROR == type) {
    ef70:	2903      	cmp	r1, #3
    ef72:	d000      	beq.n	ef76 <_spi_m_async_set_irq_state+0x6>
    ef74:	4770      	bx	lr
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    ef76:	6803      	ldr	r3, [r0, #0]
	if (value == 0x0) {
    ef78:	b112      	cbz	r2, ef80 <_spi_m_async_set_irq_state+0x10>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    ef7a:	2280      	movs	r2, #128	; 0x80
    ef7c:	759a      	strb	r2, [r3, #22]
}
    ef7e:	e7f9      	b.n	ef74 <_spi_m_async_set_irq_state+0x4>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    ef80:	2280      	movs	r2, #128	; 0x80
    ef82:	751a      	strb	r2, [r3, #20]
    ef84:	4770      	bx	lr
	...

0000ef88 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    ef88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ef8c:	4605      	mov	r5, r0
    ef8e:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    ef90:	4608      	mov	r0, r1
    ef92:	4b42      	ldr	r3, [pc, #264]	; (f09c <_spi_m_dma_init+0x114>)
    ef94:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    ef96:	2803      	cmp	r0, #3
    ef98:	d007      	beq.n	efaa <_spi_m_dma_init+0x22>
    ef9a:	2807      	cmp	r0, #7
    ef9c:	bf08      	it	eq
    ef9e:	2201      	moveq	r2, #1
    efa0:	d004      	beq.n	efac <_spi_m_dma_init+0x24>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    efa2:	f06f 000c 	mvn.w	r0, #12
	dev->resource->back                 = dev;
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
	dev->resource->dma_cb.error         = _spi_dma_error_occured;

	return ERR_NONE;
}
    efa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (sercomspi_regs[i].n == n) {
    efaa:	2200      	movs	r2, #0
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    efac:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    efae:	f013 0f01 	tst.w	r3, #1
    efb2:	d122      	bne.n	effa <_spi_m_dma_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    efb4:	4b3a      	ldr	r3, [pc, #232]	; (f0a0 <_spi_m_dma_init+0x118>)
    efb6:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    efba:	4413      	add	r3, r2
    efbc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
    efc0:	f003 011c 	and.w	r1, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    efc4:	69e3      	ldr	r3, [r4, #28]
    efc6:	f013 0f03 	tst.w	r3, #3
    efca:	d1fb      	bne.n	efc4 <_spi_m_dma_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    efcc:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    efce:	f013 0f02 	tst.w	r3, #2
    efd2:	d00b      	beq.n	efec <_spi_m_dma_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    efd4:	6823      	ldr	r3, [r4, #0]
    efd6:	f023 0302 	bic.w	r3, r3, #2
    efda:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    efdc:	69e3      	ldr	r3, [r4, #28]
    efde:	f013 0f03 	tst.w	r3, #3
    efe2:	d1fb      	bne.n	efdc <_spi_m_dma_init+0x54>
    efe4:	69e3      	ldr	r3, [r4, #28]
    efe6:	f013 0f02 	tst.w	r3, #2
    efea:	d1fb      	bne.n	efe4 <_spi_m_dma_init+0x5c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    efec:	f041 0101 	orr.w	r1, r1, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    eff0:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    eff2:	69e3      	ldr	r3, [r4, #28]
    eff4:	f013 0f03 	tst.w	r3, #3
    eff8:	d1fb      	bne.n	eff2 <_spi_m_dma_init+0x6a>
    effa:	69e3      	ldr	r3, [r4, #28]
    effc:	f013 0f01 	tst.w	r3, #1
    f000:	d1fb      	bne.n	effa <_spi_m_dma_init+0x72>
	dev->prvt = hw;
    f002:	602c      	str	r4, [r5, #0]
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    f004:	4b26      	ldr	r3, [pc, #152]	; (f0a0 <_spi_m_dma_init+0x118>)
    f006:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    f00a:	4413      	add	r3, r2
    f00c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
	hri_sercomspi_write_CTRLA_reg(
    f010:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    f014:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    f018:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    f01a:	69e3      	ldr	r3, [r4, #28]
    f01c:	f013 0f03 	tst.w	r3, #3
    f020:	d1fb      	bne.n	f01a <_spi_m_dma_init+0x92>
	    (regs->ctrlb
    f022:	4b1f      	ldr	r3, [pc, #124]	; (f0a0 <_spi_m_dma_init+0x118>)
    f024:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    f028:	4413      	add	r3, r2
    f02a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
	        | (SERCOM_SPI_CTRLB_RXEN));
    f02e:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    f032:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    f036:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    f03a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    f03c:	69e3      	ldr	r3, [r4, #28]
    f03e:	f013 0f17 	tst.w	r3, #23
    f042:	d1fb      	bne.n	f03c <_spi_m_dma_init+0xb4>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    f044:	4b16      	ldr	r3, [pc, #88]	; (f0a0 <_spi_m_dma_init+0x118>)
    f046:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    f04a:	441a      	add	r2, r3
    f04c:	f892 30bc 	ldrb.w	r3, [r2, #188]	; 0xbc
	((Sercom *)hw)->SPI.BAUD.reg = data;
    f050:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    f052:	f892 30bd 	ldrb.w	r3, [r2, #189]	; 0xbd
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    f056:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    f05a:	f105 0818 	add.w	r8, r5, #24
    f05e:	4620      	mov	r0, r4
    f060:	4b10      	ldr	r3, [pc, #64]	; (f0a4 <_spi_m_dma_init+0x11c>)
    f062:	4798      	blx	r3
    f064:	4601      	mov	r1, r0
    f066:	4640      	mov	r0, r8
    f068:	4f0f      	ldr	r7, [pc, #60]	; (f0a8 <_spi_m_dma_init+0x120>)
    f06a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    f06c:	69ab      	ldr	r3, [r5, #24]
    f06e:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    f070:	69ab      	ldr	r3, [r5, #24]
    f072:	4a0e      	ldr	r2, [pc, #56]	; (f0ac <_spi_m_dma_init+0x124>)
    f074:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    f076:	69ab      	ldr	r3, [r5, #24]
    f078:	4e0d      	ldr	r6, [pc, #52]	; (f0b0 <_spi_m_dma_init+0x128>)
    f07a:	605e      	str	r6, [r3, #4]
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    f07c:	4620      	mov	r0, r4
    f07e:	4b0d      	ldr	r3, [pc, #52]	; (f0b4 <_spi_m_dma_init+0x12c>)
    f080:	4798      	blx	r3
    f082:	4601      	mov	r1, r0
    f084:	4640      	mov	r0, r8
    f086:	47b8      	blx	r7
	dev->resource->back                 = dev;
    f088:	69ab      	ldr	r3, [r5, #24]
    f08a:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    f08c:	69ab      	ldr	r3, [r5, #24]
    f08e:	4a0a      	ldr	r2, [pc, #40]	; (f0b8 <_spi_m_dma_init+0x130>)
    f090:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    f092:	69ab      	ldr	r3, [r5, #24]
    f094:	605e      	str	r6, [r3, #4]
	return ERR_NONE;
    f096:	2000      	movs	r0, #0
    f098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f09c:	0000e17d 	.word	0x0000e17d
    f0a0:	00014cf0 	.word	0x00014cf0
    f0a4:	0000e7b5 	.word	0x0000e7b5
    f0a8:	0000da11 	.word	0x0000da11
    f0ac:	0000e7c9 	.word	0x0000e7c9
    f0b0:	0000e7e1 	.word	0x0000e7e1
    f0b4:	0000e7a1 	.word	0x0000e7a1
    f0b8:	0000e7d5 	.word	0x0000e7d5

0000f0bc <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    f0bc:	b508      	push	{r3, lr}
	ASSERT(dev && dev->prvt);

	return _spi_sync_enable(dev->prvt);
    f0be:	6800      	ldr	r0, [r0, #0]
    f0c0:	4b01      	ldr	r3, [pc, #4]	; (f0c8 <_spi_m_dma_enable+0xc>)
    f0c2:	4798      	blx	r3
}
    f0c4:	bd08      	pop	{r3, pc}
    f0c6:	bf00      	nop
    f0c8:	0000e6bd 	.word	0x0000e6bd

0000f0cc <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    f0cc:	b570      	push	{r4, r5, r6, lr}
    f0ce:	4605      	mov	r5, r0
    f0d0:	4614      	mov	r4, r2
	switch (type) {
    f0d2:	2901      	cmp	r1, #1
    f0d4:	d00e      	beq.n	f0f4 <_spi_m_dma_register_callback+0x28>
    f0d6:	b111      	cbz	r1, f0de <_spi_m_dma_register_callback+0x12>
    f0d8:	2902      	cmp	r1, #2
    f0da:	d016      	beq.n	f10a <_spi_m_dma_register_callback+0x3e>
    f0dc:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    f0de:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    f0e0:	6800      	ldr	r0, [r0, #0]
    f0e2:	4b13      	ldr	r3, [pc, #76]	; (f130 <_spi_m_dma_register_callback+0x64>)
    f0e4:	4798      	blx	r3
    f0e6:	1c22      	adds	r2, r4, #0
    f0e8:	bf18      	it	ne
    f0ea:	2201      	movne	r2, #1
    f0ec:	2100      	movs	r1, #0
    f0ee:	4b11      	ldr	r3, [pc, #68]	; (f134 <_spi_m_dma_register_callback+0x68>)
    f0f0:	4798      	blx	r3
		break;
    f0f2:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    f0f4:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    f0f6:	6800      	ldr	r0, [r0, #0]
    f0f8:	4b0f      	ldr	r3, [pc, #60]	; (f138 <_spi_m_dma_register_callback+0x6c>)
    f0fa:	4798      	blx	r3
    f0fc:	1c22      	adds	r2, r4, #0
    f0fe:	bf18      	it	ne
    f100:	2201      	movne	r2, #1
    f102:	2100      	movs	r1, #0
    f104:	4b0b      	ldr	r3, [pc, #44]	; (f134 <_spi_m_dma_register_callback+0x68>)
    f106:	4798      	blx	r3
		break;
    f108:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    f10a:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    f10c:	6800      	ldr	r0, [r0, #0]
    f10e:	4b0a      	ldr	r3, [pc, #40]	; (f138 <_spi_m_dma_register_callback+0x6c>)
    f110:	4798      	blx	r3
    f112:	3400      	adds	r4, #0
    f114:	bf18      	it	ne
    f116:	2401      	movne	r4, #1
    f118:	4622      	mov	r2, r4
    f11a:	2101      	movs	r1, #1
    f11c:	4e05      	ldr	r6, [pc, #20]	; (f134 <_spi_m_dma_register_callback+0x68>)
    f11e:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    f120:	6828      	ldr	r0, [r5, #0]
    f122:	4b03      	ldr	r3, [pc, #12]	; (f130 <_spi_m_dma_register_callback+0x64>)
    f124:	4798      	blx	r3
    f126:	4622      	mov	r2, r4
    f128:	2101      	movs	r1, #1
    f12a:	47b0      	blx	r6
    f12c:	bd70      	pop	{r4, r5, r6, pc}
    f12e:	bf00      	nop
    f130:	0000e7a1 	.word	0x0000e7a1
    f134:	0000d8e9 	.word	0x0000d8e9
    f138:	0000e7b5 	.word	0x0000e7b5

0000f13c <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    f13c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f140:	4607      	mov	r7, r0
    f142:	468a      	mov	sl, r1
    f144:	4690      	mov	r8, r2
    f146:	4699      	mov	r9, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    f148:	6804      	ldr	r4, [r0, #0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    f14a:	4620      	mov	r0, r4
    f14c:	4b39      	ldr	r3, [pc, #228]	; (f234 <_spi_m_dma_transfer+0xf8>)
    f14e:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    f150:	2803      	cmp	r0, #3
    f152:	d048      	beq.n	f1e6 <_spi_m_dma_transfer+0xaa>
    f154:	2807      	cmp	r0, #7
    f156:	bf08      	it	eq
    f158:	2201      	moveq	r2, #1
    f15a:	d045      	beq.n	f1e8 <_spi_m_dma_transfer+0xac>
	return NULL;
    f15c:	f04f 0b00 	mov.w	fp, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    f160:	4620      	mov	r0, r4
    f162:	4b35      	ldr	r3, [pc, #212]	; (f238 <_spi_m_dma_transfer+0xfc>)
    f164:	4798      	blx	r3
    f166:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    f168:	4620      	mov	r0, r4
    f16a:	4b34      	ldr	r3, [pc, #208]	; (f23c <_spi_m_dma_transfer+0x100>)
    f16c:	4798      	blx	r3
    f16e:	4605      	mov	r5, r0

	if (rxbuf) {
    f170:	f1b8 0f00 	cmp.w	r8, #0
    f174:	d03d      	beq.n	f1f2 <_spi_m_dma_transfer+0xb6>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    f176:	69e3      	ldr	r3, [r4, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    f178:	f013 0f04 	tst.w	r3, #4
    f17c:	d107      	bne.n	f18e <_spi_m_dma_transfer+0x52>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    f17e:	6863      	ldr	r3, [r4, #4]
    f180:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    f184:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    f186:	69e3      	ldr	r3, [r4, #28]
    f188:	f013 0f17 	tst.w	r3, #23
    f18c:	d1fb      	bne.n	f186 <_spi_m_dma_transfer+0x4a>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    f18e:	6839      	ldr	r1, [r7, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    f190:	3128      	adds	r1, #40	; 0x28
    f192:	4630      	mov	r0, r6
    f194:	4b2a      	ldr	r3, [pc, #168]	; (f240 <_spi_m_dma_transfer+0x104>)
    f196:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    f198:	4641      	mov	r1, r8
    f19a:	4630      	mov	r0, r6
    f19c:	4b29      	ldr	r3, [pc, #164]	; (f244 <_spi_m_dma_transfer+0x108>)
    f19e:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    f1a0:	4649      	mov	r1, r9
    f1a2:	4630      	mov	r0, r6
    f1a4:	4b28      	ldr	r3, [pc, #160]	; (f248 <_spi_m_dma_transfer+0x10c>)
    f1a6:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    f1a8:	2100      	movs	r1, #0
    f1aa:	4630      	mov	r0, r6
    f1ac:	4b27      	ldr	r3, [pc, #156]	; (f24c <_spi_m_dma_transfer+0x110>)
    f1ae:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    f1b0:	f1ba 0f00 	cmp.w	sl, #0
    f1b4:	d02a      	beq.n	f20c <_spi_m_dma_transfer+0xd0>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    f1b6:	4651      	mov	r1, sl
    f1b8:	4628      	mov	r0, r5
    f1ba:	4b21      	ldr	r3, [pc, #132]	; (f240 <_spi_m_dma_transfer+0x104>)
    f1bc:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    f1be:	6839      	ldr	r1, [r7, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    f1c0:	3128      	adds	r1, #40	; 0x28
    f1c2:	4628      	mov	r0, r5
    f1c4:	4b1f      	ldr	r3, [pc, #124]	; (f244 <_spi_m_dma_transfer+0x108>)
    f1c6:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    f1c8:	2101      	movs	r1, #1
    f1ca:	4628      	mov	r0, r5
    f1cc:	4b20      	ldr	r3, [pc, #128]	; (f250 <_spi_m_dma_transfer+0x114>)
    f1ce:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    f1d0:	4649      	mov	r1, r9
    f1d2:	4628      	mov	r0, r5
    f1d4:	4b1c      	ldr	r3, [pc, #112]	; (f248 <_spi_m_dma_transfer+0x10c>)
    f1d6:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    f1d8:	2100      	movs	r1, #0
    f1da:	4628      	mov	r0, r5
    f1dc:	4b1b      	ldr	r3, [pc, #108]	; (f24c <_spi_m_dma_transfer+0x110>)
    f1de:	4798      	blx	r3

	return ERR_NONE;
}
    f1e0:	2000      	movs	r0, #0
    f1e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    f1e6:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    f1e8:	4b1a      	ldr	r3, [pc, #104]	; (f254 <_spi_m_dma_transfer+0x118>)
    f1ea:	eb03 1b02 	add.w	fp, r3, r2, lsl #4
    f1ee:	4493      	add	fp, r2
    f1f0:	e7b6      	b.n	f160 <_spi_m_dma_transfer+0x24>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    f1f2:	69e3      	ldr	r3, [r4, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    f1f4:	f013 0f04 	tst.w	r3, #4
    f1f8:	d1da      	bne.n	f1b0 <_spi_m_dma_transfer+0x74>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    f1fa:	6863      	ldr	r3, [r4, #4]
    f1fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    f200:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    f202:	69e3      	ldr	r3, [r4, #28]
    f204:	f013 0f17 	tst.w	r3, #23
    f208:	d1fb      	bne.n	f202 <_spi_m_dma_transfer+0xc6>
    f20a:	e7d1      	b.n	f1b0 <_spi_m_dma_transfer+0x74>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    f20c:	f10b 010e 	add.w	r1, fp, #14
    f210:	4628      	mov	r0, r5
    f212:	4b0b      	ldr	r3, [pc, #44]	; (f240 <_spi_m_dma_transfer+0x104>)
    f214:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    f216:	6839      	ldr	r1, [r7, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    f218:	3128      	adds	r1, #40	; 0x28
    f21a:	4628      	mov	r0, r5
    f21c:	4b09      	ldr	r3, [pc, #36]	; (f244 <_spi_m_dma_transfer+0x108>)
    f21e:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    f220:	2100      	movs	r1, #0
    f222:	4628      	mov	r0, r5
    f224:	4b0a      	ldr	r3, [pc, #40]	; (f250 <_spi_m_dma_transfer+0x114>)
    f226:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    f228:	4649      	mov	r1, r9
    f22a:	4628      	mov	r0, r5
    f22c:	4b06      	ldr	r3, [pc, #24]	; (f248 <_spi_m_dma_transfer+0x10c>)
    f22e:	4798      	blx	r3
    f230:	e7d2      	b.n	f1d8 <_spi_m_dma_transfer+0x9c>
    f232:	bf00      	nop
    f234:	0000e17d 	.word	0x0000e17d
    f238:	0000e7b5 	.word	0x0000e7b5
    f23c:	0000e7a1 	.word	0x0000e7a1
    f240:	0000d94d 	.word	0x0000d94d
    f244:	0000d93d 	.word	0x0000d93d
    f248:	0000d979 	.word	0x0000d979
    f24c:	0000d9d1 	.word	0x0000d9d1
    f250:	0000d95d 	.word	0x0000d95d
    f254:	00014da0 	.word	0x00014da0

0000f258 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    f258:	4b03      	ldr	r3, [pc, #12]	; (f268 <_delay_init+0x10>)
    f25a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    f25e:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    f260:	2205      	movs	r2, #5
    f262:	601a      	str	r2, [r3, #0]
    f264:	4770      	bx	lr
    f266:	bf00      	nop
    f268:	e000e010 	.word	0xe000e010

0000f26c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    f26c:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    f26e:	b303      	cbz	r3, f2b2 <_delay_cycles+0x46>
{
    f270:	b430      	push	{r4, r5}
    f272:	1e5d      	subs	r5, r3, #1
    f274:	b2ed      	uxtb	r5, r5
	while (n--) {
    f276:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    f278:	4a12      	ldr	r2, [pc, #72]	; (f2c4 <_delay_cycles+0x58>)
    f27a:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    f27e:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    f280:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    f282:	6813      	ldr	r3, [r2, #0]
    f284:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    f288:	d0fb      	beq.n	f282 <_delay_cycles+0x16>
	while (n--) {
    f28a:	3801      	subs	r0, #1
    f28c:	b2c0      	uxtb	r0, r0
    f28e:	28ff      	cmp	r0, #255	; 0xff
    f290:	d1f5      	bne.n	f27e <_delay_cycles+0x12>
    f292:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    f296:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    f29a:	3101      	adds	r1, #1
    f29c:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    f29e:	4b09      	ldr	r3, [pc, #36]	; (f2c4 <_delay_cycles+0x58>)
    f2a0:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    f2a2:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    f2a4:	461a      	mov	r2, r3
    f2a6:	6813      	ldr	r3, [r2, #0]
    f2a8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    f2ac:	d0fb      	beq.n	f2a6 <_delay_cycles+0x3a>
		;
}
    f2ae:	bc30      	pop	{r4, r5}
    f2b0:	4770      	bx	lr
	SysTick->LOAD = buf;
    f2b2:	4b04      	ldr	r3, [pc, #16]	; (f2c4 <_delay_cycles+0x58>)
    f2b4:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    f2b6:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    f2b8:	461a      	mov	r2, r3
    f2ba:	6813      	ldr	r3, [r2, #0]
    f2bc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    f2c0:	d0fb      	beq.n	f2ba <_delay_cycles+0x4e>
    f2c2:	4770      	bx	lr
    f2c4:	e000e010 	.word	0xe000e010

0000f2c8 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    f2c8:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    f2ca:	6813      	ldr	r3, [r2, #0]
    f2cc:	f043 0302 	orr.w	r3, r3, #2
    f2d0:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f2d2:	6913      	ldr	r3, [r2, #16]
    f2d4:	f013 0f03 	tst.w	r3, #3
    f2d8:	d1fb      	bne.n	f2d2 <_tc_timer_start+0xa>
}
    f2da:	4770      	bx	lr

0000f2dc <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    f2dc:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    f2de:	6813      	ldr	r3, [r2, #0]
    f2e0:	f023 0302 	bic.w	r3, r3, #2
    f2e4:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f2e6:	6913      	ldr	r3, [r2, #16]
    f2e8:	f013 0f03 	tst.w	r3, #3
    f2ec:	d1fb      	bne.n	f2e6 <_tc_timer_stop+0xa>
}
    f2ee:	4770      	bx	lr

0000f2f0 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    f2f0:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f2f2:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    f2f4:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    f2f8:	2a02      	cmp	r2, #2
    f2fa:	d00a      	beq.n	f312 <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f2fc:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    f2fe:	f012 0f0c 	tst.w	r2, #12
    f302:	d10c      	bne.n	f31e <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    f304:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    f306:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f308:	691a      	ldr	r2, [r3, #16]
    f30a:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    f30e:	d1fb      	bne.n	f308 <_tc_timer_set_period+0x18>
    f310:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    f312:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f314:	691a      	ldr	r2, [r3, #16]
    f316:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    f31a:	d1fb      	bne.n	f314 <_tc_timer_set_period+0x24>
    f31c:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f31e:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    f320:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    f324:	2a01      	cmp	r2, #1
    f326:	d000      	beq.n	f32a <_tc_timer_set_period+0x3a>
    f328:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    f32a:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    f32c:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f32e:	691a      	ldr	r2, [r3, #16]
    f330:	f012 0f20 	tst.w	r2, #32
    f334:	d1fb      	bne.n	f32e <_tc_timer_set_period+0x3e>
    f336:	e7f7      	b.n	f328 <_tc_timer_set_period+0x38>

0000f338 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    f338:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f33a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    f33c:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    f340:	2a02      	cmp	r2, #2
    f342:	d00a      	beq.n	f35a <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f344:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    f346:	f012 0f0c 	tst.w	r2, #12
    f34a:	d10c      	bne.n	f366 <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f34c:	691a      	ldr	r2, [r3, #16]
    f34e:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    f352:	d1fb      	bne.n	f34c <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    f354:	8b98      	ldrh	r0, [r3, #28]
    f356:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    f358:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f35a:	691a      	ldr	r2, [r3, #16]
    f35c:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    f360:	d1fb      	bne.n	f35a <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    f362:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    f364:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f366:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    f368:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    f36c:	2a01      	cmp	r2, #1
    f36e:	d001      	beq.n	f374 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    f370:	2000      	movs	r0, #0
}
    f372:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f374:	691a      	ldr	r2, [r3, #16]
    f376:	f012 0f20 	tst.w	r2, #32
    f37a:	d1fb      	bne.n	f374 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    f37c:	7ed8      	ldrb	r0, [r3, #27]
    f37e:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    f380:	4770      	bx	lr

0000f382 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    f382:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f384:	6913      	ldr	r3, [r2, #16]
    f386:	f013 0f03 	tst.w	r3, #3
    f38a:	d1fb      	bne.n	f384 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f38c:	6810      	ldr	r0, [r2, #0]
}
    f38e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    f392:	4770      	bx	lr

0000f394 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    f394:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    f396:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    f398:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    f39a:	f012 0f01 	tst.w	r2, #1
    f39e:	d100      	bne.n	f3a2 <tc_interrupt_handler+0xe>
    f3a0:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    f3a2:	2201      	movs	r2, #1
    f3a4:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    f3a6:	6803      	ldr	r3, [r0, #0]
    f3a8:	4798      	blx	r3
	}
}
    f3aa:	e7f9      	b.n	f3a0 <tc_interrupt_handler+0xc>

0000f3ac <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    f3ac:	b470      	push	{r4, r5, r6}
    f3ae:	b089      	sub	sp, #36	; 0x24
    f3b0:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    f3b2:	466c      	mov	r4, sp
    f3b4:	4d16      	ldr	r5, [pc, #88]	; (f410 <get_tc_index+0x64>)
    f3b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    f3b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    f3ba:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    f3be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    f3c2:	9b00      	ldr	r3, [sp, #0]
    f3c4:	42b3      	cmp	r3, r6
    f3c6:	d00c      	beq.n	f3e2 <get_tc_index+0x36>
    f3c8:	4630      	mov	r0, r6
    f3ca:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    f3cc:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    f3ce:	f852 1b04 	ldr.w	r1, [r2], #4
    f3d2:	4281      	cmp	r1, r0
    f3d4:	d006      	beq.n	f3e4 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    f3d6:	3301      	adds	r3, #1
    f3d8:	2b08      	cmp	r3, #8
    f3da:	d1f8      	bne.n	f3ce <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    f3dc:	2000      	movs	r0, #0
			return i;
    f3de:	b240      	sxtb	r0, r0
    f3e0:	e00d      	b.n	f3fe <get_tc_index+0x52>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    f3e2:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    f3e4:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    f3e8:	d010      	beq.n	f40c <get_tc_index+0x60>
    f3ea:	2b01      	cmp	r3, #1
    f3ec:	d00a      	beq.n	f404 <get_tc_index+0x58>
    f3ee:	2b02      	cmp	r3, #2
    f3f0:	d00a      	beq.n	f408 <get_tc_index+0x5c>
    f3f2:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    f3f4:	bf08      	it	eq
    f3f6:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    f3f8:	d0f1      	beq.n	f3de <get_tc_index+0x32>
	return -1;
    f3fa:	f04f 30ff 	mov.w	r0, #4294967295
}
    f3fe:	b009      	add	sp, #36	; 0x24
    f400:	bc70      	pop	{r4, r5, r6}
    f402:	4770      	bx	lr
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    f404:	2001      	movs	r0, #1
    f406:	e7ea      	b.n	f3de <get_tc_index+0x32>
    f408:	2002      	movs	r0, #2
    f40a:	e7e8      	b.n	f3de <get_tc_index+0x32>
    f40c:	2000      	movs	r0, #0
    f40e:	e7e6      	b.n	f3de <get_tc_index+0x32>
    f410:	00014dc4 	.word	0x00014dc4

0000f414 <_tc_timer_deinit>:
{
    f414:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    f416:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    f418:	4620      	mov	r0, r4
    f41a:	4b15      	ldr	r3, [pc, #84]	; (f470 <_tc_timer_deinit+0x5c>)
    f41c:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    f41e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    f422:	4b14      	ldr	r3, [pc, #80]	; (f474 <_tc_timer_deinit+0x60>)
    f424:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f428:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    f42c:	2b00      	cmp	r3, #0
    f42e:	db0d      	blt.n	f44c <_tc_timer_deinit+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    f430:	095a      	lsrs	r2, r3, #5
    f432:	f003 031f 	and.w	r3, r3, #31
    f436:	2101      	movs	r1, #1
    f438:	fa01 f303 	lsl.w	r3, r1, r3
    f43c:	3220      	adds	r2, #32
    f43e:	490e      	ldr	r1, [pc, #56]	; (f478 <_tc_timer_deinit+0x64>)
    f440:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    f444:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    f448:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    f44c:	6823      	ldr	r3, [r4, #0]
    f44e:	f023 0302 	bic.w	r3, r3, #2
    f452:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f454:	6923      	ldr	r3, [r4, #16]
    f456:	f013 0f03 	tst.w	r3, #3
    f45a:	d1fb      	bne.n	f454 <_tc_timer_deinit+0x40>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    f45c:	6823      	ldr	r3, [r4, #0]
    f45e:	f043 0301 	orr.w	r3, r3, #1
    f462:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f464:	6923      	ldr	r3, [r4, #16]
    f466:	f013 0f01 	tst.w	r3, #1
    f46a:	d1fb      	bne.n	f464 <_tc_timer_deinit+0x50>
}
    f46c:	bd10      	pop	{r4, pc}
    f46e:	bf00      	nop
    f470:	0000f3ad 	.word	0x0000f3ad
    f474:	00014dc4 	.word	0x00014dc4
    f478:	e000e100 	.word	0xe000e100

0000f47c <_tc_timer_init>:
{
    f47c:	b538      	push	{r3, r4, r5, lr}
    f47e:	4605      	mov	r5, r0
    f480:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    f482:	4608      	mov	r0, r1
    f484:	4b6e      	ldr	r3, [pc, #440]	; (f640 <_tc_timer_init+0x1c4>)
    f486:	4798      	blx	r3
	device->hw = hw;
    f488:	60ec      	str	r4, [r5, #12]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    f48a:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    f48c:	f013 0f01 	tst.w	r3, #1
    f490:	d119      	bne.n	f4c6 <_tc_timer_init+0x4a>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f492:	6923      	ldr	r3, [r4, #16]
    f494:	f013 0f03 	tst.w	r3, #3
    f498:	d1fb      	bne.n	f492 <_tc_timer_init+0x16>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    f49a:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    f49c:	f013 0f02 	tst.w	r3, #2
    f4a0:	d00b      	beq.n	f4ba <_tc_timer_init+0x3e>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    f4a2:	6823      	ldr	r3, [r4, #0]
    f4a4:	f023 0302 	bic.w	r3, r3, #2
    f4a8:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f4aa:	6923      	ldr	r3, [r4, #16]
    f4ac:	f013 0f03 	tst.w	r3, #3
    f4b0:	d1fb      	bne.n	f4aa <_tc_timer_init+0x2e>
    f4b2:	6923      	ldr	r3, [r4, #16]
    f4b4:	f013 0f02 	tst.w	r3, #2
    f4b8:	d1fb      	bne.n	f4b2 <_tc_timer_init+0x36>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    f4ba:	2301      	movs	r3, #1
    f4bc:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f4be:	6923      	ldr	r3, [r4, #16]
    f4c0:	f013 0f03 	tst.w	r3, #3
    f4c4:	d1fb      	bne.n	f4be <_tc_timer_init+0x42>
    f4c6:	6923      	ldr	r3, [r4, #16]
    f4c8:	f013 0f01 	tst.w	r3, #1
    f4cc:	d1fb      	bne.n	f4c6 <_tc_timer_init+0x4a>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    f4ce:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f4d2:	4a5c      	ldr	r2, [pc, #368]	; (f644 <_tc_timer_init+0x1c8>)
    f4d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f4d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    f4da:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f4dc:	6923      	ldr	r3, [r4, #16]
    f4de:	f013 0f03 	tst.w	r3, #3
    f4e2:	d1fb      	bne.n	f4dc <_tc_timer_init+0x60>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    f4e4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f4e8:	4956      	ldr	r1, [pc, #344]	; (f644 <_tc_timer_init+0x1c8>)
    f4ea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    f4ee:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    f4f2:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    f4f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    f4f6:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    f4f8:	2301      	movs	r3, #1
    f4fa:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    f4fc:	f002 020c 	and.w	r2, r2, #12
    f500:	2a08      	cmp	r2, #8
    f502:	d056      	beq.n	f5b2 <_tc_timer_init+0x136>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    f504:	2a00      	cmp	r2, #0
    f506:	d16b      	bne.n	f5e0 <_tc_timer_init+0x164>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    f508:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f50c:	4a4d      	ldr	r2, [pc, #308]	; (f644 <_tc_timer_init+0x1c8>)
    f50e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f512:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    f514:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f516:	6923      	ldr	r3, [r4, #16]
    f518:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f51c:	d1fb      	bne.n	f516 <_tc_timer_init+0x9a>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    f51e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f522:	4a48      	ldr	r2, [pc, #288]	; (f644 <_tc_timer_init+0x1c8>)
    f524:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f528:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    f52a:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f52c:	6923      	ldr	r3, [r4, #16]
    f52e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f532:	d1fb      	bne.n	f52c <_tc_timer_init+0xb0>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    f534:	2301      	movs	r3, #1
    f536:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    f538:	4b43      	ldr	r3, [pc, #268]	; (f648 <_tc_timer_init+0x1cc>)
    f53a:	429c      	cmp	r4, r3
    f53c:	d077      	beq.n	f62e <_tc_timer_init+0x1b2>
	if (hw == TC1) {
    f53e:	4b43      	ldr	r3, [pc, #268]	; (f64c <_tc_timer_init+0x1d0>)
    f540:	429c      	cmp	r4, r3
    f542:	d077      	beq.n	f634 <_tc_timer_init+0x1b8>
	if (hw == TC2) {
    f544:	4b42      	ldr	r3, [pc, #264]	; (f650 <_tc_timer_init+0x1d4>)
    f546:	429c      	cmp	r4, r3
    f548:	d077      	beq.n	f63a <_tc_timer_init+0x1be>
	if (hw == TC3) {
    f54a:	4b42      	ldr	r3, [pc, #264]	; (f654 <_tc_timer_init+0x1d8>)
    f54c:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    f54e:	bf04      	itt	eq
    f550:	4b41      	ldreq	r3, [pc, #260]	; (f658 <_tc_timer_init+0x1dc>)
    f552:	60dd      	streq	r5, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    f554:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f558:	4a3a      	ldr	r2, [pc, #232]	; (f644 <_tc_timer_init+0x1c8>)
    f55a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f55e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    f562:	2b00      	cmp	r3, #0
    f564:	db23      	blt.n	f5ae <_tc_timer_init+0x132>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    f566:	095a      	lsrs	r2, r3, #5
    f568:	f003 031f 	and.w	r3, r3, #31
    f56c:	2101      	movs	r1, #1
    f56e:	fa01 f303 	lsl.w	r3, r1, r3
    f572:	3220      	adds	r2, #32
    f574:	4939      	ldr	r1, [pc, #228]	; (f65c <_tc_timer_init+0x1e0>)
    f576:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    f57a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    f57e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    f582:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    f586:	4b2f      	ldr	r3, [pc, #188]	; (f644 <_tc_timer_init+0x1c8>)
    f588:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f58c:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    f590:	2b00      	cmp	r3, #0
    f592:	db0c      	blt.n	f5ae <_tc_timer_init+0x132>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    f594:	0959      	lsrs	r1, r3, #5
    f596:	f003 031f 	and.w	r3, r3, #31
    f59a:	2201      	movs	r2, #1
    f59c:	fa02 f303 	lsl.w	r3, r2, r3
    f5a0:	4a2e      	ldr	r2, [pc, #184]	; (f65c <_tc_timer_init+0x1e0>)
    f5a2:	f101 0060 	add.w	r0, r1, #96	; 0x60
    f5a6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    f5aa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    f5ae:	2000      	movs	r0, #0
    f5b0:	bd38      	pop	{r3, r4, r5, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    f5b2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f5b6:	4a23      	ldr	r2, [pc, #140]	; (f644 <_tc_timer_init+0x1c8>)
    f5b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    f5be:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f5c0:	6923      	ldr	r3, [r4, #16]
    f5c2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f5c6:	d1fb      	bne.n	f5c0 <_tc_timer_init+0x144>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    f5c8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f5cc:	4a1d      	ldr	r2, [pc, #116]	; (f644 <_tc_timer_init+0x1c8>)
    f5ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f5d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    f5d4:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f5d6:	6923      	ldr	r3, [r4, #16]
    f5d8:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f5dc:	d1fb      	bne.n	f5d6 <_tc_timer_init+0x15a>
    f5de:	e7a9      	b.n	f534 <_tc_timer_init+0xb8>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    f5e0:	2a04      	cmp	r2, #4
    f5e2:	d1a7      	bne.n	f534 <_tc_timer_init+0xb8>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    f5e4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f5e8:	4a16      	ldr	r2, [pc, #88]	; (f644 <_tc_timer_init+0x1c8>)
    f5ea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f5ee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    f5f2:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f5f4:	6923      	ldr	r3, [r4, #16]
    f5f6:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f5fa:	d1fb      	bne.n	f5f4 <_tc_timer_init+0x178>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    f5fc:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f600:	4a10      	ldr	r2, [pc, #64]	; (f644 <_tc_timer_init+0x1c8>)
    f602:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f606:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    f60a:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f60c:	6923      	ldr	r3, [r4, #16]
    f60e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    f612:	d1fb      	bne.n	f60c <_tc_timer_init+0x190>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    f614:	eb00 0380 	add.w	r3, r0, r0, lsl #2
    f618:	4a0a      	ldr	r2, [pc, #40]	; (f644 <_tc_timer_init+0x1c8>)
    f61a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    f61e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    f622:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    f624:	6923      	ldr	r3, [r4, #16]
    f626:	f013 0f20 	tst.w	r3, #32
    f62a:	d1fb      	bne.n	f624 <_tc_timer_init+0x1a8>
    f62c:	e782      	b.n	f534 <_tc_timer_init+0xb8>
		_tc0_dev = (struct _timer_device *)dev;
    f62e:	4b0a      	ldr	r3, [pc, #40]	; (f658 <_tc_timer_init+0x1dc>)
    f630:	601d      	str	r5, [r3, #0]
    f632:	e78a      	b.n	f54a <_tc_timer_init+0xce>
		_tc1_dev = (struct _timer_device *)dev;
    f634:	4b08      	ldr	r3, [pc, #32]	; (f658 <_tc_timer_init+0x1dc>)
    f636:	605d      	str	r5, [r3, #4]
    f638:	e78c      	b.n	f554 <_tc_timer_init+0xd8>
		_tc2_dev = (struct _timer_device *)dev;
    f63a:	4b07      	ldr	r3, [pc, #28]	; (f658 <_tc_timer_init+0x1dc>)
    f63c:	609d      	str	r5, [r3, #8]
    f63e:	e789      	b.n	f554 <_tc_timer_init+0xd8>
    f640:	0000f3ad 	.word	0x0000f3ad
    f644:	00014dc4 	.word	0x00014dc4
    f648:	40003800 	.word	0x40003800
    f64c:	40003c00 	.word	0x40003c00
    f650:	4101a000 	.word	0x4101a000
    f654:	4101c000 	.word	0x4101c000
    f658:	20000b24 	.word	0x20000b24
    f65c:	e000e100 	.word	0xe000e100

0000f660 <_tc_timer_set_irq>:
{
    f660:	b508      	push	{r3, lr}
	int8_t      i  = get_tc_index(hw);
    f662:	68c0      	ldr	r0, [r0, #12]
    f664:	4b05      	ldr	r3, [pc, #20]	; (f67c <_tc_timer_set_irq+0x1c>)
    f666:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    f668:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    f66c:	4b04      	ldr	r3, [pc, #16]	; (f680 <_tc_timer_set_irq+0x20>)
    f66e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    f672:	f890 0022 	ldrb.w	r0, [r0, #34]	; 0x22
    f676:	4b03      	ldr	r3, [pc, #12]	; (f684 <_tc_timer_set_irq+0x24>)
    f678:	4798      	blx	r3
    f67a:	bd08      	pop	{r3, pc}
    f67c:	0000f3ad 	.word	0x0000f3ad
    f680:	00014dc4 	.word	0x00014dc4
    f684:	0000d709 	.word	0x0000d709

0000f688 <_tc_get_timer>:
}
    f688:	4800      	ldr	r0, [pc, #0]	; (f68c <_tc_get_timer+0x4>)
    f68a:	4770      	bx	lr
    f68c:	20000368 	.word	0x20000368

0000f690 <TC0_Handler>:
{
    f690:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    f692:	4b02      	ldr	r3, [pc, #8]	; (f69c <TC0_Handler+0xc>)
    f694:	6818      	ldr	r0, [r3, #0]
    f696:	4b02      	ldr	r3, [pc, #8]	; (f6a0 <TC0_Handler+0x10>)
    f698:	4798      	blx	r3
    f69a:	bd08      	pop	{r3, pc}
    f69c:	20000b24 	.word	0x20000b24
    f6a0:	0000f395 	.word	0x0000f395

0000f6a4 <TC1_Handler>:
{
    f6a4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    f6a6:	4b02      	ldr	r3, [pc, #8]	; (f6b0 <TC1_Handler+0xc>)
    f6a8:	6858      	ldr	r0, [r3, #4]
    f6aa:	4b02      	ldr	r3, [pc, #8]	; (f6b4 <TC1_Handler+0x10>)
    f6ac:	4798      	blx	r3
    f6ae:	bd08      	pop	{r3, pc}
    f6b0:	20000b24 	.word	0x20000b24
    f6b4:	0000f395 	.word	0x0000f395

0000f6b8 <TC2_Handler>:
{
    f6b8:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    f6ba:	4b02      	ldr	r3, [pc, #8]	; (f6c4 <TC2_Handler+0xc>)
    f6bc:	6898      	ldr	r0, [r3, #8]
    f6be:	4b02      	ldr	r3, [pc, #8]	; (f6c8 <TC2_Handler+0x10>)
    f6c0:	4798      	blx	r3
    f6c2:	bd08      	pop	{r3, pc}
    f6c4:	20000b24 	.word	0x20000b24
    f6c8:	0000f395 	.word	0x0000f395

0000f6cc <TC3_Handler>:
{
    f6cc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    f6ce:	4b02      	ldr	r3, [pc, #8]	; (f6d8 <TC3_Handler+0xc>)
    f6d0:	68d8      	ldr	r0, [r3, #12]
    f6d2:	4b02      	ldr	r3, [pc, #8]	; (f6dc <TC3_Handler+0x10>)
    f6d4:	4798      	blx	r3
    f6d6:	bd08      	pop	{r3, pc}
    f6d8:	20000b24 	.word	0x20000b24
    f6dc:	0000f395 	.word	0x0000f395

0000f6e0 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    f6e0:	2000      	movs	r0, #0
    f6e2:	4770      	bx	lr

0000f6e4 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    f6e4:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    f6e6:	7c83      	ldrb	r3, [r0, #18]
    f6e8:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f6ec:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    f6ee:	f002 0107 	and.w	r1, r2, #7
    f6f2:	2901      	cmp	r1, #1
    f6f4:	d00b      	beq.n	f70e <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f6f6:	015a      	lsls	r2, r3, #5
    f6f8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f6fc:	2110      	movs	r1, #16
    f6fe:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    f702:	015b      	lsls	r3, r3, #5
    f704:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f708:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    f70c:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    f70e:	f012 0f40 	tst.w	r2, #64	; 0x40
    f712:	d00c      	beq.n	f72e <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    f714:	7cc2      	ldrb	r2, [r0, #19]
    f716:	f36f 1286 	bfc	r2, #6, #1
    f71a:	74c2      	strb	r2, [r0, #19]
    f71c:	015a      	lsls	r2, r3, #5
    f71e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    f722:	2180      	movs	r1, #128	; 0x80
    f724:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    f728:	2140      	movs	r1, #64	; 0x40
    f72a:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    f72e:	7cc2      	ldrb	r2, [r0, #19]
    f730:	f36f 02c3 	bfc	r2, #3, #1
    f734:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    f736:	490a      	ldr	r1, [pc, #40]	; (f760 <_usb_d_dev_handle_setup+0x7c>)
    f738:	015a      	lsls	r2, r3, #5
    f73a:	188c      	adds	r4, r1, r2
    f73c:	2500      	movs	r5, #0
    f73e:	72a5      	strb	r5, [r4, #10]
    f740:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f742:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    f746:	246f      	movs	r4, #111	; 0x6f
    f748:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f74c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f750:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    f754:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    f758:	7c80      	ldrb	r0, [r0, #18]
    f75a:	4798      	blx	r3
    f75c:	bd38      	pop	{r3, r4, r5, pc}
    f75e:	bf00      	nop
    f760:	20000b34 	.word	0x20000b34

0000f764 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    f764:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    f766:	2320      	movs	r3, #32
    f768:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    f76c:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    f76e:	7c83      	ldrb	r3, [r0, #18]
    f770:	f003 030f 	and.w	r3, r3, #15
    f774:	015b      	lsls	r3, r3, #5
    f776:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f77a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    f77e:	4b04      	ldr	r3, [pc, #16]	; (f790 <_usb_d_dev_handle_stall+0x2c>)
    f780:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    f784:	6882      	ldr	r2, [r0, #8]
    f786:	2101      	movs	r1, #1
    f788:	7c80      	ldrb	r0, [r0, #18]
    f78a:	4798      	blx	r3
    f78c:	bd08      	pop	{r3, pc}
    f78e:	bf00      	nop
    f790:	20000b34 	.word	0x20000b34

0000f794 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    f794:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    f796:	7c84      	ldrb	r4, [r0, #18]
    f798:	2cff      	cmp	r4, #255	; 0xff
    f79a:	d003      	beq.n	f7a4 <_usb_d_dev_trans_done+0x10>
    f79c:	7cc3      	ldrb	r3, [r0, #19]
    f79e:	f013 0f40 	tst.w	r3, #64	; 0x40
    f7a2:	d100      	bne.n	f7a6 <_usb_d_dev_trans_done+0x12>
    f7a4:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    f7a6:	7cc2      	ldrb	r2, [r0, #19]
    f7a8:	f36f 1286 	bfc	r2, #6, #1
    f7ac:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    f7ae:	4a03      	ldr	r2, [pc, #12]	; (f7bc <_usb_d_dev_trans_done+0x28>)
    f7b0:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    f7b4:	6882      	ldr	r2, [r0, #8]
    f7b6:	4620      	mov	r0, r4
    f7b8:	47a8      	blx	r5
    f7ba:	e7f3      	b.n	f7a4 <_usb_d_dev_trans_done+0x10>
    f7bc:	20000b34 	.word	0x20000b34

0000f7c0 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    f7c0:	b530      	push	{r4, r5, lr}
    f7c2:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    f7c4:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    f7c6:	2425      	movs	r4, #37	; 0x25
    f7c8:	f88d 4004 	strb.w	r4, [sp, #4]
    f7cc:	244a      	movs	r4, #74	; 0x4a
    f7ce:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    f7d2:	2bff      	cmp	r3, #255	; 0xff
    f7d4:	d01e      	beq.n	f814 <_usb_d_dev_trans_stop+0x54>
    f7d6:	7cc4      	ldrb	r4, [r0, #19]
    f7d8:	f014 0f40 	tst.w	r4, #64	; 0x40
    f7dc:	d01a      	beq.n	f814 <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    f7de:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    f7e2:	b1c9      	cbz	r1, f818 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    f7e4:	0163      	lsls	r3, r4, #5
    f7e6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f7ea:	2580      	movs	r5, #128	; 0x80
    f7ec:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    f7f0:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    f7f2:	a902      	add	r1, sp, #8
    f7f4:	440b      	add	r3, r1
    f7f6:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f7fa:	0163      	lsls	r3, r4, #5
    f7fc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f800:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f804:	0163      	lsls	r3, r4, #5
    f806:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f80a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    f80e:	4611      	mov	r1, r2
    f810:	4b05      	ldr	r3, [pc, #20]	; (f828 <_usb_d_dev_trans_stop+0x68>)
    f812:	4798      	blx	r3
}
    f814:	b003      	add	sp, #12
    f816:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    f818:	0163      	lsls	r3, r4, #5
    f81a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f81e:	2540      	movs	r5, #64	; 0x40
    f820:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    f824:	e7e4      	b.n	f7f0 <_usb_d_dev_trans_stop+0x30>
    f826:	bf00      	nop
    f828:	0000f795 	.word	0x0000f795

0000f82c <_usb_d_dev_handle_trfail>:
{
    f82c:	b530      	push	{r4, r5, lr}
    f82e:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    f830:	7c83      	ldrb	r3, [r0, #18]
    f832:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    f836:	2204      	movs	r2, #4
    f838:	f88d 2004 	strb.w	r2, [sp, #4]
    f83c:	2208      	movs	r2, #8
    f83e:	f88d 2005 	strb.w	r2, [sp, #5]
    f842:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    f844:	460c      	mov	r4, r1
    f846:	b391      	cbz	r1, f8ae <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    f848:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    f84c:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    f850:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    f854:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    f858:	4a32      	ldr	r2, [pc, #200]	; (f924 <_usb_d_dev_handle_trfail+0xf8>)
    f85a:	440a      	add	r2, r1
    f85c:	7a91      	ldrb	r1, [r2, #10]
    f85e:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    f860:	2d02      	cmp	r5, #2
    f862:	d02c      	beq.n	f8be <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    f864:	f011 0f02 	tst.w	r1, #2
    f868:	d045      	beq.n	f8f6 <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    f86a:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    f86c:	7a91      	ldrb	r1, [r2, #10]
    f86e:	f36f 0141 	bfc	r1, #1, #1
    f872:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    f874:	aa02      	add	r2, sp, #8
    f876:	4422      	add	r2, r4
    f878:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f87c:	015a      	lsls	r2, r3, #5
    f87e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f882:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f886:	015b      	lsls	r3, r3, #5
    f888:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f88c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    f890:	f005 0307 	and.w	r3, r5, #7
    f894:	2b01      	cmp	r3, #1
    f896:	d143      	bne.n	f920 <_usb_d_dev_handle_trfail+0xf4>
    f898:	7cc3      	ldrb	r3, [r0, #19]
    f89a:	f013 0f40 	tst.w	r3, #64	; 0x40
    f89e:	d03f      	beq.n	f920 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    f8a0:	09d9      	lsrs	r1, r3, #7
    f8a2:	428c      	cmp	r4, r1
    f8a4:	d03c      	beq.n	f920 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    f8a6:	2200      	movs	r2, #0
    f8a8:	4b1f      	ldr	r3, [pc, #124]	; (f928 <_usb_d_dev_handle_trfail+0xfc>)
    f8aa:	4798      	blx	r3
    f8ac:	e038      	b.n	f920 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    f8ae:	0159      	lsls	r1, r3, #5
    f8b0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    f8b4:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    f8b8:	f005 0507 	and.w	r5, r5, #7
    f8bc:	e7ca      	b.n	f854 <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    f8be:	f011 0f01 	tst.w	r1, #1
    f8c2:	d0cf      	beq.n	f864 <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    f8c4:	7a91      	ldrb	r1, [r2, #10]
    f8c6:	f36f 0100 	bfc	r1, #0, #1
    f8ca:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    f8cc:	aa02      	add	r2, sp, #8
    f8ce:	4422      	add	r2, r4
    f8d0:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f8d4:	015a      	lsls	r2, r3, #5
    f8d6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f8da:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f8de:	015b      	lsls	r3, r3, #5
    f8e0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f8e4:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    f8e8:	2204      	movs	r2, #4
    f8ea:	1c21      	adds	r1, r4, #0
    f8ec:	bf18      	it	ne
    f8ee:	2101      	movne	r1, #1
    f8f0:	4b0d      	ldr	r3, [pc, #52]	; (f928 <_usb_d_dev_handle_trfail+0xfc>)
    f8f2:	4798      	blx	r3
    f8f4:	e014      	b.n	f920 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    f8f6:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    f8fa:	4a0a      	ldr	r2, [pc, #40]	; (f924 <_usb_d_dev_handle_trfail+0xf8>)
    f8fc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    f900:	2100      	movs	r1, #0
    f902:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    f904:	aa02      	add	r2, sp, #8
    f906:	4414      	add	r4, r2
    f908:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f90c:	015a      	lsls	r2, r3, #5
    f90e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f912:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    f916:	015b      	lsls	r3, r3, #5
    f918:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    f91c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    f920:	b003      	add	sp, #12
    f922:	bd30      	pop	{r4, r5, pc}
    f924:	20000b34 	.word	0x20000b34
    f928:	0000f7c1 	.word	0x0000f7c1

0000f92c <_usb_d_dev_reset_epts>:
{
    f92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f930:	4d0c      	ldr	r5, [pc, #48]	; (f964 <_usb_d_dev_reset_epts+0x38>)
    f932:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    f936:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    f93a:	f04f 0803 	mov.w	r8, #3
    f93e:	4f0a      	ldr	r7, [pc, #40]	; (f968 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    f940:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    f942:	4641      	mov	r1, r8
    f944:	4620      	mov	r0, r4
    f946:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    f948:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    f94a:	2300      	movs	r3, #0
    f94c:	74e3      	strb	r3, [r4, #19]
    f94e:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    f950:	42ac      	cmp	r4, r5
    f952:	d1f6      	bne.n	f942 <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    f954:	22c0      	movs	r2, #192	; 0xc0
    f956:	4619      	mov	r1, r3
    f958:	4802      	ldr	r0, [pc, #8]	; (f964 <_usb_d_dev_reset_epts+0x38>)
    f95a:	4b04      	ldr	r3, [pc, #16]	; (f96c <_usb_d_dev_reset_epts+0x40>)
    f95c:	4798      	blx	r3
    f95e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f962:	bf00      	nop
    f964:	20000b34 	.word	0x20000b34
    f968:	0000f795 	.word	0x0000f795
    f96c:	00012f43 	.word	0x00012f43

0000f970 <_usb_d_dev_in_next>:
{
    f970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f974:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    f976:	7c84      	ldrb	r4, [r0, #18]
    f978:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    f97c:	4688      	mov	r8, r1
    f97e:	2900      	cmp	r1, #0
    f980:	f000 80a0 	beq.w	fac4 <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    f984:	4b58      	ldr	r3, [pc, #352]	; (fae8 <_usb_d_dev_in_next+0x178>)
    f986:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    f98a:	6958      	ldr	r0, [r3, #20]
    f98c:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    f990:	8a2b      	ldrh	r3, [r5, #16]
    f992:	f240 32ff 	movw	r2, #1023	; 0x3ff
    f996:	4293      	cmp	r3, r2
    f998:	f000 808e 	beq.w	fab8 <_usb_d_dev_in_next+0x148>
    f99c:	3b01      	subs	r3, #1
    f99e:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    f9a0:	7cef      	ldrb	r7, [r5, #19]
    f9a2:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    f9a6:	f1b8 0f00 	cmp.w	r8, #0
    f9aa:	d005      	beq.n	f9b8 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    f9ac:	0162      	lsls	r2, r4, #5
    f9ae:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    f9b2:	2302      	movs	r3, #2
    f9b4:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    f9b8:	68a9      	ldr	r1, [r5, #8]
    f9ba:	eb0e 0301 	add.w	r3, lr, r1
    f9be:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    f9c0:	686e      	ldr	r6, [r5, #4]
    f9c2:	42b3      	cmp	r3, r6
    f9c4:	d23f      	bcs.n	fa46 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    f9c6:	1af6      	subs	r6, r6, r3
    f9c8:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    f9ca:	7cea      	ldrb	r2, [r5, #19]
    f9cc:	f012 0f20 	tst.w	r2, #32
    f9d0:	d02d      	beq.n	fa2e <_usb_d_dev_in_next+0xbe>
    f9d2:	8a2a      	ldrh	r2, [r5, #16]
    f9d4:	4296      	cmp	r6, r2
    f9d6:	bf28      	it	cs
    f9d8:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    f9da:	6829      	ldr	r1, [r5, #0]
    f9dc:	4632      	mov	r2, r6
    f9de:	4419      	add	r1, r3
    f9e0:	68e8      	ldr	r0, [r5, #12]
    f9e2:	4b42      	ldr	r3, [pc, #264]	; (faec <_usb_d_dev_in_next+0x17c>)
    f9e4:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    f9e6:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    f9e8:	4b3f      	ldr	r3, [pc, #252]	; (fae8 <_usb_d_dev_in_next+0x178>)
    f9ea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    f9ee:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    f9f0:	4b3d      	ldr	r3, [pc, #244]	; (fae8 <_usb_d_dev_in_next+0x178>)
    f9f2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    f9f6:	695a      	ldr	r2, [r3, #20]
    f9f8:	f366 020d 	bfi	r2, r6, #0, #14
    f9fc:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    f9fe:	695a      	ldr	r2, [r3, #20]
    fa00:	f36f 329b 	bfc	r2, #14, #14
    fa04:	615a      	str	r2, [r3, #20]
	if (!isr) {
    fa06:	f1b8 0f00 	cmp.w	r8, #0
    fa0a:	d108      	bne.n	fa1e <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    fa0c:	2f01      	cmp	r7, #1
    fa0e:	bf0c      	ite	eq
    fa10:	224e      	moveq	r2, #78	; 0x4e
    fa12:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    fa14:	0163      	lsls	r3, r4, #5
    fa16:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    fa1a:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    fa1e:	0164      	lsls	r4, r4, #5
    fa20:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    fa24:	2380      	movs	r3, #128	; 0x80
    fa26:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    fa2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fa2e:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    fa32:	bf28      	it	cs
    fa34:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    fa38:	6829      	ldr	r1, [r5, #0]
    fa3a:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    fa3c:	4a2a      	ldr	r2, [pc, #168]	; (fae8 <_usb_d_dev_in_next+0x178>)
    fa3e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    fa42:	6113      	str	r3, [r2, #16]
    fa44:	e7d4      	b.n	f9f0 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    fa46:	7ceb      	ldrb	r3, [r5, #19]
    fa48:	f013 0f10 	tst.w	r3, #16
    fa4c:	d00f      	beq.n	fa6e <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    fa4e:	7ceb      	ldrb	r3, [r5, #19]
    fa50:	f36f 1304 	bfc	r3, #4, #1
    fa54:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    fa56:	4b24      	ldr	r3, [pc, #144]	; (fae8 <_usb_d_dev_in_next+0x178>)
    fa58:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    fa5c:	695a      	ldr	r2, [r3, #20]
    fa5e:	f36f 020d 	bfc	r2, #0, #14
    fa62:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    fa64:	695a      	ldr	r2, [r3, #20]
    fa66:	f36f 329b 	bfc	r2, #14, #14
    fa6a:	615a      	str	r2, [r3, #20]
    fa6c:	e7cb      	b.n	fa06 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    fa6e:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    fa70:	ea4f 1444 	mov.w	r4, r4, lsl #5
    fa74:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    fa78:	bf0c      	ite	eq
    fa7a:	234b      	moveq	r3, #75	; 0x4b
    fa7c:	234a      	movne	r3, #74	; 0x4a
    fa7e:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    fa82:	8a2a      	ldrh	r2, [r5, #16]
    fa84:	ea00 030e 	and.w	r3, r0, lr
    fa88:	429a      	cmp	r2, r3
    fa8a:	d005      	beq.n	fa98 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    fa8c:	2100      	movs	r1, #0
    fa8e:	4628      	mov	r0, r5
    fa90:	4b17      	ldr	r3, [pc, #92]	; (faf0 <_usb_d_dev_in_next+0x180>)
    fa92:	4798      	blx	r3
	return;
    fa94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    fa98:	7ceb      	ldrb	r3, [r5, #19]
    fa9a:	f36f 1386 	bfc	r3, #6, #1
    fa9e:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    faa0:	4b11      	ldr	r3, [pc, #68]	; (fae8 <_usb_d_dev_in_next+0x178>)
    faa2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    faa6:	68a9      	ldr	r1, [r5, #8]
    faa8:	7ca8      	ldrb	r0, [r5, #18]
    faaa:	4798      	blx	r3
    faac:	b9d0      	cbnz	r0, fae4 <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    faae:	7ceb      	ldrb	r3, [r5, #19]
    fab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    fab4:	74eb      	strb	r3, [r5, #19]
    fab6:	e7e9      	b.n	fa8c <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    fab8:	7cef      	ldrb	r7, [r5, #19]
    faba:	f007 0707 	and.w	r7, r7, #7
    fabe:	f240 30ff 	movw	r0, #1023	; 0x3ff
    fac2:	e773      	b.n	f9ac <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    fac4:	8a03      	ldrh	r3, [r0, #16]
    fac6:	f240 32ff 	movw	r2, #1023	; 0x3ff
    faca:	4293      	cmp	r3, r2
    facc:	d107      	bne.n	fade <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    face:	7cef      	ldrb	r7, [r5, #19]
    fad0:	f007 0707 	and.w	r7, r7, #7
    fad4:	f04f 0e00 	mov.w	lr, #0
    fad8:	f240 30ff 	movw	r0, #1023	; 0x3ff
    fadc:	e76c      	b.n	f9b8 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    fade:	f04f 0e00 	mov.w	lr, #0
    fae2:	e75b      	b.n	f99c <_usb_d_dev_in_next+0x2c>
    fae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fae8:	20000b34 	.word	0x20000b34
    faec:	00012f2d 	.word	0x00012f2d
    faf0:	0000f795 	.word	0x0000f795

0000faf4 <_usb_d_dev_out_next>:
{
    faf4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    faf8:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    fafa:	7c85      	ldrb	r5, [r0, #18]
    fafc:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    fb00:	4689      	mov	r9, r1
    fb02:	2900      	cmp	r1, #0
    fb04:	d056      	beq.n	fbb4 <_usb_d_dev_out_next+0xc0>
    fb06:	4b74      	ldr	r3, [pc, #464]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fb08:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    fb0c:	685a      	ldr	r2, [r3, #4]
    fb0e:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    fb12:	685f      	ldr	r7, [r3, #4]
    fb14:	f3c7 070d 	ubfx	r7, r7, #0, #14
    fb18:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    fb1a:	8a06      	ldrh	r6, [r0, #16]
    fb1c:	f240 33ff 	movw	r3, #1023	; 0x3ff
    fb20:	429e      	cmp	r6, r3
    fb22:	f000 80ba 	beq.w	fc9a <_usb_d_dev_out_next+0x1a6>
    fb26:	3e01      	subs	r6, #1
    fb28:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    fb2a:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    fb2e:	f894 8013 	ldrb.w	r8, [r4, #19]
    fb32:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    fb36:	f1b9 0f00 	cmp.w	r9, #0
    fb3a:	d005      	beq.n	fb48 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    fb3c:	016b      	lsls	r3, r5, #5
    fb3e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    fb42:	2201      	movs	r2, #1
    fb44:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    fb48:	7ce3      	ldrb	r3, [r4, #19]
    fb4a:	f013 0f20 	tst.w	r3, #32
    fb4e:	d00d      	beq.n	fb6c <_usb_d_dev_out_next+0x78>
    fb50:	6862      	ldr	r2, [r4, #4]
    fb52:	2a00      	cmp	r2, #0
    fb54:	d037      	beq.n	fbc6 <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    fb56:	68a0      	ldr	r0, [r4, #8]
    fb58:	1a12      	subs	r2, r2, r0
    fb5a:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    fb5c:	6823      	ldr	r3, [r4, #0]
    fb5e:	42ba      	cmp	r2, r7
    fb60:	bf28      	it	cs
    fb62:	463a      	movcs	r2, r7
    fb64:	68e1      	ldr	r1, [r4, #12]
    fb66:	4418      	add	r0, r3
    fb68:	4b5c      	ldr	r3, [pc, #368]	; (fcdc <_usb_d_dev_out_next+0x1e8>)
    fb6a:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    fb6c:	6863      	ldr	r3, [r4, #4]
    fb6e:	b353      	cbz	r3, fbc6 <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    fb70:	f1b9 0f00 	cmp.w	r9, #0
    fb74:	d040      	beq.n	fbf8 <_usb_d_dev_out_next+0x104>
    fb76:	8a22      	ldrh	r2, [r4, #16]
    fb78:	42ba      	cmp	r2, r7
    fb7a:	d93d      	bls.n	fbf8 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    fb7c:	7ce3      	ldrb	r3, [r4, #19]
    fb7e:	f36f 1304 	bfc	r3, #4, #1
    fb82:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    fb84:	68a3      	ldr	r3, [r4, #8]
    fb86:	445b      	add	r3, fp
    fb88:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    fb8a:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    fb8e:	ea4f 1345 	mov.w	r3, r5, lsl #5
    fb92:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    fb96:	bf0c      	ite	eq
    fb98:	222d      	moveq	r2, #45	; 0x2d
    fb9a:	2225      	movne	r2, #37	; 0x25
    fb9c:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    fba0:	b915      	cbnz	r5, fba8 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    fba2:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    fba4:	4b4c      	ldr	r3, [pc, #304]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fba6:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    fba8:	2100      	movs	r1, #0
    fbaa:	4620      	mov	r0, r4
    fbac:	4b4c      	ldr	r3, [pc, #304]	; (fce0 <_usb_d_dev_out_next+0x1ec>)
    fbae:	4798      	blx	r3
	return;
    fbb0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    fbb4:	8a06      	ldrh	r6, [r0, #16]
    fbb6:	f240 33ff 	movw	r3, #1023	; 0x3ff
    fbba:	429e      	cmp	r6, r3
    fbbc:	d07b      	beq.n	fcb6 <_usb_d_dev_out_next+0x1c2>
    fbbe:	f04f 0b00 	mov.w	fp, #0
    fbc2:	46da      	mov	sl, fp
    fbc4:	e7af      	b.n	fb26 <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    fbc6:	7ce3      	ldrb	r3, [r4, #19]
    fbc8:	f013 0f10 	tst.w	r3, #16
    fbcc:	d06c      	beq.n	fca8 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    fbce:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    fbd0:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    fbd4:	f043 0320 	orr.w	r3, r3, #32
    fbd8:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    fbda:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    fbdc:	493e      	ldr	r1, [pc, #248]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fbde:	016a      	lsls	r2, r5, #5
    fbe0:	188b      	adds	r3, r1, r2
    fbe2:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    fbe4:	8a21      	ldrh	r1, [r4, #16]
    fbe6:	685a      	ldr	r2, [r3, #4]
    fbe8:	f361 329b 	bfi	r2, r1, #14, #14
    fbec:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    fbee:	685a      	ldr	r2, [r3, #4]
    fbf0:	f36f 020d 	bfc	r2, #0, #14
    fbf4:	605a      	str	r2, [r3, #4]
    fbf6:	e01d      	b.n	fc34 <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    fbf8:	68a2      	ldr	r2, [r4, #8]
    fbfa:	4452      	add	r2, sl
    fbfc:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    fbfe:	4293      	cmp	r3, r2
    fc00:	d9c3      	bls.n	fb8a <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    fc02:	1a9b      	subs	r3, r3, r2
    fc04:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    fc06:	7ce1      	ldrb	r1, [r4, #19]
    fc08:	f011 0f20 	tst.w	r1, #32
    fc0c:	d026      	beq.n	fc5c <_usb_d_dev_out_next+0x168>
    fc0e:	8a22      	ldrh	r2, [r4, #16]
    fc10:	4293      	cmp	r3, r2
    fc12:	bf28      	it	cs
    fc14:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    fc16:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    fc18:	016a      	lsls	r2, r5, #5
    fc1a:	492f      	ldr	r1, [pc, #188]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fc1c:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    fc1e:	4a2e      	ldr	r2, [pc, #184]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fc20:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    fc24:	6851      	ldr	r1, [r2, #4]
    fc26:	f363 319b 	bfi	r1, r3, #14, #14
    fc2a:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    fc2c:	6853      	ldr	r3, [r2, #4]
    fc2e:	f36f 030d 	bfc	r3, #0, #14
    fc32:	6053      	str	r3, [r2, #4]
	if (!isr) {
    fc34:	f1b9 0f00 	cmp.w	r9, #0
    fc38:	d108      	bne.n	fc4c <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    fc3a:	f1b8 0f01 	cmp.w	r8, #1
    fc3e:	d025      	beq.n	fc8c <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    fc40:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    fc42:	016b      	lsls	r3, r5, #5
    fc44:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    fc48:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    fc4c:	016d      	lsls	r5, r5, #5
    fc4e:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    fc52:	2340      	movs	r3, #64	; 0x40
    fc54:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    fc58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    fc5c:	8a21      	ldrh	r1, [r4, #16]
    fc5e:	428b      	cmp	r3, r1
    fc60:	d90a      	bls.n	fc78 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    fc62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    fc66:	d80e      	bhi.n	fc86 <_usb_d_dev_out_next+0x192>
    fc68:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    fc6c:	6821      	ldr	r1, [r4, #0]
    fc6e:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    fc70:	0169      	lsls	r1, r5, #5
    fc72:	4819      	ldr	r0, [pc, #100]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fc74:	5042      	str	r2, [r0, r1]
    fc76:	e7d2      	b.n	fc1e <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    fc78:	428b      	cmp	r3, r1
    fc7a:	d2f7      	bcs.n	fc6c <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    fc7c:	7ce1      	ldrb	r1, [r4, #19]
    fc7e:	f041 0120 	orr.w	r1, r1, #32
    fc82:	74e1      	strb	r1, [r4, #19]
    fc84:	e7f2      	b.n	fc6c <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    fc86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    fc8a:	e7ef      	b.n	fc6c <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    fc8c:	4b12      	ldr	r3, [pc, #72]	; (fcd8 <_usb_d_dev_out_next+0x1e4>)
    fc8e:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    fc92:	2200      	movs	r2, #0
    fc94:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    fc96:	222d      	movs	r2, #45	; 0x2d
    fc98:	e7d3      	b.n	fc42 <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    fc9a:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    fc9e:	f890 8013 	ldrb.w	r8, [r0, #19]
    fca2:	f008 0807 	and.w	r8, r8, #7
    fca6:	e749      	b.n	fb3c <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    fca8:	f1b9 0f00 	cmp.w	r9, #0
    fcac:	d10b      	bne.n	fcc6 <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    fcae:	68a3      	ldr	r3, [r4, #8]
    fcb0:	4453      	add	r3, sl
    fcb2:	60a3      	str	r3, [r4, #8]
    fcb4:	e769      	b.n	fb8a <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    fcb6:	f890 8013 	ldrb.w	r8, [r0, #19]
    fcba:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    fcbe:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    fcc0:	46bb      	mov	fp, r7
    fcc2:	46ba      	mov	sl, r7
    fcc4:	e740      	b.n	fb48 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    fcc6:	8a23      	ldrh	r3, [r4, #16]
    fcc8:	42bb      	cmp	r3, r7
    fcca:	f63f af57 	bhi.w	fb7c <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    fcce:	68a3      	ldr	r3, [r4, #8]
    fcd0:	4453      	add	r3, sl
    fcd2:	60a3      	str	r3, [r4, #8]
    fcd4:	e759      	b.n	fb8a <_usb_d_dev_out_next+0x96>
    fcd6:	bf00      	nop
    fcd8:	20000b34 	.word	0x20000b34
    fcdc:	00012f2d 	.word	0x00012f2d
    fce0:	0000f795 	.word	0x0000f795

0000fce4 <_usb_d_dev_handler>:
{
    fce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    fce8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fcec:	8c1e      	ldrh	r6, [r3, #32]
    fcee:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    fcf0:	b146      	cbz	r6, fd04 <_usb_d_dev_handler+0x20>
    fcf2:	4d96      	ldr	r5, [pc, #600]	; (ff4c <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    fcf4:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    fcf6:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    fcfa:	f8df 926c 	ldr.w	r9, [pc, #620]	; ff68 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    fcfe:	f8df 826c 	ldr.w	r8, [pc, #620]	; ff6c <_usb_d_dev_handler+0x288>
    fd02:	e0de      	b.n	fec2 <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    fd04:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    fd06:	8b1b      	ldrh	r3, [r3, #24]
    fd08:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    fd0a:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    fd0c:	f013 0f04 	tst.w	r3, #4
    fd10:	d11e      	bne.n	fd50 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    fd12:	f413 7f00 	tst.w	r3, #512	; 0x200
    fd16:	d125      	bne.n	fd64 <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    fd18:	f013 0f80 	tst.w	r3, #128	; 0x80
    fd1c:	d14f      	bne.n	fdbe <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    fd1e:	f013 0f70 	tst.w	r3, #112	; 0x70
    fd22:	d158      	bne.n	fdd6 <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    fd24:	f013 0f08 	tst.w	r3, #8
    fd28:	d178      	bne.n	fe1c <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    fd2a:	f013 0f01 	tst.w	r3, #1
    fd2e:	d0e0      	beq.n	fcf2 <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    fd30:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fd34:	f240 2201 	movw	r2, #513	; 0x201
    fd38:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    fd3a:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    fd3c:	2270      	movs	r2, #112	; 0x70
    fd3e:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    fd40:	4b83      	ldr	r3, [pc, #524]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fd42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    fd46:	2100      	movs	r1, #0
    fd48:	2004      	movs	r0, #4
    fd4a:	4798      	blx	r3
    fd4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    fd50:	2204      	movs	r2, #4
    fd52:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fd56:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    fd58:	4b7d      	ldr	r3, [pc, #500]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fd5a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    fd5e:	4798      	blx	r3
    fd60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    fd64:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fd68:	f240 2201 	movw	r2, #513	; 0x201
    fd6c:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    fd6e:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    fd70:	2270      	movs	r2, #112	; 0x70
    fd72:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    fd74:	4b76      	ldr	r3, [pc, #472]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fd76:	891b      	ldrh	r3, [r3, #8]
    fd78:	f003 030f 	and.w	r3, r3, #15
    fd7c:	2b03      	cmp	r3, #3
    fd7e:	d014      	beq.n	fdaa <_usb_d_dev_handler+0xc6>
    fd80:	2301      	movs	r3, #1
    fd82:	4873      	ldr	r0, [pc, #460]	; (ff50 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    fd84:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    fd86:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    fd8a:	8912      	ldrh	r2, [r2, #8]
    fd8c:	f002 020f 	and.w	r2, r2, #15
    fd90:	2a03      	cmp	r2, #3
    fd92:	d00b      	beq.n	fdac <_usb_d_dev_handler+0xc8>
    fd94:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    fd96:	2b05      	cmp	r3, #5
    fd98:	d1f4      	bne.n	fd84 <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    fd9a:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    fd9c:	4b6c      	ldr	r3, [pc, #432]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fd9e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    fda2:	2003      	movs	r0, #3
    fda4:	4798      	blx	r3
    fda6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    fdaa:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    fdac:	4b68      	ldr	r3, [pc, #416]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fdae:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    fdb2:	8919      	ldrh	r1, [r3, #8]
    fdb4:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    fdb8:	2200      	movs	r2, #0
    fdba:	811a      	strh	r2, [r3, #8]
    fdbc:	e7ee      	b.n	fd9c <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    fdbe:	2280      	movs	r2, #128	; 0x80
    fdc0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fdc4:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    fdc6:	4b62      	ldr	r3, [pc, #392]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fdc8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    fdcc:	2100      	movs	r1, #0
    fdce:	2005      	movs	r0, #5
    fdd0:	4798      	blx	r3
    fdd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    fdd6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fdda:	2270      	movs	r2, #112	; 0x70
    fddc:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    fdde:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    fde0:	f240 2201 	movw	r2, #513	; 0x201
    fde4:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    fde6:	4b5b      	ldr	r3, [pc, #364]	; (ff54 <_usb_d_dev_handler+0x270>)
    fde8:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    fdec:	f013 0f01 	tst.w	r3, #1
    fdf0:	d00e      	beq.n	fe10 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    fdf2:	4a58      	ldr	r2, [pc, #352]	; (ff54 <_usb_d_dev_handler+0x270>)
    fdf4:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    fdf6:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    fdfa:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    fdfe:	d1f9      	bne.n	fdf4 <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    fe00:	4b53      	ldr	r3, [pc, #332]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fe02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    fe06:	2100      	movs	r1, #0
    fe08:	2002      	movs	r0, #2
    fe0a:	4798      	blx	r3
    fe0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    fe10:	4a50      	ldr	r2, [pc, #320]	; (ff54 <_usb_d_dev_handler+0x270>)
    fe12:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    fe14:	f413 7f80 	tst.w	r3, #256	; 0x100
    fe18:	d0fb      	beq.n	fe12 <_usb_d_dev_handler+0x12e>
    fe1a:	e7f1      	b.n	fe00 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    fe1c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    fe20:	2400      	movs	r4, #0
    fe22:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    fe26:	2208      	movs	r2, #8
    fe28:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    fe2a:	2270      	movs	r2, #112	; 0x70
    fe2c:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    fe2e:	f240 2201 	movw	r2, #513	; 0x201
    fe32:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    fe34:	4b48      	ldr	r3, [pc, #288]	; (ff58 <_usb_d_dev_handler+0x274>)
    fe36:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    fe38:	4b45      	ldr	r3, [pc, #276]	; (ff50 <_usb_d_dev_handler+0x26c>)
    fe3a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    fe3e:	4621      	mov	r1, r4
    fe40:	2001      	movs	r0, #1
    fe42:	4798      	blx	r3
    fe44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    fe48:	f011 0f10 	tst.w	r1, #16
    fe4c:	d109      	bne.n	fe62 <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    fe4e:	f011 0f40 	tst.w	r1, #64	; 0x40
    fe52:	d108      	bne.n	fe66 <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    fe54:	f011 0f20 	tst.w	r1, #32
    fe58:	d02f      	beq.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    fe5a:	2100      	movs	r1, #0
    fe5c:	4b3f      	ldr	r3, [pc, #252]	; (ff5c <_usb_d_dev_handler+0x278>)
    fe5e:	4798      	blx	r3
    fe60:	e02b      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    fe62:	47c8      	blx	r9
    fe64:	e029      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    fe66:	2101      	movs	r1, #1
    fe68:	4b3c      	ldr	r3, [pc, #240]	; (ff5c <_usb_d_dev_handler+0x278>)
    fe6a:	4798      	blx	r3
    fe6c:	e025      	b.n	feba <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    fe6e:	f011 0f40 	tst.w	r1, #64	; 0x40
    fe72:	d111      	bne.n	fe98 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    fe74:	f011 0f08 	tst.w	r1, #8
    fe78:	d112      	bne.n	fea0 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    fe7a:	f011 0f02 	tst.w	r1, #2
    fe7e:	d112      	bne.n	fea6 <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    fe80:	f003 0307 	and.w	r3, r3, #7
    fe84:	2b01      	cmp	r3, #1
    fe86:	d118      	bne.n	feba <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    fe88:	f011 0f04 	tst.w	r1, #4
    fe8c:	d10f      	bne.n	feae <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    fe8e:	f011 0f10 	tst.w	r1, #16
    fe92:	d012      	beq.n	feba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    fe94:	47c8      	blx	r9
    fe96:	e010      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    fe98:	2101      	movs	r1, #1
    fe9a:	4b30      	ldr	r3, [pc, #192]	; (ff5c <_usb_d_dev_handler+0x278>)
    fe9c:	4798      	blx	r3
    fe9e:	e00c      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    fea0:	2101      	movs	r1, #1
    fea2:	47c0      	blx	r8
    fea4:	e009      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    fea6:	2101      	movs	r1, #1
    fea8:	4b2d      	ldr	r3, [pc, #180]	; (ff60 <_usb_d_dev_handler+0x27c>)
    feaa:	4798      	blx	r3
    feac:	e005      	b.n	feba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    feae:	2100      	movs	r1, #0
    feb0:	47c0      	blx	r8
    feb2:	e002      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    feb4:	2100      	movs	r1, #0
    feb6:	4b29      	ldr	r3, [pc, #164]	; (ff5c <_usb_d_dev_handler+0x278>)
    feb8:	4798      	blx	r3
    feba:	3401      	adds	r4, #1
    febc:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    febe:	2c1b      	cmp	r4, #27
    fec0:	d042      	beq.n	ff48 <_usb_d_dev_handler+0x264>
    fec2:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    fec4:	7cab      	ldrb	r3, [r5, #18]
    fec6:	2bff      	cmp	r3, #255	; 0xff
    fec8:	d0f7      	beq.n	feba <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    feca:	f003 030f 	and.w	r3, r3, #15
    fece:	2101      	movs	r1, #1
    fed0:	4099      	lsls	r1, r3
    fed2:	4231      	tst	r1, r6
    fed4:	d0f1      	beq.n	feba <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    fed6:	0159      	lsls	r1, r3, #5
    fed8:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    fedc:	f501 7180 	add.w	r1, r1, #256	; 0x100
    fee0:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    fee2:	015b      	lsls	r3, r3, #5
    fee4:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    fee8:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    feec:	4019      	ands	r1, r3
    feee:	d0e4      	beq.n	feba <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    fef0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    fef4:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    fef8:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    fefc:	f003 0247 	and.w	r2, r3, #71	; 0x47
    ff00:	2a01      	cmp	r2, #1
    ff02:	d0a1      	beq.n	fe48 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    ff04:	f013 0f80 	tst.w	r3, #128	; 0x80
    ff08:	d1b1      	bne.n	fe6e <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    ff0a:	f011 0f20 	tst.w	r1, #32
    ff0e:	d1d1      	bne.n	feb4 <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    ff10:	f011 0f04 	tst.w	r1, #4
    ff14:	d10e      	bne.n	ff34 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    ff16:	f011 0f01 	tst.w	r1, #1
    ff1a:	d10e      	bne.n	ff3a <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    ff1c:	f003 0307 	and.w	r3, r3, #7
    ff20:	2b01      	cmp	r3, #1
    ff22:	d1ca      	bne.n	feba <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    ff24:	f011 0f08 	tst.w	r1, #8
    ff28:	d10b      	bne.n	ff42 <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    ff2a:	f011 0f10 	tst.w	r1, #16
    ff2e:	d0c4      	beq.n	feba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    ff30:	47c8      	blx	r9
    ff32:	e7c2      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    ff34:	2100      	movs	r1, #0
    ff36:	47c0      	blx	r8
    ff38:	e7bf      	b.n	feba <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    ff3a:	2101      	movs	r1, #1
    ff3c:	4b09      	ldr	r3, [pc, #36]	; (ff64 <_usb_d_dev_handler+0x280>)
    ff3e:	4798      	blx	r3
    ff40:	e7bb      	b.n	feba <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    ff42:	2101      	movs	r1, #1
    ff44:	47c0      	blx	r8
    ff46:	e7b8      	b.n	feba <_usb_d_dev_handler+0x1d6>
    ff48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ff4c:	20000c08 	.word	0x20000c08
    ff50:	20000b34 	.word	0x20000b34
    ff54:	40001000 	.word	0x40001000
    ff58:	0000f92d 	.word	0x0000f92d
    ff5c:	0000f765 	.word	0x0000f765
    ff60:	0000f971 	.word	0x0000f971
    ff64:	0000faf5 	.word	0x0000faf5
    ff68:	0000f6e5 	.word	0x0000f6e5
    ff6c:	0000f82d 	.word	0x0000f82d

0000ff70 <_usb_d_dev_init>:
{
    ff70:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    ff72:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    ff76:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    ff78:	f013 0f01 	tst.w	r3, #1
    ff7c:	d124      	bne.n	ffc8 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    ff7e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    ff82:	7893      	ldrb	r3, [r2, #2]
    ff84:	f013 0f03 	tst.w	r3, #3
    ff88:	d1fb      	bne.n	ff82 <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    ff8a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    ff8e:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    ff90:	f013 0f02 	tst.w	r3, #2
    ff94:	d00f      	beq.n	ffb6 <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    ff96:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    ff9a:	7813      	ldrb	r3, [r2, #0]
    ff9c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    ffa0:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    ffa2:	7893      	ldrb	r3, [r2, #2]
    ffa4:	f013 0f03 	tst.w	r3, #3
    ffa8:	d1fb      	bne.n	ffa2 <_usb_d_dev_init+0x32>
    ffaa:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    ffae:	7893      	ldrb	r3, [r2, #2]
    ffb0:	f013 0f02 	tst.w	r3, #2
    ffb4:	d1fb      	bne.n	ffae <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    ffb6:	2201      	movs	r2, #1
    ffb8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    ffbc:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    ffbe:	461a      	mov	r2, r3
    ffc0:	7893      	ldrb	r3, [r2, #2]
    ffc2:	f013 0f03 	tst.w	r3, #3
    ffc6:	d1fb      	bne.n	ffc0 <_usb_d_dev_init+0x50>
    ffc8:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    ffcc:	7893      	ldrb	r3, [r2, #2]
    ffce:	f013 0f01 	tst.w	r3, #1
    ffd2:	d1fb      	bne.n	ffcc <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    ffd4:	4b24      	ldr	r3, [pc, #144]	; (10068 <STACK_SIZE+0x68>)
    ffd6:	4a25      	ldr	r2, [pc, #148]	; (1006c <STACK_SIZE+0x6c>)
    ffd8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    ffdc:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    ffe0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    ffe4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    ffe8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    ffec:	4b20      	ldr	r3, [pc, #128]	; (10070 <STACK_SIZE+0x70>)
    ffee:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    fff0:	4b20      	ldr	r3, [pc, #128]	; (10074 <STACK_SIZE+0x74>)
    fff2:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    fff4:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    fff8:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    fffc:	f011 011f 	ands.w	r1, r1, #31
   10000:	d02b      	beq.n	1005a <STACK_SIZE+0x5a>
		pad_transn = 9;
   10002:	291f      	cmp	r1, #31
   10004:	bf08      	it	eq
   10006:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
   10008:	b34b      	cbz	r3, 1005e <STACK_SIZE+0x5e>
		pad_transp = 25;
   1000a:	2b1f      	cmp	r3, #31
   1000c:	bf08      	it	eq
   1000e:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
   10010:	b33a      	cbz	r2, 10062 <STACK_SIZE+0x62>
		pad_trim = 6;
   10012:	2a07      	cmp	r2, #7
   10014:	bf08      	it	eq
   10016:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
   10018:	f003 031f 	and.w	r3, r3, #31
   1001c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
   10020:	0312      	lsls	r2, r2, #12
   10022:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
   10026:	4313      	orrs	r3, r2
   10028:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
   1002c:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
   1002e:	78d3      	ldrb	r3, [r2, #3]
   10030:	f043 0303 	orr.w	r3, r3, #3
   10034:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
   10036:	78d3      	ldrb	r3, [r2, #3]
   10038:	f043 030c 	orr.w	r3, r3, #12
   1003c:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
   1003e:	2304      	movs	r3, #4
   10040:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
   10042:	7893      	ldrb	r3, [r2, #2]
   10044:	f013 0f03 	tst.w	r3, #3
   10048:	d1fb      	bne.n	10042 <STACK_SIZE+0x42>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
   1004a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   1004e:	4a06      	ldr	r2, [pc, #24]	; (10068 <STACK_SIZE+0x68>)
   10050:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
   10052:	2201      	movs	r2, #1
   10054:	811a      	strh	r2, [r3, #8]
}
   10056:	2000      	movs	r0, #0
   10058:	bd08      	pop	{r3, pc}
		pad_transn = 9;
   1005a:	2109      	movs	r1, #9
   1005c:	e7d4      	b.n	10008 <STACK_SIZE+0x8>
		pad_transp = 25;
   1005e:	2319      	movs	r3, #25
   10060:	e7d6      	b.n	10010 <STACK_SIZE+0x10>
		pad_trim = 6;
   10062:	2206      	movs	r2, #6
   10064:	e7d8      	b.n	10018 <STACK_SIZE+0x18>
   10066:	bf00      	nop
   10068:	20000b34 	.word	0x20000b34
   1006c:	0000f6e1 	.word	0x0000f6e1
   10070:	0000f92d 	.word	0x0000f92d
   10074:	00800084 	.word	0x00800084

00010078 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
   10078:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   1007c:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
   1007e:	f013 0f03 	tst.w	r3, #3
   10082:	d129      	bne.n	100d8 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
   10084:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
   10088:	7893      	ldrb	r3, [r2, #2]
   1008a:	f013 0f03 	tst.w	r3, #3
   1008e:	d1fb      	bne.n	10088 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
   10090:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   10094:	781b      	ldrb	r3, [r3, #0]
   10096:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
   10098:	f013 0f02 	tst.w	r3, #2
   1009c:	d108      	bne.n	100b0 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
   1009e:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
   100a2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
   100a6:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
   100a8:	7893      	ldrb	r3, [r2, #2]
   100aa:	f013 0f03 	tst.w	r3, #3
   100ae:	d1fb      	bne.n	100a8 <_usb_d_dev_enable+0x30>
   100b0:	4b0b      	ldr	r3, [pc, #44]	; (100e0 <_usb_d_dev_enable+0x68>)
   100b2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   100b6:	609a      	str	r2, [r3, #8]
   100b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   100bc:	609a      	str	r2, [r3, #8]
   100be:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   100c2:	609a      	str	r2, [r3, #8]
   100c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   100c8:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
   100ca:	f240 228d 	movw	r2, #653	; 0x28d
   100ce:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   100d2:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
   100d4:	2000      	movs	r0, #0
   100d6:	4770      	bx	lr
		return -USB_ERR_DENIED;
   100d8:	f06f 0010 	mvn.w	r0, #16
}
   100dc:	4770      	bx	lr
   100de:	bf00      	nop
   100e0:	e000e100 	.word	0xe000e100

000100e4 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
   100e4:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
   100e8:	8913      	ldrh	r3, [r2, #8]
   100ea:	f023 0301 	bic.w	r3, r3, #1
   100ee:	041b      	lsls	r3, r3, #16
   100f0:	0c1b      	lsrs	r3, r3, #16
   100f2:	8113      	strh	r3, [r2, #8]
   100f4:	4770      	bx	lr

000100f6 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
   100f6:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
   100fa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   100fe:	7298      	strb	r0, [r3, #10]
   10100:	4770      	bx	lr

00010102 <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
   10102:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   10106:	8a18      	ldrh	r0, [r3, #16]
}
   10108:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   1010c:	4770      	bx	lr
	...

00010110 <_usb_d_dev_ep_init>:
{
   10110:	b5f0      	push	{r4, r5, r6, r7, lr}
   10112:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   10116:	f010 050f 	ands.w	r5, r0, #15
   1011a:	d04d      	beq.n	101b8 <_usb_d_dev_ep_init+0xa8>
   1011c:	f1be 0f00 	cmp.w	lr, #0
   10120:	bfb4      	ite	lt
   10122:	1d6c      	addlt	r4, r5, #5
   10124:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
   10126:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
   1012a:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
   1012c:	2d05      	cmp	r5, #5
   1012e:	d947      	bls.n	101c0 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
   10130:	f06f 0011 	mvn.w	r0, #17
   10134:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
   10136:	f1be 0f00 	cmp.w	lr, #0
   1013a:	db1b      	blt.n	10174 <_usb_d_dev_ep_init+0x64>
   1013c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   10140:	4e37      	ldr	r6, [pc, #220]	; (10220 <_usb_d_dev_ep_init+0x110>)
   10142:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
   10146:	2d00      	cmp	r5, #0
   10148:	d15e      	bne.n	10208 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
   1014a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   1014e:	4d34      	ldr	r5, [pc, #208]	; (10220 <_usb_d_dev_ep_init+0x110>)
   10150:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
   10154:	4d33      	ldr	r5, [pc, #204]	; (10224 <_usb_d_dev_ep_init+0x114>)
   10156:	00a6      	lsls	r6, r4, #2
   10158:	1933      	adds	r3, r6, r4
   1015a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   1015e:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
   10162:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
   10166:	3101      	adds	r1, #1
   10168:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
   1016c:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
   10170:	2000      	movs	r0, #0
   10172:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
   10174:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   10178:	4e29      	ldr	r6, [pc, #164]	; (10220 <_usb_d_dev_ep_init+0x110>)
   1017a:	eb06 0585 	add.w	r5, r6, r5, lsl #2
   1017e:	686d      	ldr	r5, [r5, #4]
   10180:	b935      	cbnz	r5, 10190 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
   10182:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   10186:	4d26      	ldr	r5, [pc, #152]	; (10220 <_usb_d_dev_ep_init+0x110>)
   10188:	eb05 0383 	add.w	r3, r5, r3, lsl #2
   1018c:	685f      	ldr	r7, [r3, #4]
   1018e:	e7e1      	b.n	10154 <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
   10190:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   10194:	4e22      	ldr	r6, [pc, #136]	; (10220 <_usb_d_dev_ep_init+0x110>)
   10196:	eb06 0585 	add.w	r5, r6, r5, lsl #2
   1019a:	896d      	ldrh	r5, [r5, #10]
   1019c:	4295      	cmp	r5, r2
   1019e:	daf0      	bge.n	10182 <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
   101a0:	f06f 0012 	mvn.w	r0, #18
   101a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
   101a6:	f06f 0013 	mvn.w	r0, #19
   101aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
   101ac:	f06f 0013 	mvn.w	r0, #19
   101b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
   101b2:	f06f 0012 	mvn.w	r0, #18
   101b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
   101b8:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
   101bc:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
   101be:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
   101c0:	eb04 0684 	add.w	r6, r4, r4, lsl #2
   101c4:	4f17      	ldr	r7, [pc, #92]	; (10224 <_usb_d_dev_ep_init+0x114>)
   101c6:	eb07 0686 	add.w	r6, r7, r6, lsl #2
   101ca:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
   101ce:	2eff      	cmp	r6, #255	; 0xff
   101d0:	d1e9      	bne.n	101a6 <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
   101d2:	2900      	cmp	r1, #0
   101d4:	d1af      	bne.n	10136 <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   101d6:	b125      	cbz	r5, 101e2 <_usb_d_dev_ep_init+0xd2>
   101d8:	f1be 0f00 	cmp.w	lr, #0
   101dc:	bfa4      	itt	ge
   101de:	3505      	addge	r5, #5
   101e0:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
   101e2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   101e6:	4e0f      	ldr	r6, [pc, #60]	; (10224 <_usb_d_dev_ep_init+0x114>)
   101e8:	eb06 0585 	add.w	r5, r6, r5, lsl #2
   101ec:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
   101f0:	2dff      	cmp	r5, #255	; 0xff
   101f2:	d1db      	bne.n	101ac <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
   101f4:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   101f8:	4e09      	ldr	r6, [pc, #36]	; (10220 <_usb_d_dev_ep_init+0x110>)
   101fa:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
   101fe:	2d00      	cmp	r5, #0
   10200:	d0d7      	beq.n	101b2 <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
   10202:	f1be 0f00 	cmp.w	lr, #0
   10206:	dbb5      	blt.n	10174 <_usb_d_dev_ep_init+0x64>
   10208:	eb03 0543 	add.w	r5, r3, r3, lsl #1
   1020c:	4e04      	ldr	r6, [pc, #16]	; (10220 <_usb_d_dev_ep_init+0x110>)
   1020e:	eb06 0585 	add.w	r5, r6, r5, lsl #2
   10212:	892d      	ldrh	r5, [r5, #8]
   10214:	4295      	cmp	r5, r2
   10216:	da98      	bge.n	1014a <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
   10218:	f06f 0012 	mvn.w	r0, #18
   1021c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1021e:	bf00      	nop
   10220:	00014e34 	.word	0x00014e34
   10224:	20000b34 	.word	0x20000b34

00010228 <_usb_d_dev_ep_deinit>:
{
   10228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1022a:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   1022c:	f010 060f 	ands.w	r6, r0, #15
   10230:	d00e      	beq.n	10250 <_usb_d_dev_ep_deinit+0x28>
   10232:	2f00      	cmp	r7, #0
   10234:	bfb4      	ite	lt
   10236:	1d73      	addlt	r3, r6, #5
   10238:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
   1023a:	2e05      	cmp	r6, #5
   1023c:	d900      	bls.n	10240 <_usb_d_dev_ep_deinit+0x18>
   1023e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
   10240:	461d      	mov	r5, r3
   10242:	3301      	adds	r3, #1
   10244:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   10248:	4a24      	ldr	r2, [pc, #144]	; (102dc <_usb_d_dev_ep_deinit+0xb4>)
   1024a:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
   1024e:	e002      	b.n	10256 <_usb_d_dev_ep_deinit+0x2e>
   10250:	f8df e094 	ldr.w	lr, [pc, #148]	; 102e8 <_usb_d_dev_ep_deinit+0xc0>
   10254:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
   10256:	eb05 0385 	add.w	r3, r5, r5, lsl #2
   1025a:	4a21      	ldr	r2, [pc, #132]	; (102e0 <_usb_d_dev_ep_deinit+0xb8>)
   1025c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   10260:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
   10264:	2aff      	cmp	r2, #255	; 0xff
   10266:	d0ea      	beq.n	1023e <_usb_d_dev_ep_deinit+0x16>
   10268:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
   1026a:	2203      	movs	r2, #3
   1026c:	0ff9      	lsrs	r1, r7, #31
   1026e:	4670      	mov	r0, lr
   10270:	4b1c      	ldr	r3, [pc, #112]	; (102e4 <_usb_d_dev_ep_deinit+0xbc>)
   10272:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
   10274:	eb05 0385 	add.w	r3, r5, r5, lsl #2
   10278:	4a19      	ldr	r2, [pc, #100]	; (102e0 <_usb_d_dev_ep_deinit+0xb8>)
   1027a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   1027e:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
   10282:	f003 0307 	and.w	r3, r3, #7
   10286:	2b01      	cmp	r3, #1
   10288:	d016      	beq.n	102b8 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
   1028a:	2f00      	cmp	r7, #0
   1028c:	db1b      	blt.n	102c6 <_usb_d_dev_ep_deinit+0x9e>
   1028e:	0160      	lsls	r0, r4, #5
   10290:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
   10294:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
   10298:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
   1029c:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
   102a0:	4b0f      	ldr	r3, [pc, #60]	; (102e0 <_usb_d_dev_ep_deinit+0xb8>)
   102a2:	00aa      	lsls	r2, r5, #2
   102a4:	1951      	adds	r1, r2, r5
   102a6:	eb03 0181 	add.w	r1, r3, r1, lsl #2
   102aa:	2000      	movs	r0, #0
   102ac:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
   102b0:	22ff      	movs	r2, #255	; 0xff
   102b2:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
   102b6:	e7c2      	b.n	1023e <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
   102b8:	0160      	lsls	r0, r4, #5
   102ba:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
   102be:	2300      	movs	r3, #0
   102c0:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
   102c4:	e7ec      	b.n	102a0 <_usb_d_dev_ep_deinit+0x78>
   102c6:	0176      	lsls	r6, r6, #5
   102c8:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
   102cc:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
   102d0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
   102d4:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
   102d8:	e7e2      	b.n	102a0 <_usb_d_dev_ep_deinit+0x78>
   102da:	bf00      	nop
   102dc:	20000bf4 	.word	0x20000bf4
   102e0:	20000b34 	.word	0x20000b34
   102e4:	0000f7c1 	.word	0x0000f7c1
   102e8:	20000c08 	.word	0x20000c08

000102ec <_usb_d_dev_ep_enable>:
{
   102ec:	b4f0      	push	{r4, r5, r6, r7}
   102ee:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   102f0:	f010 000f 	ands.w	r0, r0, #15
   102f4:	f000 80a7 	beq.w	10446 <_usb_d_dev_ep_enable+0x15a>
   102f8:	2e00      	cmp	r6, #0
   102fa:	bfb4      	ite	lt
   102fc:	1d43      	addlt	r3, r0, #5
   102fe:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
   10300:	4605      	mov	r5, r0
   10302:	0142      	lsls	r2, r0, #5
   10304:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
   10308:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
   1030c:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
   1030e:	2805      	cmp	r0, #5
   10310:	f240 80a0 	bls.w	10454 <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
   10314:	f06f 0011 	mvn.w	r0, #17
   10318:	e07d      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
   1031a:	f014 0f77 	tst.w	r4, #119	; 0x77
   1031e:	f040 8089 	bne.w	10434 <_usb_d_dev_ep_enable+0x148>
   10322:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
   10326:	2111      	movs	r1, #17
   10328:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   1032c:	4c9b      	ldr	r4, [pc, #620]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   1032e:	eb04 0187 	add.w	r1, r4, r7, lsl #2
   10332:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
   10336:	4c9a      	ldr	r4, [pc, #616]	; (105a0 <_usb_d_dev_ep_enable+0x2b4>)
   10338:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   1033c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   10340:	f200 80cd 	bhi.w	104de <_usb_d_dev_ep_enable+0x1f2>
   10344:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   10348:	f200 8112 	bhi.w	10570 <_usb_d_dev_ep_enable+0x284>
   1034c:	2980      	cmp	r1, #128	; 0x80
   1034e:	f200 8101 	bhi.w	10554 <_usb_d_dev_ep_enable+0x268>
   10352:	2940      	cmp	r1, #64	; 0x40
   10354:	f200 8113 	bhi.w	1057e <_usb_d_dev_ep_enable+0x292>
   10358:	2920      	cmp	r1, #32
   1035a:	f200 8102 	bhi.w	10562 <_usb_d_dev_ep_enable+0x276>
   1035e:	2910      	cmp	r1, #16
   10360:	f200 8114 	bhi.w	1058c <_usb_d_dev_ep_enable+0x2a0>
   10364:	2908      	cmp	r1, #8
   10366:	bf94      	ite	ls
   10368:	2600      	movls	r6, #0
   1036a:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   1036c:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10370:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10372:	f3c1 010d 	ubfx	r1, r1, #0, #14
   10376:	e0b8      	b.n	104ea <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
   10378:	f014 0f70 	tst.w	r4, #112	; 0x70
   1037c:	d15d      	bne.n	1043a <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
   1037e:	4e87      	ldr	r6, [pc, #540]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   10380:	009f      	lsls	r7, r3, #2
   10382:	18f9      	adds	r1, r7, r3
   10384:	eb06 0181 	add.w	r1, r6, r1, lsl #2
   10388:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
   1038c:	0109      	lsls	r1, r1, #4
   1038e:	f001 0170 	and.w	r1, r1, #112	; 0x70
   10392:	430c      	orrs	r4, r1
   10394:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
   10398:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   1039c:	443b      	add	r3, r7
   1039e:	eb06 0683 	add.w	r6, r6, r3, lsl #2
   103a2:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
   103a6:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   103aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   103ae:	d80f      	bhi.n	103d0 <_usb_d_dev_ep_enable+0xe4>
   103b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   103b4:	d819      	bhi.n	103ea <_usb_d_dev_ep_enable+0xfe>
   103b6:	2b80      	cmp	r3, #128	; 0x80
   103b8:	d819      	bhi.n	103ee <_usb_d_dev_ep_enable+0x102>
   103ba:	2b40      	cmp	r3, #64	; 0x40
   103bc:	d819      	bhi.n	103f2 <_usb_d_dev_ep_enable+0x106>
   103be:	2b20      	cmp	r3, #32
   103c0:	d819      	bhi.n	103f6 <_usb_d_dev_ep_enable+0x10a>
   103c2:	2b10      	cmp	r3, #16
   103c4:	d819      	bhi.n	103fa <_usb_d_dev_ep_enable+0x10e>
   103c6:	2b08      	cmp	r3, #8
   103c8:	bf94      	ite	ls
   103ca:	2300      	movls	r3, #0
   103cc:	2301      	movhi	r3, #1
   103ce:	e000      	b.n	103d2 <_usb_d_dev_ep_enable+0xe6>
   103d0:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   103d2:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
   103d6:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
   103d8:	2380      	movs	r3, #128	; 0x80
   103da:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
   103de:	4b6f      	ldr	r3, [pc, #444]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   103e0:	eb03 1545 	add.w	r5, r3, r5, lsl #5
   103e4:	2000      	movs	r0, #0
   103e6:	76a8      	strb	r0, [r5, #26]
   103e8:	e015      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   103ea:	2306      	movs	r3, #6
   103ec:	e7f1      	b.n	103d2 <_usb_d_dev_ep_enable+0xe6>
   103ee:	2305      	movs	r3, #5
   103f0:	e7ef      	b.n	103d2 <_usb_d_dev_ep_enable+0xe6>
   103f2:	2304      	movs	r3, #4
   103f4:	e7ed      	b.n	103d2 <_usb_d_dev_ep_enable+0xe6>
   103f6:	2303      	movs	r3, #3
   103f8:	e7eb      	b.n	103d2 <_usb_d_dev_ep_enable+0xe6>
   103fa:	2302      	movs	r3, #2
   103fc:	e7e9      	b.n	103d2 <_usb_d_dev_ep_enable+0xe6>
   103fe:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10400:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10404:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
   10406:	2340      	movs	r3, #64	; 0x40
   10408:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
   1040c:	4b63      	ldr	r3, [pc, #396]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   1040e:	eb03 1545 	add.w	r5, r3, r5, lsl #5
   10412:	2000      	movs	r0, #0
   10414:	72a8      	strb	r0, [r5, #10]
}
   10416:	bcf0      	pop	{r4, r5, r6, r7}
   10418:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   1041a:	2106      	movs	r1, #6
   1041c:	e7f0      	b.n	10400 <_usb_d_dev_ep_enable+0x114>
   1041e:	2105      	movs	r1, #5
   10420:	e7ee      	b.n	10400 <_usb_d_dev_ep_enable+0x114>
   10422:	2104      	movs	r1, #4
   10424:	e7ec      	b.n	10400 <_usb_d_dev_ep_enable+0x114>
   10426:	2103      	movs	r1, #3
   10428:	e7ea      	b.n	10400 <_usb_d_dev_ep_enable+0x114>
   1042a:	2102      	movs	r1, #2
   1042c:	e7e8      	b.n	10400 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
   1042e:	f06f 0011 	mvn.w	r0, #17
   10432:	e7f0      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
   10434:	f06f 0013 	mvn.w	r0, #19
   10438:	e7ed      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
   1043a:	f06f 0013 	mvn.w	r0, #19
   1043e:	e7ea      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
   10440:	f06f 0013 	mvn.w	r0, #19
   10444:	e7e7      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
   10446:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
   1044a:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
   1044e:	b2e4      	uxtb	r4, r4
   10450:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
   10452:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
   10454:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   10458:	4950      	ldr	r1, [pc, #320]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   1045a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   1045e:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
   10462:	2aff      	cmp	r2, #255	; 0xff
   10464:	d0e3      	beq.n	1042e <_usb_d_dev_ep_enable+0x142>
   10466:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
   10468:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
   1046a:	eb03 0783 	add.w	r7, r3, r3, lsl #2
   1046e:	eb01 0187 	add.w	r1, r1, r7, lsl #2
   10472:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
   10476:	f001 0107 	and.w	r1, r1, #7
   1047a:	2901      	cmp	r1, #1
   1047c:	f43f af4d 	beq.w	1031a <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
   10480:	2e00      	cmp	r6, #0
   10482:	f6ff af79 	blt.w	10378 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
   10486:	f014 0f07 	tst.w	r4, #7
   1048a:	d1d9      	bne.n	10440 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
   1048c:	4e43      	ldr	r6, [pc, #268]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   1048e:	009f      	lsls	r7, r3, #2
   10490:	18f9      	adds	r1, r7, r3
   10492:	eb06 0181 	add.w	r1, r6, r1, lsl #2
   10496:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
   1049a:	f001 0107 	and.w	r1, r1, #7
   1049e:	430c      	orrs	r4, r1
   104a0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
   104a4:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   104a8:	443b      	add	r3, r7
   104aa:	eb06 0683 	add.w	r6, r6, r3, lsl #2
   104ae:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
   104b2:	4b3b      	ldr	r3, [pc, #236]	; (105a0 <_usb_d_dev_ep_enable+0x2b4>)
   104b4:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   104b8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   104bc:	d89f      	bhi.n	103fe <_usb_d_dev_ep_enable+0x112>
   104be:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   104c2:	d8aa      	bhi.n	1041a <_usb_d_dev_ep_enable+0x12e>
   104c4:	2980      	cmp	r1, #128	; 0x80
   104c6:	d8aa      	bhi.n	1041e <_usb_d_dev_ep_enable+0x132>
   104c8:	2940      	cmp	r1, #64	; 0x40
   104ca:	d8aa      	bhi.n	10422 <_usb_d_dev_ep_enable+0x136>
   104cc:	2920      	cmp	r1, #32
   104ce:	d8aa      	bhi.n	10426 <_usb_d_dev_ep_enable+0x13a>
   104d0:	2910      	cmp	r1, #16
   104d2:	d8aa      	bhi.n	1042a <_usb_d_dev_ep_enable+0x13e>
   104d4:	2908      	cmp	r1, #8
   104d6:	bf94      	ite	ls
   104d8:	2100      	movls	r1, #0
   104da:	2101      	movhi	r1, #1
   104dc:	e790      	b.n	10400 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   104de:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   104e2:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   104e4:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   104e8:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   104ea:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
   104ee:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
   104f0:	2640      	movs	r6, #64	; 0x40
   104f2:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
   104f6:	2180      	movs	r1, #128	; 0x80
   104f8:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
   104fc:	4f27      	ldr	r7, [pc, #156]	; (1059c <_usb_d_dev_ep_enable+0x2b0>)
   104fe:	eb07 1545 	add.w	r5, r7, r5, lsl #5
   10502:	2000      	movs	r0, #0
   10504:	72a8      	strb	r0, [r5, #10]
   10506:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
   10508:	009c      	lsls	r4, r3, #2
   1050a:	18e1      	adds	r1, r4, r3
   1050c:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   10510:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
   10514:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
   10518:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
   1051c:	0152      	lsls	r2, r2, #5
   1051e:	18b9      	adds	r1, r7, r2
   10520:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
   10522:	4423      	add	r3, r4
   10524:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
   10528:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
   1052c:	684b      	ldr	r3, [r1, #4]
   1052e:	f364 339b 	bfi	r3, r4, #14, #14
   10532:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
   10534:	684b      	ldr	r3, [r1, #4]
   10536:	f360 030d 	bfi	r3, r0, #0, #14
   1053a:	604b      	str	r3, [r1, #4]
   1053c:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
   10540:	21b0      	movs	r1, #176	; 0xb0
   10542:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
   10546:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
   1054a:	461a      	mov	r2, r3
   1054c:	2310      	movs	r3, #16
   1054e:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
   10552:	e760      	b.n	10416 <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10554:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10558:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   1055a:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   1055e:	2605      	movs	r6, #5
   10560:	e7c3      	b.n	104ea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10562:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10566:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10568:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   1056c:	2603      	movs	r6, #3
   1056e:	e7bc      	b.n	104ea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10570:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10574:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10576:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   1057a:	2606      	movs	r6, #6
   1057c:	e7b5      	b.n	104ea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   1057e:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10582:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10584:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   10588:	2604      	movs	r6, #4
   1058a:	e7ae      	b.n	104ea <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   1058c:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
   10590:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
   10592:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
   10596:	2602      	movs	r6, #2
   10598:	e7a7      	b.n	104ea <_usb_d_dev_ep_enable+0x1fe>
   1059a:	bf00      	nop
   1059c:	20000b34 	.word	0x20000b34
   105a0:	0fffc000 	.word	0x0fffc000

000105a4 <_usb_d_dev_ep_stall>:
{
   105a4:	b470      	push	{r4, r5, r6}
   105a6:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
   105a8:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   105aa:	f010 000f 	ands.w	r0, r0, #15
   105ae:	d008      	beq.n	105c2 <_usb_d_dev_ep_stall+0x1e>
   105b0:	2b00      	cmp	r3, #0
   105b2:	bfb4      	ite	lt
   105b4:	1d43      	addlt	r3, r0, #5
   105b6:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
   105b8:	2805      	cmp	r0, #5
   105ba:	d903      	bls.n	105c4 <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
   105bc:	f06f 0011 	mvn.w	r0, #17
   105c0:	e018      	b.n	105f4 <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
   105c2:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
   105c4:	2901      	cmp	r1, #1
   105c6:	d017      	beq.n	105f8 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
   105c8:	2900      	cmp	r1, #0
   105ca:	d03a      	beq.n	10642 <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
   105cc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   105d0:	4a45      	ldr	r2, [pc, #276]	; (106e8 <_usb_d_dev_ep_stall+0x144>)
   105d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   105d6:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
   105da:	f003 030f 	and.w	r3, r3, #15
   105de:	015b      	lsls	r3, r3, #5
   105e0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
   105e4:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
   105e8:	2310      	movs	r3, #16
   105ea:	40a3      	lsls	r3, r4
   105ec:	421a      	tst	r2, r3
   105ee:	bf14      	ite	ne
   105f0:	2001      	movne	r0, #1
   105f2:	2000      	moveq	r0, #0
}
   105f4:	bc70      	pop	{r4, r5, r6}
   105f6:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
   105f8:	2510      	movs	r5, #16
   105fa:	40a5      	lsls	r5, r4
   105fc:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
   105fe:	493a      	ldr	r1, [pc, #232]	; (106e8 <_usb_d_dev_ep_stall+0x144>)
   10600:	009e      	lsls	r6, r3, #2
   10602:	18f2      	adds	r2, r6, r3
   10604:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   10608:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
   1060c:	f002 020f 	and.w	r2, r2, #15
   10610:	0150      	lsls	r0, r2, #5
   10612:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
   10616:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
   1061a:	2020      	movs	r0, #32
   1061c:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
   10620:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
   10622:	0152      	lsls	r2, r2, #5
   10624:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
   10628:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
   1062c:	4433      	add	r3, r6
   1062e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   10632:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
   10636:	f042 0208 	orr.w	r2, r2, #8
   1063a:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
   1063e:	2000      	movs	r0, #0
   10640:	e7d8      	b.n	105f4 <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
   10642:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   10646:	4928      	ldr	r1, [pc, #160]	; (106e8 <_usb_d_dev_ep_stall+0x144>)
   10648:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   1064c:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
   10650:	f002 020f 	and.w	r2, r2, #15
   10654:	0151      	lsls	r1, r2, #5
   10656:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
   1065a:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
   1065e:	2010      	movs	r0, #16
   10660:	40a0      	lsls	r0, r4
	if (!is_stalled) {
   10662:	4205      	tst	r5, r0
   10664:	d03c      	beq.n	106e0 <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
   10666:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
   10668:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
   1066c:	2020      	movs	r0, #32
   1066e:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
   10670:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
   10672:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
   10676:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
   1067a:	4202      	tst	r2, r0
   1067c:	d007      	beq.n	1068e <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
   1067e:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
   10682:	2201      	movs	r2, #1
   10684:	fa02 f404 	lsl.w	r4, r2, r4
   10688:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
   1068a:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
   1068e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   10692:	4815      	ldr	r0, [pc, #84]	; (106e8 <_usb_d_dev_ep_stall+0x144>)
   10694:	eb00 0282 	add.w	r2, r0, r2, lsl #2
   10698:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
   1069c:	f002 0207 	and.w	r2, r2, #7
   106a0:	2a01      	cmp	r2, #1
   106a2:	d00c      	beq.n	106be <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
   106a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   106a8:	4a0f      	ldr	r2, [pc, #60]	; (106e8 <_usb_d_dev_ep_stall+0x144>)
   106aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   106ae:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
   106b2:	f36f 02c3 	bfc	r2, #3, #1
   106b6:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
   106ba:	2000      	movs	r0, #0
   106bc:	e79a      	b.n	105f4 <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
   106be:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
   106c2:	f012 0f30 	tst.w	r2, #48	; 0x30
   106c6:	d10d      	bne.n	106e4 <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
   106c8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   106cc:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   106d0:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
   106d4:	f36f 02c3 	bfc	r2, #3, #1
   106d8:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
   106dc:	2000      	movs	r0, #0
   106de:	e789      	b.n	105f4 <_usb_d_dev_ep_stall+0x50>
   106e0:	2000      	movs	r0, #0
   106e2:	e787      	b.n	105f4 <_usb_d_dev_ep_stall+0x50>
   106e4:	2000      	movs	r0, #0
   106e6:	e785      	b.n	105f4 <_usb_d_dev_ep_stall+0x50>
   106e8:	20000b34 	.word	0x20000b34

000106ec <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
   106ec:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
   106ee:	f000 040f 	and.w	r4, r0, #15
   106f2:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
   106f4:	4a14      	ldr	r2, [pc, #80]	; (10748 <_usb_d_dev_ep_read_req+0x5c>)
   106f6:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
   106f8:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
   106fa:	6840      	ldr	r0, [r0, #4]
   106fc:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
   10700:	2c05      	cmp	r4, #5
   10702:	d817      	bhi.n	10734 <_usb_d_dev_ep_read_req+0x48>
   10704:	b1c9      	cbz	r1, 1073a <_usb_d_dev_ep_read_req+0x4e>
   10706:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
   1070a:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
   1070e:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
   10710:	2a11      	cmp	r2, #17
   10712:	d115      	bne.n	10740 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
   10714:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
   10718:	f012 0f10 	tst.w	r2, #16
   1071c:	d102      	bne.n	10724 <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
   1071e:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
   10720:	bc30      	pop	{r4, r5}
   10722:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
   10724:	682c      	ldr	r4, [r5, #0]
   10726:	686a      	ldr	r2, [r5, #4]
   10728:	600c      	str	r4, [r1, #0]
   1072a:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
   1072c:	2210      	movs	r2, #16
   1072e:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
   10732:	e7f5      	b.n	10720 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
   10734:	f06f 0011 	mvn.w	r0, #17
   10738:	e7f2      	b.n	10720 <_usb_d_dev_ep_read_req+0x34>
   1073a:	f06f 0011 	mvn.w	r0, #17
   1073e:	e7ef      	b.n	10720 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
   10740:	f06f 0012 	mvn.w	r0, #18
   10744:	e7ec      	b.n	10720 <_usb_d_dev_ep_read_req+0x34>
   10746:	bf00      	nop
   10748:	20000b34 	.word	0x20000b34

0001074c <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
   1074c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10750:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
   10752:	7a03      	ldrb	r3, [r0, #8]
   10754:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   10756:	f013 030f 	ands.w	r3, r3, #15
   1075a:	f000 80c2 	beq.w	108e2 <_usb_d_dev_ep_trans+0x196>
   1075e:	2e00      	cmp	r6, #0
   10760:	bfb4      	ite	lt
   10762:	1d5a      	addlt	r2, r3, #5
   10764:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
   10766:	4614      	mov	r4, r2
   10768:	4969      	ldr	r1, [pc, #420]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   1076a:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
   1076e:	1c55      	adds	r5, r2, #1
   10770:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   10774:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
   10778:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   1077c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
   10780:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
   10784:	f240 31ff 	movw	r1, #1023	; 0x3ff
   10788:	428a      	cmp	r2, r1
   1078a:	d025      	beq.n	107d8 <_usb_d_dev_ep_trans+0x8c>
   1078c:	1e55      	subs	r5, r2, #1
   1078e:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
   10790:	6841      	ldr	r1, [r0, #4]
   10792:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
   10794:	2b05      	cmp	r3, #5
   10796:	f200 8092 	bhi.w	108be <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
   1079a:	6803      	ldr	r3, [r0, #0]
   1079c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   107a0:	d31c      	bcc.n	107dc <_usb_d_dev_ep_trans+0x90>
   107a2:	eb03 0c01 	add.w	ip, r3, r1
   107a6:	f8df e180 	ldr.w	lr, [pc, #384]	; 10928 <_usb_d_dev_ep_trans+0x1dc>
   107aa:	45f4      	cmp	ip, lr
   107ac:	d816      	bhi.n	107dc <_usb_d_dev_ep_trans+0x90>
   107ae:	f013 0f03 	tst.w	r3, #3
   107b2:	d113      	bne.n	107dc <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
   107b4:	2e00      	cmp	r6, #0
   107b6:	db2a      	blt.n	1080e <_usb_d_dev_ep_trans+0xc2>
   107b8:	428a      	cmp	r2, r1
   107ba:	f200 809c 	bhi.w	108f6 <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
   107be:	b34d      	cbz	r5, 10814 <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
   107c0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   107c4:	4a52      	ldr	r2, [pc, #328]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   107c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   107ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   107ce:	2b00      	cmp	r3, #0
   107d0:	d07b      	beq.n	108ca <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
   107d2:	f04f 0800 	mov.w	r8, #0
   107d6:	e00c      	b.n	107f2 <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
   107d8:	4615      	mov	r5, r2
   107da:	e7d9      	b.n	10790 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
   107dc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   107e0:	4a4b      	ldr	r2, [pc, #300]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   107e2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   107e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   107ea:	2b00      	cmp	r3, #0
   107ec:	d06a      	beq.n	108c4 <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
   107ee:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
   107f2:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   107f6:	4a46      	ldr	r2, [pc, #280]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   107f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   107fc:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
   10800:	f013 0f08 	tst.w	r3, #8
   10804:	d009      	beq.n	1081a <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
   10806:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
   10808:	b003      	add	sp, #12
   1080a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
   1080e:	f04f 0800 	mov.w	r8, #0
   10812:	e7ee      	b.n	107f2 <_usb_d_dev_ep_trans+0xa6>
   10814:	f04f 0800 	mov.w	r8, #0
   10818:	e7eb      	b.n	107f2 <_usb_d_dev_ep_trans+0xa6>
   1081a:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
   1081c:	a801      	add	r0, sp, #4
   1081e:	4b3d      	ldr	r3, [pc, #244]	; (10914 <_usb_d_dev_ep_trans+0x1c8>)
   10820:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
   10822:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   10826:	4a3a      	ldr	r2, [pc, #232]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   10828:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   1082c:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
   10830:	f013 0f40 	tst.w	r3, #64	; 0x40
   10834:	d13c      	bne.n	108b0 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
   10836:	eb04 0984 	add.w	r9, r4, r4, lsl #2
   1083a:	4b35      	ldr	r3, [pc, #212]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   1083c:	eb03 0989 	add.w	r9, r3, r9, lsl #2
   10840:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
   10844:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   10848:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
   1084c:	a801      	add	r0, sp, #4
   1084e:	4b32      	ldr	r3, [pc, #200]	; (10918 <_usb_d_dev_ep_trans+0x1cc>)
   10850:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
   10852:	f8da 3000 	ldr.w	r3, [sl]
   10856:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
   1085a:	f8da 3004 	ldr.w	r3, [sl, #4]
   1085e:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
   10862:	2300      	movs	r3, #0
   10864:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
   10868:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
   1086a:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
   1086e:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
   10872:	f368 1345 	bfi	r3, r8, #5, #1
   10876:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
   1087a:	f89a 3009 	ldrb.w	r3, [sl, #9]
   1087e:	b1e3      	cbz	r3, 108ba <_usb_d_dev_ep_trans+0x16e>
   10880:	fab5 f585 	clz	r5, r5
   10884:	096d      	lsrs	r5, r5, #5
   10886:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   1088a:	4b21      	ldr	r3, [pc, #132]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   1088c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
   10890:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
   10894:	f365 1304 	bfi	r3, r5, #4, #1
   10898:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
   1089c:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
   1089e:	f04f 0100 	mov.w	r1, #0
   108a2:	4638      	mov	r0, r7
   108a4:	bfb4      	ite	lt
   108a6:	4b1d      	ldrlt	r3, [pc, #116]	; (1091c <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
   108a8:	4b1d      	ldrge	r3, [pc, #116]	; (10920 <_usb_d_dev_ep_trans+0x1d4>)
   108aa:	4798      	blx	r3
	return ERR_NONE;
   108ac:	2000      	movs	r0, #0
   108ae:	e7ab      	b.n	10808 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
   108b0:	a801      	add	r0, sp, #4
   108b2:	4b19      	ldr	r3, [pc, #100]	; (10918 <_usb_d_dev_ep_trans+0x1cc>)
   108b4:	4798      	blx	r3
		return USB_BUSY;
   108b6:	2001      	movs	r0, #1
   108b8:	e7a6      	b.n	10808 <_usb_d_dev_ep_trans+0xbc>
   108ba:	2500      	movs	r5, #0
   108bc:	e7e3      	b.n	10886 <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
   108be:	f06f 0011 	mvn.w	r0, #17
   108c2:	e7a1      	b.n	10808 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
   108c4:	f06f 0012 	mvn.w	r0, #18
   108c8:	e79e      	b.n	10808 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
   108ca:	f06f 0011 	mvn.w	r0, #17
   108ce:	e79b      	b.n	10808 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
   108d0:	f06f 0012 	mvn.w	r0, #18
   108d4:	e798      	b.n	10808 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
   108d6:	6841      	ldr	r1, [r0, #4]
   108d8:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
   108dc:	4f11      	ldr	r7, [pc, #68]	; (10924 <_usb_d_dev_ep_trans+0x1d8>)
   108de:	2400      	movs	r4, #0
   108e0:	e75b      	b.n	1079a <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
   108e2:	4a0b      	ldr	r2, [pc, #44]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   108e4:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
   108e8:	f240 31ff 	movw	r1, #1023	; 0x3ff
   108ec:	428a      	cmp	r2, r1
   108ee:	d0f2      	beq.n	108d6 <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
   108f0:	4f0c      	ldr	r7, [pc, #48]	; (10924 <_usb_d_dev_ep_trans+0x1d8>)
   108f2:	2400      	movs	r4, #0
   108f4:	e74a      	b.n	1078c <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
   108f6:	eb04 0384 	add.w	r3, r4, r4, lsl #2
   108fa:	4a05      	ldr	r2, [pc, #20]	; (10910 <_usb_d_dev_ep_trans+0x1c4>)
   108fc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   10900:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
   10904:	2b00      	cmp	r3, #0
   10906:	d0e3      	beq.n	108d0 <_usb_d_dev_ep_trans+0x184>
   10908:	f04f 0801 	mov.w	r8, #1
   1090c:	e771      	b.n	107f2 <_usb_d_dev_ep_trans+0xa6>
   1090e:	bf00      	nop
   10910:	20000b34 	.word	0x20000b34
   10914:	0000c1fd 	.word	0x0000c1fd
   10918:	0000c20b 	.word	0x0000c20b
   1091c:	0000f971 	.word	0x0000f971
   10920:	0000faf5 	.word	0x0000faf5
   10924:	20000c08 	.word	0x20000c08
   10928:	20041fff 	.word	0x20041fff

0001092c <_usb_d_dev_ep_get_status>:
	}
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_ABORT);
}

int32_t _usb_d_dev_ep_get_status(const uint8_t ep, struct usb_d_trans_status *stat)
{
   1092c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
   1092e:	f010 030f 	ands.w	r3, r0, #15
   10932:	d008      	beq.n	10946 <_usb_d_dev_ep_get_status+0x1a>
   10934:	f010 0f80 	tst.w	r0, #128	; 0x80
   10938:	bf14      	ite	ne
   1093a:	1d5c      	addne	r4, r3, #5
   1093c:	461c      	moveq	r4, r3
	uint8_t               epn = USB_EP_GET_N(ep);
	bool                  dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
	bool                  busy, stall;

	if (epn > CONF_USB_D_MAX_EP_N) {
   1093e:	2b05      	cmp	r3, #5
   10940:	d902      	bls.n	10948 <_usb_d_dev_ep_get_status+0x1c>
		return USB_ERR_PARAM;
   10942:	2012      	movs	r0, #18
	}
	if (busy) {
		return USB_BUSY;
	}
	return USB_OK;
}
   10944:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
   10946:	2400      	movs	r4, #0
	busy  = ept->flags.bits.is_busy;
   10948:	eb04 0284 	add.w	r2, r4, r4, lsl #2
   1094c:	4d22      	ldr	r5, [pc, #136]	; (109d8 <_usb_d_dev_ep_get_status+0xac>)
   1094e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
   10952:	f892 50e7 	ldrb.w	r5, [r2, #231]	; 0xe7
   10956:	f3c5 1280 	ubfx	r2, r5, #6, #1
	stall = ept->flags.bits.is_stalled;
   1095a:	f3c5 05c0 	ubfx	r5, r5, #3, #1
	if (stat) {
   1095e:	b3a9      	cbz	r1, 109cc <_usb_d_dev_ep_get_status+0xa0>
		stat->stall = stall;
   10960:	7a4e      	ldrb	r6, [r1, #9]
   10962:	f365 1604 	bfi	r6, r5, #4, #1
		stat->busy  = busy;
   10966:	f362 0682 	bfi	r6, r2, #2, #1
   1096a:	724e      	strb	r6, [r1, #9]
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
   1096c:	015b      	lsls	r3, r3, #5
   1096e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
   10972:	f503 7380 	add.w	r3, r3, #256	; 0x100
   10976:	79db      	ldrb	r3, [r3, #7]
   10978:	f3c3 1300 	ubfx	r3, r3, #4, #1
   1097c:	b2f6      	uxtb	r6, r6
   1097e:	f363 06c3 	bfi	r6, r3, #3, #1
   10982:	724e      	strb	r6, [r1, #9]
		stat->dir   = ept->flags.bits.dir;
   10984:	4e14      	ldr	r6, [pc, #80]	; (109d8 <_usb_d_dev_ep_get_status+0xac>)
   10986:	ea4f 0e84 	mov.w	lr, r4, lsl #2
   1098a:	eb0e 0304 	add.w	r3, lr, r4
   1098e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
   10992:	f893 70e7 	ldrb.w	r7, [r3, #231]	; 0xe7
   10996:	09ff      	lsrs	r7, r7, #7
   10998:	f891 c009 	ldrb.w	ip, [r1, #9]
   1099c:	f367 1c45 	bfi	ip, r7, #5, #1
   109a0:	f881 c009 	strb.w	ip, [r1, #9]
		stat->size  = ept->trans_size;
   109a4:	f8d3 70d8 	ldr.w	r7, [r3, #216]	; 0xd8
   109a8:	600f      	str	r7, [r1, #0]
		stat->count = ept->trans_count;
   109aa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
   109ae:	604b      	str	r3, [r1, #4]
		stat->ep    = ep;
   109b0:	7208      	strb	r0, [r1, #8]
		stat->xtype = ept->flags.bits.eptype - 1;
   109b2:	4474      	add	r4, lr
   109b4:	eb06 0684 	add.w	r6, r6, r4, lsl #2
   109b8:	f896 30e7 	ldrb.w	r3, [r6, #231]	; 0xe7
   109bc:	f3c3 0302 	ubfx	r3, r3, #0, #3
   109c0:	3b01      	subs	r3, #1
   109c2:	fa5f f08c 	uxtb.w	r0, ip
   109c6:	f363 0001 	bfi	r0, r3, #0, #2
   109ca:	7248      	strb	r0, [r1, #9]
		return USB_ERR_PARAM;
   109cc:	2d00      	cmp	r5, #0
   109ce:	bf0c      	ite	eq
   109d0:	4610      	moveq	r0, r2
   109d2:	2002      	movne	r0, #2
   109d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   109d6:	bf00      	nop
   109d8:	20000b34 	.word	0x20000b34

000109dc <_usb_d_dev_register_callback>:

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
   109dc:	4b07      	ldr	r3, [pc, #28]	; (109fc <_usb_d_dev_register_callback+0x20>)
   109de:	2900      	cmp	r1, #0
   109e0:	bf08      	it	eq
   109e2:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
   109e4:	2801      	cmp	r0, #1
   109e6:	d004      	beq.n	109f2 <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
   109e8:	b910      	cbnz	r0, 109f0 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
   109ea:	4b05      	ldr	r3, [pc, #20]	; (10a00 <_usb_d_dev_register_callback+0x24>)
   109ec:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
   109f0:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
   109f2:	4b03      	ldr	r3, [pc, #12]	; (10a00 <_usb_d_dev_register_callback+0x24>)
   109f4:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
   109f8:	4770      	bx	lr
   109fa:	bf00      	nop
   109fc:	0000f6e1 	.word	0x0000f6e1
   10a00:	20000b34 	.word	0x20000b34

00010a04 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
   10a04:	4b0a      	ldr	r3, [pc, #40]	; (10a30 <_usb_d_dev_register_ep_callback+0x2c>)
   10a06:	2900      	cmp	r1, #0
   10a08:	bf08      	it	eq
   10a0a:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
   10a0c:	4603      	mov	r3, r0
   10a0e:	b138      	cbz	r0, 10a20 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
   10a10:	2801      	cmp	r0, #1
   10a12:	d009      	beq.n	10a28 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
   10a14:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
   10a16:	bf04      	itt	eq
   10a18:	4b06      	ldreq	r3, [pc, #24]	; (10a34 <_usb_d_dev_register_ep_callback+0x30>)
   10a1a:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
   10a1e:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
   10a20:	4b04      	ldr	r3, [pc, #16]	; (10a34 <_usb_d_dev_register_ep_callback+0x30>)
   10a22:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
   10a26:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
   10a28:	4b02      	ldr	r3, [pc, #8]	; (10a34 <_usb_d_dev_register_ep_callback+0x30>)
   10a2a:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
   10a2e:	4770      	bx	lr
   10a30:	0000f6e1 	.word	0x0000f6e1
   10a34:	20000b34 	.word	0x20000b34

00010a38 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
   10a38:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   10a3a:	4b01      	ldr	r3, [pc, #4]	; (10a40 <USB_0_Handler+0x8>)
   10a3c:	4798      	blx	r3
   10a3e:	bd08      	pop	{r3, pc}
   10a40:	0000fce5 	.word	0x0000fce5

00010a44 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
   10a44:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   10a46:	4b01      	ldr	r3, [pc, #4]	; (10a4c <USB_1_Handler+0x8>)
   10a48:	4798      	blx	r3
   10a4a:	bd08      	pop	{r3, pc}
   10a4c:	0000fce5 	.word	0x0000fce5

00010a50 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
   10a50:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   10a52:	4b01      	ldr	r3, [pc, #4]	; (10a58 <USB_2_Handler+0x8>)
   10a54:	4798      	blx	r3
   10a56:	bd08      	pop	{r3, pc}
   10a58:	0000fce5 	.word	0x0000fce5

00010a5c <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
   10a5c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
   10a5e:	4b01      	ldr	r3, [pc, #4]	; (10a64 <USB_3_Handler+0x8>)
   10a60:	4798      	blx	r3
   10a62:	bd08      	pop	{r3, pc}
   10a64:	0000fce5 	.word	0x0000fce5

00010a68 <_wdt_init>:
int32_t _wdt_init(struct wdt_dev *const dev)
{
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
   10a68:	6803      	ldr	r3, [r0, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
   10a6a:	689a      	ldr	r2, [r3, #8]
   10a6c:	f012 0f0e 	tst.w	r2, #14
   10a70:	d1fb      	bne.n	10a6a <_wdt_init+0x2>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
   10a72:	781a      	ldrb	r2, [r3, #0]
   10a74:	09d2      	lsrs	r2, r2, #7
   10a76:	d118      	bne.n	10aaa <_wdt_init+0x42>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
   10a78:	689a      	ldr	r2, [r3, #8]
   10a7a:	f012 0f0e 	tst.w	r2, #14
   10a7e:	d1fb      	bne.n	10a78 <_wdt_init+0x10>
	tmp = ((Wdt *)hw)->CTRLA.reg;
   10a80:	781a      	ldrb	r2, [r3, #0]
   10a82:	f012 0f02 	tst.w	r2, #2
   10a86:	d113      	bne.n	10ab0 <_wdt_init+0x48>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
   10a88:	781a      	ldrb	r2, [r3, #0]
   10a8a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
   10a8e:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
   10a90:	689a      	ldr	r2, [r3, #8]
   10a92:	f012 0f0e 	tst.w	r2, #14
   10a96:	d1fb      	bne.n	10a90 <_wdt_init+0x28>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
   10a98:	6802      	ldr	r2, [r0, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
   10a9a:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
   10a9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
   10aa0:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
   10aa4:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
   10aa6:	2000      	movs	r0, #0
   10aa8:	4770      	bx	lr
		return ERR_DENIED;
   10aaa:	f06f 0010 	mvn.w	r0, #16
   10aae:	4770      	bx	lr
   10ab0:	f06f 0010 	mvn.w	r0, #16
}
   10ab4:	4770      	bx	lr
	...

00010ab8 <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_heartbeat;

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{

	pingflag++;
   10ab8:	4a12      	ldr	r2, [pc, #72]	; (10b04 <RTC_Scheduler_ping_cb+0x4c>)
   10aba:	7813      	ldrb	r3, [r2, #0]
   10abc:	3301      	adds	r3, #1
   10abe:	b2db      	uxtb	r3, r3
   10ac0:	7013      	strb	r3, [r2, #0]
	
	switch (pingflag%4)
   10ac2:	7813      	ldrb	r3, [r2, #0]
   10ac4:	f003 0303 	and.w	r3, r3, #3
   10ac8:	2b03      	cmp	r3, #3
   10aca:	d81a      	bhi.n	10b02 <RTC_Scheduler_ping_cb+0x4a>
   10acc:	e8df f003 	tbb	[pc, r3]
   10ad0:	140e0802 	.word	0x140e0802
	{
		case 0:
			GRID_PORT_N.ping_flag = 1;
   10ad4:	2101      	movs	r1, #1
   10ad6:	f642 7348 	movw	r3, #12104	; 0x2f48
   10ada:	4a0b      	ldr	r2, [pc, #44]	; (10b08 <RTC_Scheduler_ping_cb+0x50>)
   10adc:	54d1      	strb	r1, [r2, r3]
			break;
   10ade:	4770      	bx	lr
		case 1:
			GRID_PORT_E.ping_flag = 1;
   10ae0:	2101      	movs	r1, #1
   10ae2:	f642 7348 	movw	r3, #12104	; 0x2f48
   10ae6:	4a09      	ldr	r2, [pc, #36]	; (10b0c <RTC_Scheduler_ping_cb+0x54>)
   10ae8:	54d1      	strb	r1, [r2, r3]
			break;
   10aea:	4770      	bx	lr
		case 2:
			GRID_PORT_S.ping_flag = 1;
   10aec:	2101      	movs	r1, #1
   10aee:	f642 7348 	movw	r3, #12104	; 0x2f48
   10af2:	4a07      	ldr	r2, [pc, #28]	; (10b10 <RTC_Scheduler_ping_cb+0x58>)
   10af4:	54d1      	strb	r1, [r2, r3]
			break;
   10af6:	4770      	bx	lr
		case 3:
			GRID_PORT_W.ping_flag = 1;
   10af8:	2101      	movs	r1, #1
   10afa:	f642 7348 	movw	r3, #12104	; 0x2f48
   10afe:	4a05      	ldr	r2, [pc, #20]	; (10b14 <RTC_Scheduler_ping_cb+0x5c>)
   10b00:	54d1      	strb	r1, [r2, r3]
   10b02:	4770      	bx	lr
   10b04:	20000ef4 	.word	0x20000ef4
   10b08:	200013a8 	.word	0x200013a8
   10b0c:	20010f38 	.word	0x20010f38
   10b10:	2000af9c 	.word	0x2000af9c
   10b14:	20007b9c 	.word	0x20007b9c

00010b18 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
   10b18:	2201      	movs	r2, #1
   10b1a:	4b01      	ldr	r3, [pc, #4]	; (10b20 <RTC_Scheduler_report_cb+0x8>)
   10b1c:	705a      	strb	r2, [r3, #1]
   10b1e:	4770      	bx	lr
   10b20:	20000ef4 	.word	0x20000ef4

00010b24 <RTC_Scheduler_heartbeat_cb>:
{
   10b24:	b510      	push	{r4, lr}
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
   10b26:	230c      	movs	r3, #12
   10b28:	2200      	movs	r2, #0
   10b2a:	4611      	mov	r1, r2
   10b2c:	4801      	ldr	r0, [pc, #4]	; (10b34 <RTC_Scheduler_heartbeat_cb+0x10>)
   10b2e:	4c02      	ldr	r4, [pc, #8]	; (10b38 <RTC_Scheduler_heartbeat_cb+0x14>)
   10b30:	47a0      	blx	r4
   10b32:	bd10      	pop	{r4, pc}
   10b34:	20013e88 	.word	0x20013e88
   10b38:	0000b831 	.word	0x0000b831

00010b3c <RTC_Scheduler_realtime_cb>:
{
   10b3c:	b530      	push	{r4, r5, lr}
   10b3e:	b083      	sub	sp, #12
	grid_sys_rtc_tick_time(&grid_sys_state);	
   10b40:	4d18      	ldr	r5, [pc, #96]	; (10ba4 <RTC_Scheduler_realtime_cb+0x68>)
   10b42:	4628      	mov	r0, r5
   10b44:	4b18      	ldr	r3, [pc, #96]	; (10ba8 <RTC_Scheduler_realtime_cb+0x6c>)
   10b46:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
   10b48:	4818      	ldr	r0, [pc, #96]	; (10bac <RTC_Scheduler_realtime_cb+0x70>)
   10b4a:	4b19      	ldr	r3, [pc, #100]	; (10bb0 <RTC_Scheduler_realtime_cb+0x74>)
   10b4c:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
   10b4e:	a801      	add	r0, sp, #4
   10b50:	4b18      	ldr	r3, [pc, #96]	; (10bb4 <RTC_Scheduler_realtime_cb+0x78>)
   10b52:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   10b54:	4a18      	ldr	r2, [pc, #96]	; (10bb8 <RTC_Scheduler_realtime_cb+0x7c>)
   10b56:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   10b5a:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   10b5e:	f8d2 4110 	ldr.w	r4, [r2, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   10b62:	405c      	eors	r4, r3
   10b64:	400c      	ands	r4, r1
   10b66:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   10b68:	a801      	add	r0, sp, #4
   10b6a:	4b14      	ldr	r3, [pc, #80]	; (10bbc <RTC_Scheduler_realtime_cb+0x80>)
   10b6c:	4798      	blx	r3
	uint8_t mapmode_value = !gpio_get_pin_level(MAP_MODE);
   10b6e:	f484 6300 	eor.w	r3, r4, #2048	; 0x800
   10b72:	f3c3 23c0 	ubfx	r3, r3, #11, #1
	if (mapmode_value != grid_sys_state.mapmodestate){
   10b76:	7c2a      	ldrb	r2, [r5, #16]
   10b78:	b2d2      	uxtb	r2, r2
   10b7a:	4293      	cmp	r3, r2
   10b7c:	d008      	beq.n	10b90 <RTC_Scheduler_realtime_cb+0x54>
		grid_sys_state.mapmodestate = mapmode_value;
   10b7e:	742b      	strb	r3, [r5, #16]
		if (grid_sys_state.mapmodestate == 0){ // RELEASE
   10b80:	7c2b      	ldrb	r3, [r5, #16]
   10b82:	b13b      	cbz	r3, 10b94 <RTC_Scheduler_realtime_cb+0x58>
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
   10b84:	2307      	movs	r3, #7
   10b86:	2200      	movs	r2, #0
   10b88:	4611      	mov	r1, r2
   10b8a:	480d      	ldr	r0, [pc, #52]	; (10bc0 <RTC_Scheduler_realtime_cb+0x84>)
   10b8c:	4c0d      	ldr	r4, [pc, #52]	; (10bc4 <RTC_Scheduler_realtime_cb+0x88>)
   10b8e:	47a0      	blx	r4
}
   10b90:	b003      	add	sp, #12
   10b92:	bd30      	pop	{r4, r5, pc}
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_RELEASE);
   10b94:	2308      	movs	r3, #8
   10b96:	2200      	movs	r2, #0
   10b98:	4611      	mov	r1, r2
   10b9a:	4809      	ldr	r0, [pc, #36]	; (10bc0 <RTC_Scheduler_realtime_cb+0x84>)
   10b9c:	4c09      	ldr	r4, [pc, #36]	; (10bc4 <RTC_Scheduler_realtime_cb+0x88>)
   10b9e:	47a0      	blx	r4
   10ba0:	e7f6      	b.n	10b90 <RTC_Scheduler_realtime_cb+0x54>
   10ba2:	bf00      	nop
   10ba4:	20007260 	.word	0x20007260
   10ba8:	0000a177 	.word	0x0000a177
   10bac:	20007b78 	.word	0x20007b78
   10bb0:	000095d9 	.word	0x000095d9
   10bb4:	0000c1fd 	.word	0x0000c1fd
   10bb8:	41008000 	.word	0x41008000
   10bbc:	0000c20b 	.word	0x0000c20b
   10bc0:	20013e88 	.word	0x20013e88
   10bc4:	0000b831 	.word	0x0000b831

00010bc8 <init_timer>:
}



void init_timer(void)
{
   10bc8:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
   10bca:	4c18      	ldr	r4, [pc, #96]	; (10c2c <init_timer+0x64>)
   10bcc:	f44f 63c8 	mov.w	r3, #1600	; 0x640
   10bd0:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
   10bd2:	4b17      	ldr	r3, [pc, #92]	; (10c30 <init_timer+0x68>)
   10bd4:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
   10bd6:	2301      	movs	r3, #1
   10bd8:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1MS*GRID_PARAMETER_HEARTBEAT_interval;
   10bda:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
   10bde:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
   10be0:	4a14      	ldr	r2, [pc, #80]	; (10c34 <init_timer+0x6c>)
   10be2:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
   10be4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_report.interval = RTC1SEC/10;
   10be8:	f240 6266 	movw	r2, #1638	; 0x666
   10bec:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
   10bee:	4a12      	ldr	r2, [pc, #72]	; (10c38 <init_timer+0x70>)
   10bf0:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
   10bf2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	
	RTC_Scheduler_realtime.interval = 1;
   10bf6:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
   10bf8:	4a10      	ldr	r2, [pc, #64]	; (10c3c <init_timer+0x74>)
   10bfa:	64e2      	str	r2, [r4, #76]	; 0x4c
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
   10bfc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
   10c00:	4d0f      	ldr	r5, [pc, #60]	; (10c40 <init_timer+0x78>)
   10c02:	1d21      	adds	r1, r4, #4
   10c04:	4628      	mov	r0, r5
   10c06:	4e0f      	ldr	r6, [pc, #60]	; (10c44 <init_timer+0x7c>)
   10c08:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
   10c0a:	f104 0118 	add.w	r1, r4, #24
   10c0e:	4628      	mov	r0, r5
   10c10:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
   10c12:	f104 012c 	add.w	r1, r4, #44	; 0x2c
   10c16:	4628      	mov	r0, r5
   10c18:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
   10c1a:	f104 0140 	add.w	r1, r4, #64	; 0x40
   10c1e:	4628      	mov	r0, r5
   10c20:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
   10c22:	4628      	mov	r0, r5
   10c24:	4b08      	ldr	r3, [pc, #32]	; (10c48 <init_timer+0x80>)
   10c26:	4798      	blx	r3
   10c28:	bd70      	pop	{r4, r5, r6, pc}
   10c2a:	bf00      	nop
   10c2c:	20000ef4 	.word	0x20000ef4
   10c30:	00010ab9 	.word	0x00010ab9
   10c34:	00010b25 	.word	0x00010b25
   10c38:	00010b19 	.word	0x00010b19
   10c3c:	00010b3d 	.word	0x00010b3d
   10c40:	20001090 	.word	0x20001090
   10c44:	0000c921 	.word	0x0000c921
   10c48:	0000c8fd 	.word	0x0000c8fd

00010c4c <main>:
}

//====================== USB TEST =====================//

int main(void)
{
   10c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c50:	b091      	sub	sp, #68	; 0x44

	


	atmel_start_init();	
   10c52:	4b8a      	ldr	r3, [pc, #552]	; (10e7c <main+0x230>)
   10c54:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
   10c56:	4d8a      	ldr	r5, [pc, #552]	; (10e80 <main+0x234>)
   10c58:	498a      	ldr	r1, [pc, #552]	; (10e84 <main+0x238>)
   10c5a:	4628      	mov	r0, r5
   10c5c:	4c8a      	ldr	r4, [pc, #552]	; (10e88 <main+0x23c>)
   10c5e:	47a0      	blx	r4

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "D51 Init");
   10c60:	498a      	ldr	r1, [pc, #552]	; (10e8c <main+0x240>)
   10c62:	4628      	mov	r0, r5
   10c64:	47a0      	blx	r4
	grid_d51_init(); // Check User Row
   10c66:	4b8a      	ldr	r3, [pc, #552]	; (10e90 <main+0x244>)
   10c68:	4798      	blx	r3


	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
   10c6a:	4b8a      	ldr	r3, [pc, #552]	; (10e94 <main+0x248>)
   10c6c:	4798      	blx	r3

	composite_device_start();
   10c6e:	4b8a      	ldr	r3, [pc, #552]	; (10e98 <main+0x24c>)
   10c70:	4798      	blx	r3


	grid_usb_serial_init();
   10c72:	4b8a      	ldr	r3, [pc, #552]	; (10e9c <main+0x250>)
   10c74:	4798      	blx	r3
	grid_usb_midi_init();
   10c76:	4b8a      	ldr	r3, [pc, #552]	; (10ea0 <main+0x254>)
   10c78:	4798      	blx	r3
		
	grid_keyboard_init(&grid_keyboard_state);
   10c7a:	488a      	ldr	r0, [pc, #552]	; (10ea4 <main+0x258>)
   10c7c:	4b8a      	ldr	r3, [pc, #552]	; (10ea8 <main+0x25c>)
   10c7e:	4798      	blx	r3
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
   10c80:	498a      	ldr	r1, [pc, #552]	; (10eac <main+0x260>)
   10c82:	4628      	mov	r0, r5
   10c84:	47a0      	blx	r4
		
	grid_module_common_init();
   10c86:	4b8a      	ldr	r3, [pc, #552]	; (10eb0 <main+0x264>)
   10c88:	4798      	blx	r3
	grid_ui_reinit(&grid_ui_state);
   10c8a:	4e8a      	ldr	r6, [pc, #552]	; (10eb4 <main+0x268>)
   10c8c:	4630      	mov	r0, r6
   10c8e:	4b8a      	ldr	r3, [pc, #552]	; (10eb8 <main+0x26c>)
   10c90:	4798      	blx	r3
	
			
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
   10c92:	498a      	ldr	r1, [pc, #552]	; (10ebc <main+0x270>)
   10c94:	4628      	mov	r0, r5
   10c96:	47a0      	blx	r4

	init_timer();
   10c98:	4b89      	ldr	r3, [pc, #548]	; (10ec0 <main+0x274>)
   10c9a:	4798      	blx	r3
	uint32_t loopwarp = 0;
	
	uint8_t usb_init_flag = 0;	

	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
   10c9c:	4989      	ldr	r1, [pc, #548]	; (10ec4 <main+0x278>)
   10c9e:	4628      	mov	r0, r5
   10ca0:	47a0      	blx	r4
	

	// Init Bank Color Bug when config was previously saved
	
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
   10ca2:	4c89      	ldr	r4, [pc, #548]	; (10ec8 <main+0x27c>)
   10ca4:	4621      	mov	r1, r4
   10ca6:	4889      	ldr	r0, [pc, #548]	; (10ecc <main+0x280>)
   10ca8:	4b89      	ldr	r3, [pc, #548]	; (10ed0 <main+0x284>)
   10caa:	4798      	blx	r3
	grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);	
   10cac:	4621      	mov	r1, r4
   10cae:	4630      	mov	r0, r6
   10cb0:	4b88      	ldr	r3, [pc, #544]	; (10ed4 <main+0x288>)
   10cb2:	4798      	blx	r3
	uint8_t usb_init_flag = 0;	
   10cb4:	2300      	movs	r3, #0
   10cb6:	930b      	str	r3, [sp, #44]	; 0x2c
	uint32_t loopwarp = 0;
   10cb8:	9304      	str	r3, [sp, #16]
	uint32_t loopcounter = 0;
   10cba:	9306      	str	r3, [sp, #24]
		
	
	while (1) {
	
			
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
   10cbc:	f8df 9284 	ldr.w	r9, [pc, #644]	; 10f44 <main+0x2f8>
			if (usb_d_get_frame_num() == 0){
				
			}
			else{			
			
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
   10cc0:	461c      	mov	r4, r3
		// itt lesz a baj: circ buffer kne
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
		
		if (usblength){	

			GRID_PORT_H.rx_double_buffer_status = 1;			
   10cc2:	f8df b284 	ldr.w	fp, [pc, #644]	; 10f48 <main+0x2fc>
		}


		// NVM BULK READ
		
		if (GRID_PORT_U.rx_double_buffer_status == 0){
   10cc6:	f8df a284 	ldr.w	sl, [pc, #644]	; 10f4c <main+0x300>
   10cca:	e14b      	b.n	10f64 <main+0x318>
			if (usb_d_get_frame_num() == 0){
   10ccc:	4b82      	ldr	r3, [pc, #520]	; (10ed8 <main+0x28c>)
   10cce:	4798      	blx	r3
   10cd0:	2800      	cmp	r0, #0
   10cd2:	f000 814e 	beq.w	10f72 <main+0x326>
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
   10cd6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
   10cda:	9301      	str	r3, [sp, #4]
   10cdc:	9400      	str	r4, [sp, #0]
   10cde:	4623      	mov	r3, r4
   10ce0:	22ff      	movs	r2, #255	; 0xff
   10ce2:	4621      	mov	r1, r4
   10ce4:	4879      	ldr	r0, [pc, #484]	; (10ecc <main+0x280>)
   10ce6:	4d7d      	ldr	r5, [pc, #500]	; (10edc <main+0x290>)
   10ce8:	47a8      	blx	r5
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
   10cea:	497d      	ldr	r1, [pc, #500]	; (10ee0 <main+0x294>)
   10cec:	4864      	ldr	r0, [pc, #400]	; (10e80 <main+0x234>)
   10cee:	4b66      	ldr	r3, [pc, #408]	; (10e88 <main+0x23c>)
   10cf0:	4798      	blx	r3
				grid_sys_set_bank(&grid_sys_state, grid_sys_get_bank_number_of_first_valid(&grid_sys_state));
   10cf2:	4876      	ldr	r0, [pc, #472]	; (10ecc <main+0x280>)
   10cf4:	4b7b      	ldr	r3, [pc, #492]	; (10ee4 <main+0x298>)
   10cf6:	4798      	blx	r3
   10cf8:	4601      	mov	r1, r0
   10cfa:	4874      	ldr	r0, [pc, #464]	; (10ecc <main+0x280>)
   10cfc:	4b7a      	ldr	r3, [pc, #488]	; (10ee8 <main+0x29c>)
   10cfe:	4798      	blx	r3
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
   10d00:	2309      	movs	r3, #9
   10d02:	4622      	mov	r2, r4
   10d04:	4621      	mov	r1, r4
   10d06:	4879      	ldr	r0, [pc, #484]	; (10eec <main+0x2a0>)
   10d08:	4d79      	ldr	r5, [pc, #484]	; (10ef0 <main+0x2a4>)
   10d0a:	47a8      	blx	r5
				usb_init_flag = 1;
   10d0c:	2301      	movs	r3, #1
   10d0e:	930b      	str	r3, [sp, #44]	; 0x2c
   10d10:	e12f      	b.n	10f72 <main+0x326>
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_REQUEST);
   10d12:	230a      	movs	r3, #10
   10d14:	4622      	mov	r2, r4
   10d16:	4621      	mov	r1, r4
   10d18:	4874      	ldr	r0, [pc, #464]	; (10eec <main+0x2a0>)
   10d1a:	4d75      	ldr	r5, [pc, #468]	; (10ef0 <main+0x2a4>)
   10d1c:	47a8      	blx	r5
   10d1e:	e13d      	b.n	10f9c <main+0x350>
		loopcounter++;
   10d20:	9b06      	ldr	r3, [sp, #24]
   10d22:	3301      	adds	r3, #1
   10d24:	9306      	str	r3, [sp, #24]
   10d26:	e151      	b.n	10fcc <main+0x380>
			GRID_PORT_H.rx_double_buffer_status = 1;			
   10d28:	2301      	movs	r3, #1
   10d2a:	f8cb 3020 	str.w	r3, [fp, #32]
			GRID_PORT_H.rx_double_buffer_read_start_index = 0;
   10d2e:	f8cb 4028 	str.w	r4, [fp, #40]	; 0x28
   10d32:	b285      	uxth	r5, r0
			GRID_PORT_H.rx_double_buffer_seek_start_index = usblength-3; //-3
   10d34:	1eeb      	subs	r3, r5, #3
   10d36:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_H);
   10d3a:	4658      	mov	r0, fp
   10d3c:	4b6d      	ldr	r3, [pc, #436]	; (10ef4 <main+0x2a8>)
   10d3e:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
   10d40:	2d00      	cmp	r5, #0
   10d42:	f000 815d 	beq.w	11000 <main+0x3b4>
   10d46:	2300      	movs	r3, #0
				GRID_PORT_H.rx_double_buffer[i] = 0;
   10d48:	f241 31b4 	movw	r1, #5044	; 0x13b4
   10d4c:	eb0b 0203 	add.w	r2, fp, r3
   10d50:	5454      	strb	r4, [r2, r1]
			for(uint32_t i=0; i<usblength; i++){
   10d52:	3301      	adds	r3, #1
   10d54:	429d      	cmp	r5, r3
   10d56:	d1f9      	bne.n	10d4c <main+0x100>
   10d58:	e152      	b.n	11000 <main+0x3b4>
			
			if (grid_nvm_ui_bulk_read_is_in_progress(&grid_nvm_state, &grid_ui_state)){
   10d5a:	4956      	ldr	r1, [pc, #344]	; (10eb4 <main+0x268>)
   10d5c:	485a      	ldr	r0, [pc, #360]	; (10ec8 <main+0x27c>)
   10d5e:	4b66      	ldr	r3, [pc, #408]	; (10ef8 <main+0x2ac>)
   10d60:	4798      	blx	r3
   10d62:	2800      	cmp	r0, #0
   10d64:	f000 8151 	beq.w	1100a <main+0x3be>
				
				grid_nvm_ui_bulk_read_next(&grid_nvm_state, &grid_ui_state);
   10d68:	4952      	ldr	r1, [pc, #328]	; (10eb4 <main+0x268>)
   10d6a:	4857      	ldr	r0, [pc, #348]	; (10ec8 <main+0x27c>)
   10d6c:	4b63      	ldr	r3, [pc, #396]	; (10efc <main+0x2b0>)
   10d6e:	4798      	blx	r3
   10d70:	e14b      	b.n	1100a <main+0x3be>
		

		
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
			
			grid_nvm_ui_bulk_clear_next(&grid_nvm_state, &grid_ui_state);
   10d72:	4950      	ldr	r1, [pc, #320]	; (10eb4 <main+0x268>)
   10d74:	4854      	ldr	r0, [pc, #336]	; (10ec8 <main+0x27c>)
   10d76:	4b62      	ldr	r3, [pc, #392]	; (10f00 <main+0x2b4>)
   10d78:	4798      	blx	r3
   10d7a:	e14d      	b.n	11018 <main+0x3cc>
	
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
							
		if (nvmlength){
				
			GRID_PORT_U.rx_double_buffer_status = 1;
   10d7c:	2201      	movs	r2, #1
   10d7e:	f8ca 2020 	str.w	r2, [sl, #32]
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
   10d82:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
   10d86:	3b01      	subs	r3, #1
   10d88:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
				
			// GETS HERE	
			//grid_port_receive_decode(&GRID_PORT_U, 0, nvmlength-1);		
			grid_port_receive_task(&GRID_PORT_U);	
   10d8c:	4650      	mov	r0, sl
   10d8e:	4b59      	ldr	r3, [pc, #356]	; (10ef4 <main+0x2a8>)
   10d90:	4798      	blx	r3
   10d92:	e146      	b.n	11022 <main+0x3d6>
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
		
			
		if (grid_sys_state.alert_state){
			
			grid_sys_state.alert_state--;
   10d94:	4b4d      	ldr	r3, [pc, #308]	; (10ecc <main+0x280>)
   10d96:	895b      	ldrh	r3, [r3, #10]
   10d98:	3b01      	subs	r3, #1
   10d9a:	b29b      	uxth	r3, r3
   10d9c:	4a4b      	ldr	r2, [pc, #300]	; (10ecc <main+0x280>)
   10d9e:	8153      	strh	r3, [r2, #10]
	
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
   10da0:	4610      	mov	r0, r2
   10da2:	4b58      	ldr	r3, [pc, #352]	; (10f04 <main+0x2b8>)
   10da4:	4798      	blx	r3
   10da6:	b9b0      	cbnz	r0, 10dd6 <main+0x18a>
					
				}
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
   10da8:	4848      	ldr	r0, [pc, #288]	; (10ecc <main+0x280>)
   10daa:	4b57      	ldr	r3, [pc, #348]	; (10f08 <main+0x2bc>)
   10dac:	4798      	blx	r3
   10dae:	4680      	mov	r8, r0
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
   10db0:	4b56      	ldr	r3, [pc, #344]	; (10f0c <main+0x2c0>)
   10db2:	785b      	ldrb	r3, [r3, #1]
   10db4:	2b00      	cmp	r3, #0
   10db6:	f000 8182 	beq.w	110be <main+0x472>
   10dba:	4625      	mov	r5, r4
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
   10dbc:	4e53      	ldr	r6, [pc, #332]	; (10f0c <main+0x2c0>)
   10dbe:	4f54      	ldr	r7, [pc, #336]	; (10f10 <main+0x2c4>)
   10dc0:	4643      	mov	r3, r8
   10dc2:	4622      	mov	r2, r4
   10dc4:	4629      	mov	r1, r5
   10dc6:	4630      	mov	r0, r6
   10dc8:	47b8      	blx	r7
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
   10dca:	3501      	adds	r5, #1
   10dcc:	b2ed      	uxtb	r5, r5
   10dce:	7873      	ldrb	r3, [r6, #1]
   10dd0:	42ab      	cmp	r3, r5
   10dd2:	d8f5      	bhi.n	10dc0 <main+0x174>
   10dd4:	e173      	b.n	110be <main+0x472>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
   10dd6:	483d      	ldr	r0, [pc, #244]	; (10ecc <main+0x280>)
   10dd8:	4b4e      	ldr	r3, [pc, #312]	; (10f14 <main+0x2c8>)
   10dda:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
   10ddc:	483b      	ldr	r0, [pc, #236]	; (10ecc <main+0x280>)
   10dde:	4b4e      	ldr	r3, [pc, #312]	; (10f18 <main+0x2cc>)
   10de0:	4798      	blx	r3
   10de2:	9007      	str	r0, [sp, #28]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
   10de4:	4839      	ldr	r0, [pc, #228]	; (10ecc <main+0x280>)
   10de6:	4b4d      	ldr	r3, [pc, #308]	; (10f1c <main+0x2d0>)
   10de8:	4798      	blx	r3
   10dea:	9008      	str	r0, [sp, #32]
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
   10dec:	4837      	ldr	r0, [pc, #220]	; (10ecc <main+0x280>)
   10dee:	4b4c      	ldr	r3, [pc, #304]	; (10f20 <main+0x2d4>)
   10df0:	4798      	blx	r3
   10df2:	9009      	str	r0, [sp, #36]	; 0x24
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
   10df4:	2300      	movs	r3, #0
   10df6:	9305      	str	r3, [sp, #20]
   10df8:	e032      	b.n	10e60 <main+0x214>
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
   10dfa:	9401      	str	r4, [sp, #4]
   10dfc:	9400      	str	r4, [sp, #0]
   10dfe:	4623      	mov	r3, r4
   10e00:	4622      	mov	r2, r4
   10e02:	4641      	mov	r1, r8
   10e04:	4841      	ldr	r0, [pc, #260]	; (10f0c <main+0x2c0>)
   10e06:	4d47      	ldr	r5, [pc, #284]	; (10f24 <main+0x2d8>)
   10e08:	47a8      	blx	r5
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
   10e0a:	4f47      	ldr	r7, [pc, #284]	; (10f28 <main+0x2dc>)
   10e0c:	9807      	ldr	r0, [sp, #28]
   10e0e:	47b8      	blx	r7
   10e10:	4e46      	ldr	r6, [pc, #280]	; (10f2c <main+0x2e0>)
   10e12:	2200      	movs	r2, #0
   10e14:	4b46      	ldr	r3, [pc, #280]	; (10f30 <main+0x2e4>)
   10e16:	47b0      	blx	r6
   10e18:	4d46      	ldr	r5, [pc, #280]	; (10f34 <main+0x2e8>)
   10e1a:	47a8      	blx	r5
   10e1c:	b2c2      	uxtb	r2, r0
   10e1e:	920a      	str	r2, [sp, #40]	; 0x28
   10e20:	9809      	ldr	r0, [sp, #36]	; 0x24
   10e22:	47b8      	blx	r7
   10e24:	2200      	movs	r2, #0
   10e26:	4b42      	ldr	r3, [pc, #264]	; (10f30 <main+0x2e4>)
   10e28:	47b0      	blx	r6
   10e2a:	47a8      	blx	r5
   10e2c:	b2c0      	uxtb	r0, r0
   10e2e:	9001      	str	r0, [sp, #4]
   10e30:	9808      	ldr	r0, [sp, #32]
   10e32:	47b8      	blx	r7
   10e34:	2200      	movs	r2, #0
   10e36:	4b3e      	ldr	r3, [pc, #248]	; (10f30 <main+0x2e4>)
   10e38:	47b0      	blx	r6
   10e3a:	47a8      	blx	r5
   10e3c:	b2c0      	uxtb	r0, r0
   10e3e:	9000      	str	r0, [sp, #0]
   10e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   10e42:	4622      	mov	r2, r4
   10e44:	4641      	mov	r1, r8
   10e46:	4831      	ldr	r0, [pc, #196]	; (10f0c <main+0x2c0>)
   10e48:	4d3b      	ldr	r5, [pc, #236]	; (10f38 <main+0x2ec>)
   10e4a:	47a8      	blx	r5
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
   10e4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   10e4e:	9201      	str	r2, [sp, #4]
   10e50:	9a08      	ldr	r2, [sp, #32]
   10e52:	9200      	str	r2, [sp, #0]
   10e54:	9b07      	ldr	r3, [sp, #28]
   10e56:	4622      	mov	r2, r4
   10e58:	4641      	mov	r1, r8
   10e5a:	482c      	ldr	r0, [pc, #176]	; (10f0c <main+0x2c0>)
   10e5c:	4d37      	ldr	r5, [pc, #220]	; (10f3c <main+0x2f0>)
   10e5e:	47a8      	blx	r5
   10e60:	9d05      	ldr	r5, [sp, #20]
   10e62:	fa5f f885 	uxtb.w	r8, r5
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
   10e66:	4829      	ldr	r0, [pc, #164]	; (10f0c <main+0x2c0>)
   10e68:	4a35      	ldr	r2, [pc, #212]	; (10f40 <main+0x2f4>)
   10e6a:	4790      	blx	r2
   10e6c:	462b      	mov	r3, r5
   10e6e:	3301      	adds	r3, #1
   10e70:	9305      	str	r3, [sp, #20]
   10e72:	4540      	cmp	r0, r8
   10e74:	d8c1      	bhi.n	10dfa <main+0x1ae>
   10e76:	e797      	b.n	10da8 <main+0x15c>
					if ((RTC1MS - elapsed)<loopwarp){				
						loopwarp-=(RTC1MS - elapsed);
						loopstart-=(RTC1MS - elapsed);
					}
					else{
						loopwarp-=loopwarp;
   10e78:	9404      	str	r4, [sp, #16]
   10e7a:	e149      	b.n	11110 <main+0x4c4>
   10e7c:	000042d1 	.word	0x000042d1
   10e80:	0001450c 	.word	0x0001450c
   10e84:	00014e7c 	.word	0x00014e7c
   10e88:	000130ad 	.word	0x000130ad
   10e8c:	00014e90 	.word	0x00014e90
   10e90:	00005151 	.word	0x00005151
   10e94:	00011cd9 	.word	0x00011cd9
   10e98:	000126d9 	.word	0x000126d9
   10e9c:	0000be8d 	.word	0x0000be8d
   10ea0:	0000beed 	.word	0x0000beed
   10ea4:	20007b50 	.word	0x20007b50
   10ea8:	0000bea1 	.word	0x0000bea1
   10eac:	00014e9c 	.word	0x00014e9c
   10eb0:	000082bd 	.word	0x000082bd
   10eb4:	20007254 	.word	0x20007254
   10eb8:	0000b7a5 	.word	0x0000b7a5
   10ebc:	00014ebc 	.word	0x00014ebc
   10ec0:	00010bc9 	.word	0x00010bc9
   10ec4:	00014ed4 	.word	0x00014ed4
   10ec8:	20007310 	.word	0x20007310
   10ecc:	20007260 	.word	0x20007260
   10ed0:	000099ad 	.word	0x000099ad
   10ed4:	0000a4fd 	.word	0x0000a4fd
   10ed8:	0000cf4d 	.word	0x0000cf4d
   10edc:	0000a1dd 	.word	0x0000a1dd
   10ee0:	00014ee8 	.word	0x00014ee8
   10ee4:	0000a0f5 	.word	0x0000a0f5
   10ee8:	0000a11d 	.word	0x0000a11d
   10eec:	20013e88 	.word	0x20013e88
   10ef0:	0000b831 	.word	0x0000b831
   10ef4:	0000679d 	.word	0x0000679d
   10ef8:	00005bdb 	.word	0x00005bdb
   10efc:	00005be1 	.word	0x00005be1
   10f00:	00005d11 	.word	0x00005d11
   10f04:	0000a18b 	.word	0x0000a18b
   10f08:	0000a195 	.word	0x0000a195
   10f0c:	20013efc 	.word	0x20013efc
   10f10:	00007f41 	.word	0x00007f41
   10f14:	0000a18f 	.word	0x0000a18f
   10f18:	0000a1fb 	.word	0x0000a1fb
   10f1c:	0000a1ff 	.word	0x0000a1ff
   10f20:	0000a203 	.word	0x0000a203
   10f24:	00007df3 	.word	0x00007df3
   10f28:	000129a5 	.word	0x000129a5
   10f2c:	00012a71 	.word	0x00012a71
   10f30:	3fe00000 	.word	0x3fe00000
   10f34:	00012e95 	.word	0x00012e95
   10f38:	00007e3b 	.word	0x00007e3b
   10f3c:	00007e85 	.word	0x00007e85
   10f40:	00007db1 	.word	0x00007db1
   10f44:	000095d1 	.word	0x000095d1
   10f48:	2000deec 	.word	0x2000deec
   10f4c:	20004308 	.word	0x20004308
				}
			}
			
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
					
				delay_us(1);			
   10f50:	2001      	movs	r0, #1
   10f52:	47b0      	blx	r6
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
   10f54:	9903      	ldr	r1, [sp, #12]
   10f56:	4872      	ldr	r0, [pc, #456]	; (11120 <main+0x4d4>)
   10f58:	47a8      	blx	r5
   10f5a:	280f      	cmp	r0, #15
   10f5c:	d9f8      	bls.n	10f50 <main+0x304>
			loopwarp+= elapsed - RTC1MS;
			
			loopslow++;
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);		
   10f5e:	2101      	movs	r1, #1
   10f60:	4870      	ldr	r0, [pc, #448]	; (11124 <main+0x4d8>)
   10f62:	47c8      	blx	r9
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
   10f64:	2101      	movs	r1, #1
   10f66:	486f      	ldr	r0, [pc, #444]	; (11124 <main+0x4d8>)
   10f68:	47c8      	blx	r9
		if (usb_init_flag == 0){
   10f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   10f6c:	2b00      	cmp	r3, #0
   10f6e:	f43f aead 	beq.w	10ccc <main+0x80>
 		if (grid_sys_get_bank_valid(&grid_sys_state) == 0 && loopcounter%80 == 0){
   10f72:	486b      	ldr	r0, [pc, #428]	; (11120 <main+0x4d4>)
   10f74:	4b6c      	ldr	r3, [pc, #432]	; (11128 <main+0x4dc>)
   10f76:	4798      	blx	r3
   10f78:	b980      	cbnz	r0, 10f9c <main+0x350>
   10f7a:	4b6c      	ldr	r3, [pc, #432]	; (1112c <main+0x4e0>)
   10f7c:	9906      	ldr	r1, [sp, #24]
   10f7e:	460a      	mov	r2, r1
   10f80:	fba3 2302 	umull	r2, r3, r3, r2
   10f84:	099b      	lsrs	r3, r3, #6
   10f86:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   10f8a:	ebb1 1f03 	cmp.w	r1, r3, lsl #4
   10f8e:	d105      	bne.n	10f9c <main+0x350>
			if (grid_sys_state.bank_init_flag == 0)	{
   10f90:	4b63      	ldr	r3, [pc, #396]	; (11120 <main+0x4d4>)
   10f92:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
   10f96:	2b00      	cmp	r3, #0
   10f98:	f43f aebb 	beq.w	10d12 <main+0xc6>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
   10f9c:	4860      	ldr	r0, [pc, #384]	; (11120 <main+0x4d4>)
   10f9e:	4b64      	ldr	r3, [pc, #400]	; (11130 <main+0x4e4>)
   10fa0:	4798      	blx	r3
   10fa2:	9003      	str	r0, [sp, #12]
		if (scheduler_report_flag){
   10fa4:	4b63      	ldr	r3, [pc, #396]	; (11134 <main+0x4e8>)
   10fa6:	785b      	ldrb	r3, [r3, #1]
   10fa8:	2b00      	cmp	r3, #0
   10faa:	f43f aeb9 	beq.w	10d20 <main+0xd4>
			scheduler_report_flag=0;
   10fae:	4b61      	ldr	r3, [pc, #388]	; (11134 <main+0x4e8>)
   10fb0:	705c      	strb	r4, [r3, #1]
   10fb2:	4625      	mov	r5, r4
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
   10fb4:	4e60      	ldr	r6, [pc, #384]	; (11138 <main+0x4ec>)
   10fb6:	b2e9      	uxtb	r1, r5
   10fb8:	485a      	ldr	r0, [pc, #360]	; (11124 <main+0x4d8>)
   10fba:	47b0      	blx	r6
   10fbc:	3501      	adds	r5, #1
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
   10fbe:	2d08      	cmp	r5, #8
   10fc0:	d1f9      	bne.n	10fb6 <main+0x36a>
			grid_task_timer_reset(&grid_task_state);
   10fc2:	4858      	ldr	r0, [pc, #352]	; (11124 <main+0x4d8>)
   10fc4:	4b5d      	ldr	r3, [pc, #372]	; (1113c <main+0x4f0>)
   10fc6:	4798      	blx	r3
			loopwarp = 0;
   10fc8:	9404      	str	r4, [sp, #16]
			loopcounter = 0;
   10fca:	9406      	str	r4, [sp, #24]
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
   10fcc:	2102      	movs	r1, #2
   10fce:	4855      	ldr	r0, [pc, #340]	; (11124 <main+0x4d8>)
   10fd0:	47c8      	blx	r9
		uint8_t midi_rx_buffer[10] = {0};
   10fd2:	940d      	str	r4, [sp, #52]	; 0x34
   10fd4:	940e      	str	r4, [sp, #56]	; 0x38
   10fd6:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
		grid_midi_tx_pop();
   10fda:	4b59      	ldr	r3, [pc, #356]	; (11140 <main+0x4f4>)
   10fdc:	4798      	blx	r3
		audiodf_midi_read(midi_rx_buffer,4);
   10fde:	2104      	movs	r1, #4
   10fe0:	a80d      	add	r0, sp, #52	; 0x34
   10fe2:	4b58      	ldr	r3, [pc, #352]	; (11144 <main+0x4f8>)
   10fe4:	4798      	blx	r3
		cdcdf_acm_read(GRID_PORT_H.rx_double_buffer, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);			
   10fe6:	4d58      	ldr	r5, [pc, #352]	; (11148 <main+0x4fc>)
   10fe8:	f44f 7100 	mov.w	r1, #512	; 0x200
   10fec:	4628      	mov	r0, r5
   10fee:	4b57      	ldr	r3, [pc, #348]	; (1114c <main+0x500>)
   10ff0:	4798      	blx	r3
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
   10ff2:	4628      	mov	r0, r5
   10ff4:	4b56      	ldr	r3, [pc, #344]	; (11150 <main+0x504>)
   10ff6:	4798      	blx	r3
		if (usblength){	
   10ff8:	b283      	uxth	r3, r0
   10ffa:	2b00      	cmp	r3, #0
   10ffc:	f47f ae94 	bne.w	10d28 <main+0xdc>
		if (GRID_PORT_U.rx_double_buffer_status == 0){
   11000:	f8da 3020 	ldr.w	r3, [sl, #32]
   11004:	2b00      	cmp	r3, #0
   11006:	f43f aea8 	beq.w	10d5a <main+0x10e>
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
   1100a:	4952      	ldr	r1, [pc, #328]	; (11154 <main+0x508>)
   1100c:	4852      	ldr	r0, [pc, #328]	; (11158 <main+0x50c>)
   1100e:	4b53      	ldr	r3, [pc, #332]	; (1115c <main+0x510>)
   11010:	4798      	blx	r3
   11012:	2800      	cmp	r0, #0
   11014:	f47f aead 	bne.w	10d72 <main+0x126>
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
   11018:	f8da 3020 	ldr.w	r3, [sl, #32]
		if (nvmlength){
   1101c:	2b00      	cmp	r3, #0
   1101e:	f47f aead 	bne.w	10d7c <main+0x130>
			for(uint32_t i=0; i<usblength; i++){
   11022:	2300      	movs	r3, #0
			GRID_PORT_U.rx_double_buffer[i] = 0;
   11024:	f241 31b4 	movw	r1, #5044	; 0x13b4
   11028:	eb0a 0203 	add.w	r2, sl, r3
   1102c:	5454      	strb	r4, [r2, r1]
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
   1102e:	3301      	adds	r3, #1
   11030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   11034:	d1f8      	bne.n	11028 <main+0x3dc>
		grid_port_receive_task(&GRID_PORT_N);
   11036:	f8df 8164 	ldr.w	r8, [pc, #356]	; 1119c <main+0x550>
   1103a:	4640      	mov	r0, r8
   1103c:	4d48      	ldr	r5, [pc, #288]	; (11160 <main+0x514>)
   1103e:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_E);
   11040:	4f48      	ldr	r7, [pc, #288]	; (11164 <main+0x518>)
   11042:	4638      	mov	r0, r7
   11044:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_S);
   11046:	4e48      	ldr	r6, [pc, #288]	; (11168 <main+0x51c>)
   11048:	4630      	mov	r0, r6
   1104a:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_W);							
   1104c:	4847      	ldr	r0, [pc, #284]	; (1116c <main+0x520>)
   1104e:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_REPORT);
   11050:	2103      	movs	r1, #3
   11052:	4834      	ldr	r0, [pc, #208]	; (11124 <main+0x4d8>)
   11054:	47c8      	blx	r9
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
   11056:	4650      	mov	r0, sl
   11058:	4b45      	ldr	r3, [pc, #276]	; (11170 <main+0x524>)
   1105a:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_INBOUND);	
   1105c:	2104      	movs	r1, #4
   1105e:	4831      	ldr	r0, [pc, #196]	; (11124 <main+0x4d8>)
   11060:	47c8      	blx	r9
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
   11062:	2101      	movs	r1, #1
   11064:	4650      	mov	r0, sl
   11066:	4d43      	ldr	r5, [pc, #268]	; (11174 <main+0x528>)
   11068:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_N, 0);		
   1106a:	4621      	mov	r1, r4
   1106c:	4640      	mov	r0, r8
   1106e:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_E, 0);		
   11070:	4621      	mov	r1, r4
   11072:	4638      	mov	r0, r7
   11074:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_S, 0);
   11076:	4621      	mov	r1, r4
   11078:	4630      	mov	r0, r6
   1107a:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_W, 0);
   1107c:	4621      	mov	r1, r4
   1107e:	483b      	ldr	r0, [pc, #236]	; (1116c <main+0x520>)
   11080:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_H, 0);	// USB	
   11082:	4621      	mov	r1, r4
   11084:	4658      	mov	r0, fp
   11086:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_OUTBOUND);
   11088:	2105      	movs	r1, #5
   1108a:	4826      	ldr	r0, [pc, #152]	; (11124 <main+0x4d8>)
   1108c:	47c8      	blx	r9
		grid_port_process_outbound_usart(&GRID_PORT_N);
   1108e:	4640      	mov	r0, r8
   11090:	4d39      	ldr	r5, [pc, #228]	; (11178 <main+0x52c>)
   11092:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_E);
   11094:	4638      	mov	r0, r7
   11096:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_S);
   11098:	4630      	mov	r0, r6
   1109a:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_W);
   1109c:	4833      	ldr	r0, [pc, #204]	; (1116c <main+0x520>)
   1109e:	47a8      	blx	r5
		grid_port_process_outbound_usb(&GRID_PORT_H);
   110a0:	4658      	mov	r0, fp
   110a2:	4b36      	ldr	r3, [pc, #216]	; (1117c <main+0x530>)
   110a4:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
   110a6:	4650      	mov	r0, sl
   110a8:	4b35      	ldr	r3, [pc, #212]	; (11180 <main+0x534>)
   110aa:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
   110ac:	2107      	movs	r1, #7
   110ae:	481d      	ldr	r0, [pc, #116]	; (11124 <main+0x4d8>)
   110b0:	47c8      	blx	r9
		if (grid_sys_state.alert_state){
   110b2:	4b1b      	ldr	r3, [pc, #108]	; (11120 <main+0x4d4>)
   110b4:	895b      	ldrh	r3, [r3, #10]
   110b6:	b29b      	uxth	r3, r3
   110b8:	2b00      	cmp	r3, #0
   110ba:	f47f ae6b 	bne.w	10d94 <main+0x148>
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
   110be:	2106      	movs	r1, #6
   110c0:	4818      	ldr	r0, [pc, #96]	; (11124 <main+0x4d8>)
   110c2:	47c8      	blx	r9
		grid_led_tick(&grid_led_state);
   110c4:	4d2f      	ldr	r5, [pc, #188]	; (11184 <main+0x538>)
   110c6:	4628      	mov	r0, r5
   110c8:	4b2f      	ldr	r3, [pc, #188]	; (11188 <main+0x53c>)
   110ca:	4798      	blx	r3
			grid_led_lowlevel_render_all(&grid_led_state);	
   110cc:	4628      	mov	r0, r5
   110ce:	4b2f      	ldr	r3, [pc, #188]	; (1118c <main+0x540>)
   110d0:	4798      	blx	r3
			grid_led_lowlevel_hardware_start_transfer(&grid_led_state);
   110d2:	4628      	mov	r0, r5
   110d4:	4b2e      	ldr	r3, [pc, #184]	; (11190 <main+0x544>)
   110d6:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_IDLE);
   110d8:	4621      	mov	r1, r4
   110da:	4812      	ldr	r0, [pc, #72]	; (11124 <main+0x4d8>)
   110dc:	47c8      	blx	r9
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
   110de:	9d03      	ldr	r5, [sp, #12]
   110e0:	4629      	mov	r1, r5
   110e2:	480f      	ldr	r0, [pc, #60]	; (11120 <main+0x4d4>)
   110e4:	4b2b      	ldr	r3, [pc, #172]	; (11194 <main+0x548>)
   110e6:	4798      	blx	r3
		if (elapsed < RTC1MS){
   110e8:	280f      	cmp	r0, #15
   110ea:	d814      	bhi.n	11116 <main+0x4ca>
			if (loopwarp>5){
   110ec:	9904      	ldr	r1, [sp, #16]
   110ee:	2905      	cmp	r1, #5
   110f0:	d90e      	bls.n	11110 <main+0x4c4>
				if (RTC1MS - elapsed > 0){
   110f2:	2810      	cmp	r0, #16
   110f4:	d00c      	beq.n	11110 <main+0x4c4>
					if ((RTC1MS - elapsed)<loopwarp){				
   110f6:	f1c0 0310 	rsb	r3, r0, #16
   110fa:	4299      	cmp	r1, r3
   110fc:	f67f aebc 	bls.w	10e78 <main+0x22c>
   11100:	f1a1 0310 	sub.w	r3, r1, #16
						loopwarp-=(RTC1MS - elapsed);
   11104:	4403      	add	r3, r0
   11106:	9304      	str	r3, [sp, #16]
   11108:	f1a5 0310 	sub.w	r3, r5, #16
						loopstart-=(RTC1MS - elapsed);
   1110c:	4403      	add	r3, r0
   1110e:	9303      	str	r3, [sp, #12]
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
   11110:	4d20      	ldr	r5, [pc, #128]	; (11194 <main+0x548>)
				delay_us(1);			
   11112:	4e21      	ldr	r6, [pc, #132]	; (11198 <main+0x54c>)
   11114:	e71e      	b.n	10f54 <main+0x308>
   11116:	9b04      	ldr	r3, [sp, #16]
   11118:	3b10      	subs	r3, #16
			loopwarp+= elapsed - RTC1MS;
   1111a:	18c3      	adds	r3, r0, r3
   1111c:	9304      	str	r3, [sp, #16]
   1111e:	e71e      	b.n	10f5e <main+0x312>
   11120:	20007260 	.word	0x20007260
   11124:	20007b78 	.word	0x20007b78
   11128:	0000a08f 	.word	0x0000a08f
   1112c:	cccccccd 	.word	0xcccccccd
   11130:	0000a16d 	.word	0x0000a16d
   11134:	20000ef4 	.word	0x20000ef4
   11138:	000095f7 	.word	0x000095f7
   1113c:	000095e7 	.word	0x000095e7
   11140:	0000bf6d 	.word	0x0000bf6d
   11144:	00011d5d 	.word	0x00011d5d
   11148:	2000f2a0 	.word	0x2000f2a0
   1114c:	0001151d 	.word	0x0001151d
   11150:	00013455 	.word	0x00013455
   11154:	20007254 	.word	0x20007254
   11158:	20007310 	.word	0x20007310
   1115c:	00005d0b 	.word	0x00005d0b
   11160:	0000679d 	.word	0x0000679d
   11164:	20010f38 	.word	0x20010f38
   11168:	2000af9c 	.word	0x2000af9c
   1116c:	20007b9c 	.word	0x20007b9c
   11170:	0000ac29 	.word	0x0000ac29
   11174:	00006cc5 	.word	0x00006cc5
   11178:	00007cb1 	.word	0x00007cb1
   1117c:	00006e9d 	.word	0x00006e9d
   11180:	000070f5 	.word	0x000070f5
   11184:	20013efc 	.word	0x20013efc
   11188:	00007db5 	.word	0x00007db5
   1118c:	00008261 	.word	0x00008261
   11190:	00008285 	.word	0x00008285
   11194:	0000a171 	.word	0x0000a171
   11198:	0000c239 	.word	0x0000c239
   1119c:	200013a8 	.word	0x200013a8

000111a0 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
   111a0:	b940      	cbnz	r0, 111b4 <_read+0x14>
{
   111a2:	b508      	push	{r3, lr}
   111a4:	460b      	mov	r3, r1
   111a6:	4611      	mov	r1, r2
   111a8:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
   111aa:	4b04      	ldr	r3, [pc, #16]	; (111bc <_read+0x1c>)
   111ac:	4798      	blx	r3
   111ae:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   111b2:	bd08      	pop	{r3, pc}
		return -1;
   111b4:	f04f 30ff 	mov.w	r0, #4294967295
   111b8:	4770      	bx	lr
   111ba:	bf00      	nop
   111bc:	00011211 	.word	0x00011211

000111c0 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
   111c0:	3801      	subs	r0, #1
   111c2:	2802      	cmp	r0, #2
   111c4:	d808      	bhi.n	111d8 <_write+0x18>
{
   111c6:	b508      	push	{r3, lr}
   111c8:	460b      	mov	r3, r1
   111ca:	4611      	mov	r1, r2
   111cc:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
   111ce:	4b04      	ldr	r3, [pc, #16]	; (111e0 <_write+0x20>)
   111d0:	4798      	blx	r3
   111d2:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
   111d6:	bd08      	pop	{r3, pc}
		return -1;
   111d8:	f04f 30ff 	mov.w	r0, #4294967295
   111dc:	4770      	bx	lr
   111de:	bf00      	nop
   111e0:	00011235 	.word	0x00011235

000111e4 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
   111e4:	b570      	push	{r4, r5, r6, lr}
   111e6:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
   111e8:	4d06      	ldr	r5, [pc, #24]	; (11204 <stdio_io_init+0x20>)
   111ea:	682b      	ldr	r3, [r5, #0]
   111ec:	2100      	movs	r1, #0
   111ee:	6898      	ldr	r0, [r3, #8]
   111f0:	4c05      	ldr	r4, [pc, #20]	; (11208 <stdio_io_init+0x24>)
   111f2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   111f4:	682b      	ldr	r3, [r5, #0]
   111f6:	2100      	movs	r1, #0
   111f8:	6858      	ldr	r0, [r3, #4]
   111fa:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
   111fc:	4b03      	ldr	r3, [pc, #12]	; (1120c <stdio_io_init+0x28>)
   111fe:	601e      	str	r6, [r3, #0]
   11200:	bd70      	pop	{r4, r5, r6, pc}
   11202:	bf00      	nop
   11204:	20000548 	.word	0x20000548
   11208:	00013239 	.word	0x00013239
   1120c:	20000f4c 	.word	0x20000f4c

00011210 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
   11210:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
   11212:	4b06      	ldr	r3, [pc, #24]	; (1122c <stdio_io_read+0x1c>)
   11214:	681b      	ldr	r3, [r3, #0]
   11216:	b133      	cbz	r3, 11226 <stdio_io_read+0x16>
   11218:	460a      	mov	r2, r1
   1121a:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
   1121c:	b292      	uxth	r2, r2
   1121e:	4618      	mov	r0, r3
   11220:	4b03      	ldr	r3, [pc, #12]	; (11230 <stdio_io_read+0x20>)
   11222:	4798      	blx	r3
   11224:	bd08      	pop	{r3, pc}
		return 0;
   11226:	2000      	movs	r0, #0
}
   11228:	bd08      	pop	{r3, pc}
   1122a:	bf00      	nop
   1122c:	20000f4c 	.word	0x20000f4c
   11230:	0000c4d1 	.word	0x0000c4d1

00011234 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
   11234:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
   11236:	4b06      	ldr	r3, [pc, #24]	; (11250 <stdio_io_write+0x1c>)
   11238:	681b      	ldr	r3, [r3, #0]
   1123a:	b133      	cbz	r3, 1124a <stdio_io_write+0x16>
   1123c:	460a      	mov	r2, r1
   1123e:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
   11240:	b292      	uxth	r2, r2
   11242:	4618      	mov	r0, r3
   11244:	4b03      	ldr	r3, [pc, #12]	; (11254 <stdio_io_write+0x20>)
   11246:	4798      	blx	r3
   11248:	bd08      	pop	{r3, pc}
		return 0;
   1124a:	2000      	movs	r0, #0
}
   1124c:	bd08      	pop	{r3, pc}
   1124e:	bf00      	nop
   11250:	20000f4c 	.word	0x20000f4c
   11254:	0000c4c9 	.word	0x0000c4c9

00011258 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
   11258:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
   1125a:	4c04      	ldr	r4, [pc, #16]	; (1126c <stdio_redirect_init+0x14>)
   1125c:	4620      	mov	r0, r4
   1125e:	4b04      	ldr	r3, [pc, #16]	; (11270 <stdio_redirect_init+0x18>)
   11260:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
   11262:	4620      	mov	r0, r4
   11264:	4b03      	ldr	r3, [pc, #12]	; (11274 <stdio_redirect_init+0x1c>)
   11266:	4798      	blx	r3
   11268:	bd10      	pop	{r4, pc}
   1126a:	bf00      	nop
   1126c:	20001148 	.word	0x20001148
   11270:	0000cc5d 	.word	0x0000cc5d
   11274:	000111e5 	.word	0x000111e5

00011278 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   11278:	b5f0      	push	{r4, r5, r6, r7, lr}
   1127a:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   1127c:	780b      	ldrb	r3, [r1, #0]
   1127e:	f3c3 1441 	ubfx	r4, r3, #5, #2
   11282:	2c01      	cmp	r4, #1
   11284:	d15e      	bne.n	11344 <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
   11286:	888c      	ldrh	r4, [r1, #4]
   11288:	4d35      	ldr	r5, [pc, #212]	; (11360 <cdcdf_acm_req+0xe8>)
   1128a:	782d      	ldrb	r5, [r5, #0]
   1128c:	42a5      	cmp	r5, r4
   1128e:	d003      	beq.n	11298 <cdcdf_acm_req+0x20>
   11290:	4d33      	ldr	r5, [pc, #204]	; (11360 <cdcdf_acm_req+0xe8>)
   11292:	786d      	ldrb	r5, [r5, #1]
   11294:	42a5      	cmp	r5, r4
   11296:	d158      	bne.n	1134a <cdcdf_acm_req+0xd2>
   11298:	4616      	mov	r6, r2
   1129a:	460c      	mov	r4, r1
   1129c:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
   1129e:	f013 0f80 	tst.w	r3, #128	; 0x80
   112a2:	d10c      	bne.n	112be <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
   112a4:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
   112a6:	4b2f      	ldr	r3, [pc, #188]	; (11364 <cdcdf_acm_req+0xec>)
   112a8:	4798      	blx	r3
   112aa:	4601      	mov	r1, r0
	switch (req->bRequest) {
   112ac:	7863      	ldrb	r3, [r4, #1]
   112ae:	2b20      	cmp	r3, #32
   112b0:	d013      	beq.n	112da <cdcdf_acm_req+0x62>
   112b2:	2b22      	cmp	r3, #34	; 0x22
   112b4:	d032      	beq.n	1131c <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
   112b6:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
   112ba:	b003      	add	sp, #12
   112bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
   112be:	2a01      	cmp	r2, #1
   112c0:	d046      	beq.n	11350 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
   112c2:	784b      	ldrb	r3, [r1, #1]
   112c4:	2b21      	cmp	r3, #33	; 0x21
   112c6:	d145      	bne.n	11354 <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
   112c8:	88cb      	ldrh	r3, [r1, #6]
   112ca:	2b07      	cmp	r3, #7
   112cc:	d145      	bne.n	1135a <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
   112ce:	2300      	movs	r3, #0
   112d0:	2207      	movs	r2, #7
   112d2:	4925      	ldr	r1, [pc, #148]	; (11368 <cdcdf_acm_req+0xf0>)
   112d4:	4c25      	ldr	r4, [pc, #148]	; (1136c <cdcdf_acm_req+0xf4>)
   112d6:	47a0      	blx	r4
   112d8:	e7ef      	b.n	112ba <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
   112da:	2f07      	cmp	r7, #7
   112dc:	d12b      	bne.n	11336 <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
   112de:	b1be      	cbz	r6, 11310 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
   112e0:	6800      	ldr	r0, [r0, #0]
   112e2:	9000      	str	r0, [sp, #0]
   112e4:	888a      	ldrh	r2, [r1, #4]
   112e6:	798b      	ldrb	r3, [r1, #6]
   112e8:	f8ad 2004 	strh.w	r2, [sp, #4]
   112ec:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
   112f0:	4b1b      	ldr	r3, [pc, #108]	; (11360 <cdcdf_acm_req+0xe8>)
   112f2:	691b      	ldr	r3, [r3, #16]
   112f4:	b113      	cbz	r3, 112fc <cdcdf_acm_req+0x84>
   112f6:	4668      	mov	r0, sp
   112f8:	4798      	blx	r3
   112fa:	b1f8      	cbz	r0, 1133c <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
   112fc:	4b18      	ldr	r3, [pc, #96]	; (11360 <cdcdf_acm_req+0xe8>)
   112fe:	aa02      	add	r2, sp, #8
   11300:	e912 0003 	ldmdb	r2, {r0, r1}
   11304:	6098      	str	r0, [r3, #8]
   11306:	8199      	strh	r1, [r3, #12]
   11308:	0c09      	lsrs	r1, r1, #16
   1130a:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
   1130c:	2000      	movs	r0, #0
   1130e:	e7d4      	b.n	112ba <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
   11310:	2300      	movs	r3, #0
   11312:	2207      	movs	r2, #7
   11314:	4628      	mov	r0, r5
   11316:	4c15      	ldr	r4, [pc, #84]	; (1136c <cdcdf_acm_req+0xf4>)
   11318:	47a0      	blx	r4
   1131a:	e7ce      	b.n	112ba <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
   1131c:	2300      	movs	r3, #0
   1131e:	461a      	mov	r2, r3
   11320:	4619      	mov	r1, r3
   11322:	4618      	mov	r0, r3
   11324:	4d11      	ldr	r5, [pc, #68]	; (1136c <cdcdf_acm_req+0xf4>)
   11326:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
   11328:	4b0d      	ldr	r3, [pc, #52]	; (11360 <cdcdf_acm_req+0xe8>)
   1132a:	695b      	ldr	r3, [r3, #20]
   1132c:	b143      	cbz	r3, 11340 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
   1132e:	8860      	ldrh	r0, [r4, #2]
   11330:	4798      	blx	r3
		return ERR_NONE;
   11332:	2000      	movs	r0, #0
   11334:	e7c1      	b.n	112ba <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
   11336:	f04f 30ff 	mov.w	r0, #4294967295
   1133a:	e7be      	b.n	112ba <cdcdf_acm_req+0x42>
			return ERR_NONE;
   1133c:	2000      	movs	r0, #0
   1133e:	e7bc      	b.n	112ba <cdcdf_acm_req+0x42>
		return ERR_NONE;
   11340:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
   11342:	e7ba      	b.n	112ba <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
   11344:	f06f 0009 	mvn.w	r0, #9
   11348:	e7b7      	b.n	112ba <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
   1134a:	f06f 0009 	mvn.w	r0, #9
   1134e:	e7b4      	b.n	112ba <cdcdf_acm_req+0x42>
		return ERR_NONE;
   11350:	2000      	movs	r0, #0
   11352:	e7b2      	b.n	112ba <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
   11354:	f06f 000c 	mvn.w	r0, #12
   11358:	e7af      	b.n	112ba <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
   1135a:	f04f 30ff 	mov.w	r0, #4294967295
   1135e:	e7ac      	b.n	112ba <cdcdf_acm_req+0x42>
   11360:	20000f50 	.word	0x20000f50
   11364:	00012455 	.word	0x00012455
   11368:	20000f58 	.word	0x20000f58
   1136c:	00011f49 	.word	0x00011f49

00011370 <cdcdf_acm_ctrl>:
{
   11370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11374:	b083      	sub	sp, #12
   11376:	4616      	mov	r6, r2
	switch (ctrl) {
   11378:	2901      	cmp	r1, #1
   1137a:	d066      	beq.n	1144a <cdcdf_acm_ctrl+0xda>
   1137c:	b141      	cbz	r1, 11390 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
   1137e:	2902      	cmp	r1, #2
   11380:	bf0c      	ite	eq
   11382:	f06f 001a 	mvneq.w	r0, #26
   11386:	f06f 000c 	mvnne.w	r0, #12
}
   1138a:	b003      	add	sp, #12
   1138c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
   11390:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
   11394:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
   11396:	2800      	cmp	r0, #0
   11398:	f000 8085 	beq.w	114a6 <cdcdf_acm_ctrl+0x136>
   1139c:	f10a 3bff 	add.w	fp, sl, #4294967295
   113a0:	f10a 0301 	add.w	r3, sl, #1
   113a4:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   113a6:	4f46      	ldr	r7, [pc, #280]	; (114c0 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
   113a8:	f8df 9124 	ldr.w	r9, [pc, #292]	; 114d0 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   113ac:	f8df 8124 	ldr.w	r8, [pc, #292]	; 114d4 <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
   113b0:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
   113b2:	7943      	ldrb	r3, [r0, #5]
   113b4:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
   113b8:	2b02      	cmp	r3, #2
   113ba:	d002      	beq.n	113c2 <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
   113bc:	f06f 0009 	mvn.w	r0, #9
   113c0:	e7e3      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
   113c2:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
   113c6:	f89b 3000 	ldrb.w	r3, [fp]
   113ca:	429a      	cmp	r2, r3
   113cc:	d06e      	beq.n	114ac <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
   113ce:	2bff      	cmp	r3, #255	; 0xff
   113d0:	d16f      	bne.n	114b2 <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
   113d2:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
   113d6:	2205      	movs	r2, #5
   113d8:	6871      	ldr	r1, [r6, #4]
   113da:	4b3a      	ldr	r3, [pc, #232]	; (114c4 <cdcdf_acm_ctrl+0x154>)
   113dc:	4798      	blx	r3
		while (NULL != ep) {
   113de:	4604      	mov	r4, r0
   113e0:	b1f8      	cbz	r0, 11422 <cdcdf_acm_ctrl+0xb2>
   113e2:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
   113e6:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
   113e8:	7963      	ldrb	r3, [r4, #5]
   113ea:	7922      	ldrb	r2, [r4, #4]
   113ec:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   113f0:	b292      	uxth	r2, r2
   113f2:	78e1      	ldrb	r1, [r4, #3]
   113f4:	4628      	mov	r0, r5
   113f6:	47b8      	blx	r7
   113f8:	2800      	cmp	r0, #0
   113fa:	d15d      	bne.n	114b8 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   113fc:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
   11400:	bf14      	ite	ne
   11402:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
   11406:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
   1140a:	4628      	mov	r0, r5
   1140c:	47c8      	blx	r9
			desc->sod = ep;
   1140e:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
   11410:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   11412:	6871      	ldr	r1, [r6, #4]
   11414:	4420      	add	r0, r4
   11416:	47c0      	blx	r8
		while (NULL != ep) {
   11418:	4604      	mov	r4, r0
   1141a:	2800      	cmp	r0, #0
   1141c:	d1e3      	bne.n	113e6 <cdcdf_acm_ctrl+0x76>
   1141e:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
   11422:	6833      	ldr	r3, [r6, #0]
   11424:	7818      	ldrb	r0, [r3, #0]
   11426:	2204      	movs	r2, #4
   11428:	6871      	ldr	r1, [r6, #4]
   1142a:	4418      	add	r0, r3
   1142c:	4b25      	ldr	r3, [pc, #148]	; (114c4 <cdcdf_acm_ctrl+0x154>)
   1142e:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
   11430:	9b00      	ldr	r3, [sp, #0]
   11432:	459b      	cmp	fp, r3
   11434:	d004      	beq.n	11440 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
   11436:	2800      	cmp	r0, #0
   11438:	d1ba      	bne.n	113b0 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
   1143a:	f06f 0009 	mvn.w	r0, #9
   1143e:	e7a4      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
   11440:	2201      	movs	r2, #1
   11442:	4b21      	ldr	r3, [pc, #132]	; (114c8 <cdcdf_acm_ctrl+0x158>)
   11444:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
   11446:	2000      	movs	r0, #0
   11448:	e79f      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
   1144a:	6884      	ldr	r4, [r0, #8]
	if (desc) {
   1144c:	b142      	cbz	r2, 11460 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
   1144e:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
   11450:	795b      	ldrb	r3, [r3, #5]
   11452:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
   11456:	2b02      	cmp	r3, #2
   11458:	d002      	beq.n	11460 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
   1145a:	f06f 0009 	mvn.w	r0, #9
   1145e:	e794      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
   11460:	7823      	ldrb	r3, [r4, #0]
   11462:	2bff      	cmp	r3, #255	; 0xff
   11464:	d008      	beq.n	11478 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
   11466:	23ff      	movs	r3, #255	; 0xff
   11468:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
   1146a:	78a0      	ldrb	r0, [r4, #2]
   1146c:	4298      	cmp	r0, r3
   1146e:	d003      	beq.n	11478 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
   11470:	4b16      	ldr	r3, [pc, #88]	; (114cc <cdcdf_acm_ctrl+0x15c>)
   11472:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
   11474:	23ff      	movs	r3, #255	; 0xff
   11476:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
   11478:	7863      	ldrb	r3, [r4, #1]
   1147a:	2bff      	cmp	r3, #255	; 0xff
   1147c:	d008      	beq.n	11490 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
   1147e:	23ff      	movs	r3, #255	; 0xff
   11480:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
   11482:	78e0      	ldrb	r0, [r4, #3]
   11484:	4298      	cmp	r0, r3
   11486:	d003      	beq.n	11490 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
   11488:	4b10      	ldr	r3, [pc, #64]	; (114cc <cdcdf_acm_ctrl+0x15c>)
   1148a:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
   1148c:	23ff      	movs	r3, #255	; 0xff
   1148e:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
   11490:	7920      	ldrb	r0, [r4, #4]
   11492:	28ff      	cmp	r0, #255	; 0xff
   11494:	d003      	beq.n	1149e <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
   11496:	4b0d      	ldr	r3, [pc, #52]	; (114cc <cdcdf_acm_ctrl+0x15c>)
   11498:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
   1149a:	23ff      	movs	r3, #255	; 0xff
   1149c:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
   1149e:	2000      	movs	r0, #0
   114a0:	4b09      	ldr	r3, [pc, #36]	; (114c8 <cdcdf_acm_ctrl+0x158>)
   114a2:	7158      	strb	r0, [r3, #5]
   114a4:	e771      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
   114a6:	f06f 0009 	mvn.w	r0, #9
   114aa:	e76e      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
   114ac:	f06f 0011 	mvn.w	r0, #17
   114b0:	e76b      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
   114b2:	f06f 001b 	mvn.w	r0, #27
   114b6:	e768      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
   114b8:	f06f 0013 	mvn.w	r0, #19
   114bc:	e765      	b.n	1138a <cdcdf_acm_ctrl+0x1a>
   114be:	bf00      	nop
   114c0:	0000cf65 	.word	0x0000cf65
   114c4:	00012475 	.word	0x00012475
   114c8:	20000f50 	.word	0x20000f50
   114cc:	0000cfcd 	.word	0x0000cfcd
   114d0:	0000cff9 	.word	0x0000cff9
   114d4:	000124af 	.word	0x000124af

000114d8 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
   114d8:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
   114da:	4b0a      	ldr	r3, [pc, #40]	; (11504 <cdcdf_acm_init+0x2c>)
   114dc:	4798      	blx	r3
   114de:	2801      	cmp	r0, #1
   114e0:	d80c      	bhi.n	114fc <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
   114e2:	4809      	ldr	r0, [pc, #36]	; (11508 <cdcdf_acm_init+0x30>)
   114e4:	4b09      	ldr	r3, [pc, #36]	; (1150c <cdcdf_acm_init+0x34>)
   114e6:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
   114e8:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
   114ea:	3018      	adds	r0, #24
   114ec:	4b08      	ldr	r3, [pc, #32]	; (11510 <cdcdf_acm_init+0x38>)
   114ee:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
   114f0:	4908      	ldr	r1, [pc, #32]	; (11514 <cdcdf_acm_init+0x3c>)
   114f2:	2001      	movs	r0, #1
   114f4:	4b08      	ldr	r3, [pc, #32]	; (11518 <cdcdf_acm_init+0x40>)
   114f6:	4798      	blx	r3
	return ERR_NONE;
   114f8:	2000      	movs	r0, #0
   114fa:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   114fc:	f06f 0010 	mvn.w	r0, #16
}
   11500:	bd08      	pop	{r3, pc}
   11502:	bf00      	nop
   11504:	00012461 	.word	0x00012461
   11508:	20000f50 	.word	0x20000f50
   1150c:	00011371 	.word	0x00011371
   11510:	00012401 	.word	0x00012401
   11514:	20000388 	.word	0x20000388
   11518:	00012385 	.word	0x00012385

0001151c <cdcdf_acm_read>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
   1151c:	4b07      	ldr	r3, [pc, #28]	; (1153c <cdcdf_acm_read+0x20>)
	if (!cdcdf_acm_is_enabled()) {
   1151e:	795b      	ldrb	r3, [r3, #5]
   11520:	b143      	cbz	r3, 11534 <cdcdf_acm_read+0x18>
{
   11522:	b510      	push	{r4, lr}
   11524:	460a      	mov	r2, r1
   11526:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
   11528:	2300      	movs	r3, #0
   1152a:	4804      	ldr	r0, [pc, #16]	; (1153c <cdcdf_acm_read+0x20>)
   1152c:	7900      	ldrb	r0, [r0, #4]
   1152e:	4c04      	ldr	r4, [pc, #16]	; (11540 <cdcdf_acm_read+0x24>)
   11530:	47a0      	blx	r4
   11532:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
   11534:	f06f 0010 	mvn.w	r0, #16
   11538:	4770      	bx	lr
   1153a:	bf00      	nop
   1153c:	20000f50 	.word	0x20000f50
   11540:	00011f49 	.word	0x00011f49

00011544 <cdcdf_acm_write>:
	return _cdcdf_acm_funcd.enabled;
   11544:	4b07      	ldr	r3, [pc, #28]	; (11564 <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
   11546:	795b      	ldrb	r3, [r3, #5]
   11548:	b143      	cbz	r3, 1155c <cdcdf_acm_write+0x18>
{
   1154a:	b510      	push	{r4, lr}
   1154c:	460a      	mov	r2, r1
   1154e:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
   11550:	2301      	movs	r3, #1
   11552:	4804      	ldr	r0, [pc, #16]	; (11564 <cdcdf_acm_write+0x20>)
   11554:	78c0      	ldrb	r0, [r0, #3]
   11556:	4c04      	ldr	r4, [pc, #16]	; (11568 <cdcdf_acm_write+0x24>)
   11558:	47a0      	blx	r4
   1155a:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
   1155c:	f06f 0010 	mvn.w	r0, #16
   11560:	4770      	bx	lr
   11562:	bf00      	nop
   11564:	20000f50 	.word	0x20000f50
   11568:	00011f49 	.word	0x00011f49

0001156c <cdcdf_acm_register_callback>:
{
   1156c:	b508      	push	{r3, lr}
	switch (cb_type) {
   1156e:	2803      	cmp	r0, #3
   11570:	d81b      	bhi.n	115aa <cdcdf_acm_register_callback+0x3e>
   11572:	e8df f000 	tbb	[pc, r0]
   11576:	0a02      	.short	0x0a02
   11578:	1612      	.short	0x1612
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
   1157a:	460a      	mov	r2, r1
   1157c:	2102      	movs	r1, #2
   1157e:	4b0c      	ldr	r3, [pc, #48]	; (115b0 <cdcdf_acm_register_callback+0x44>)
   11580:	7918      	ldrb	r0, [r3, #4]
   11582:	4b0c      	ldr	r3, [pc, #48]	; (115b4 <cdcdf_acm_register_callback+0x48>)
   11584:	4798      	blx	r3
	return ERR_NONE;
   11586:	2000      	movs	r0, #0
		break;
   11588:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
   1158a:	460a      	mov	r2, r1
   1158c:	2102      	movs	r1, #2
   1158e:	4b08      	ldr	r3, [pc, #32]	; (115b0 <cdcdf_acm_register_callback+0x44>)
   11590:	78d8      	ldrb	r0, [r3, #3]
   11592:	4b08      	ldr	r3, [pc, #32]	; (115b4 <cdcdf_acm_register_callback+0x48>)
   11594:	4798      	blx	r3
	return ERR_NONE;
   11596:	2000      	movs	r0, #0
		break;
   11598:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
   1159a:	4b05      	ldr	r3, [pc, #20]	; (115b0 <cdcdf_acm_register_callback+0x44>)
   1159c:	6119      	str	r1, [r3, #16]
	return ERR_NONE;
   1159e:	2000      	movs	r0, #0
		break;
   115a0:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
   115a2:	4b03      	ldr	r3, [pc, #12]	; (115b0 <cdcdf_acm_register_callback+0x44>)
   115a4:	6159      	str	r1, [r3, #20]
	return ERR_NONE;
   115a6:	2000      	movs	r0, #0
		break;
   115a8:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
   115aa:	f06f 000c 	mvn.w	r0, #12
}
   115ae:	bd08      	pop	{r3, pc}
   115b0:	20000f50 	.word	0x20000f50
   115b4:	0000d245 	.word	0x0000d245

000115b8 <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   115b8:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
   115ba:	780b      	ldrb	r3, [r1, #0]
   115bc:	2b81      	cmp	r3, #129	; 0x81
   115be:	d010      	beq.n	115e2 <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   115c0:	f3c3 1341 	ubfx	r3, r3, #5, #2
   115c4:	2b01      	cmp	r3, #1
   115c6:	d13f      	bne.n	11648 <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
   115c8:	888a      	ldrh	r2, [r1, #4]
   115ca:	4b22      	ldr	r3, [pc, #136]	; (11654 <hid_keyboard_req+0x9c>)
   115cc:	7b1b      	ldrb	r3, [r3, #12]
   115ce:	429a      	cmp	r2, r3
   115d0:	d13d      	bne.n	1164e <hid_keyboard_req+0x96>
			switch (req->bRequest) {
   115d2:	784b      	ldrb	r3, [r1, #1]
   115d4:	2b03      	cmp	r3, #3
   115d6:	d028      	beq.n	1162a <hid_keyboard_req+0x72>
   115d8:	2b0b      	cmp	r3, #11
   115da:	d02c      	beq.n	11636 <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
   115dc:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
   115e0:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
   115e2:	784b      	ldrb	r3, [r1, #1]
   115e4:	2b06      	cmp	r3, #6
   115e6:	d002      	beq.n	115ee <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
   115e8:	f06f 0009 	mvn.w	r0, #9
   115ec:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
   115ee:	888a      	ldrh	r2, [r1, #4]
   115f0:	4b18      	ldr	r3, [pc, #96]	; (11654 <hid_keyboard_req+0x9c>)
   115f2:	7b1b      	ldrb	r3, [r3, #12]
   115f4:	429a      	cmp	r2, r3
   115f6:	d002      	beq.n	115fe <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
   115f8:	f06f 0009 	mvn.w	r0, #9
   115fc:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
   115fe:	884b      	ldrh	r3, [r1, #2]
   11600:	0a1b      	lsrs	r3, r3, #8
   11602:	2b21      	cmp	r3, #33	; 0x21
   11604:	d004      	beq.n	11610 <hid_keyboard_req+0x58>
   11606:	2b22      	cmp	r3, #34	; 0x22
   11608:	d009      	beq.n	1161e <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
   1160a:	f06f 000c 	mvn.w	r0, #12
   1160e:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
   11610:	4b10      	ldr	r3, [pc, #64]	; (11654 <hid_keyboard_req+0x9c>)
   11612:	6819      	ldr	r1, [r3, #0]
   11614:	2300      	movs	r3, #0
   11616:	780a      	ldrb	r2, [r1, #0]
   11618:	4c0f      	ldr	r4, [pc, #60]	; (11658 <hid_keyboard_req+0xa0>)
   1161a:	47a0      	blx	r4
   1161c:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
   1161e:	2300      	movs	r3, #0
   11620:	223b      	movs	r2, #59	; 0x3b
   11622:	490e      	ldr	r1, [pc, #56]	; (1165c <hid_keyboard_req+0xa4>)
   11624:	4c0c      	ldr	r4, [pc, #48]	; (11658 <hid_keyboard_req+0xa0>)
   11626:	47a0      	blx	r4
   11628:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
   1162a:	2300      	movs	r3, #0
   1162c:	2201      	movs	r2, #1
   1162e:	490c      	ldr	r1, [pc, #48]	; (11660 <hid_keyboard_req+0xa8>)
   11630:	4c09      	ldr	r4, [pc, #36]	; (11658 <hid_keyboard_req+0xa0>)
   11632:	47a0      	blx	r4
   11634:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
   11636:	884a      	ldrh	r2, [r1, #2]
   11638:	4b06      	ldr	r3, [pc, #24]	; (11654 <hid_keyboard_req+0x9c>)
   1163a:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
   1163c:	2300      	movs	r3, #0
   1163e:	461a      	mov	r2, r3
   11640:	4619      	mov	r1, r3
   11642:	4c05      	ldr	r4, [pc, #20]	; (11658 <hid_keyboard_req+0xa0>)
   11644:	47a0      	blx	r4
   11646:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   11648:	f06f 0009 	mvn.w	r0, #9
   1164c:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   1164e:	f06f 0009 	mvn.w	r0, #9
   11652:	bd10      	pop	{r4, pc}
   11654:	20000f74 	.word	0x20000f74
   11658:	00011f49 	.word	0x00011f49
   1165c:	00014f04 	.word	0x00014f04
   11660:	20000f83 	.word	0x20000f83

00011664 <hid_keyboard_ctrl>:
{
   11664:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11668:	4614      	mov	r4, r2
	switch (ctrl) {
   1166a:	2901      	cmp	r1, #1
   1166c:	d050      	beq.n	11710 <hid_keyboard_ctrl+0xac>
   1166e:	b141      	cbz	r1, 11682 <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
   11670:	2902      	cmp	r1, #2
   11672:	bf0c      	ite	eq
   11674:	f06f 051a 	mvneq.w	r5, #26
   11678:	f06f 050c 	mvnne.w	r5, #12
}
   1167c:	4628      	mov	r0, r5
   1167e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
   11682:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
   11686:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
   11688:	2b00      	cmp	r3, #0
   1168a:	d05e      	beq.n	1174a <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
   1168c:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
   1168e:	795b      	ldrb	r3, [r3, #5]
   11690:	2b03      	cmp	r3, #3
   11692:	d15d      	bne.n	11750 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
   11694:	f898 300c 	ldrb.w	r3, [r8, #12]
   11698:	429a      	cmp	r2, r3
   1169a:	d05c      	beq.n	11756 <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
   1169c:	2bff      	cmp	r3, #255	; 0xff
   1169e:	d15d      	bne.n	1175c <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
   116a0:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
   116a4:	6823      	ldr	r3, [r4, #0]
   116a6:	7818      	ldrb	r0, [r3, #0]
   116a8:	2221      	movs	r2, #33	; 0x21
   116aa:	6861      	ldr	r1, [r4, #4]
   116ac:	4418      	add	r0, r3
   116ae:	4b31      	ldr	r3, [pc, #196]	; (11774 <hid_keyboard_ctrl+0x110>)
   116b0:	4798      	blx	r3
   116b2:	4b31      	ldr	r3, [pc, #196]	; (11778 <hid_keyboard_ctrl+0x114>)
   116b4:	6018      	str	r0, [r3, #0]
   116b6:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   116b8:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 11780 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   116bc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 11784 <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
   116c0:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 11788 <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   116c4:	6823      	ldr	r3, [r4, #0]
   116c6:	7818      	ldrb	r0, [r3, #0]
   116c8:	6861      	ldr	r1, [r4, #4]
   116ca:	4418      	add	r0, r3
   116cc:	47c8      	blx	r9
		desc->sod = ep;
   116ce:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
   116d0:	2800      	cmp	r0, #0
   116d2:	d046      	beq.n	11762 <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
   116d4:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
   116d6:	7943      	ldrb	r3, [r0, #5]
   116d8:	7902      	ldrb	r2, [r0, #4]
   116da:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   116de:	b292      	uxth	r2, r2
   116e0:	78c1      	ldrb	r1, [r0, #3]
   116e2:	4638      	mov	r0, r7
   116e4:	47d0      	blx	sl
   116e6:	4605      	mov	r5, r0
   116e8:	2800      	cmp	r0, #0
   116ea:	d13d      	bne.n	11768 <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   116ec:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
   116f0:	bf14      	ite	ne
   116f2:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
   116f6:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
   116fa:	4638      	mov	r0, r7
   116fc:	47d8      	blx	fp
   116fe:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
   11700:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
   11704:	d1de      	bne.n	116c4 <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
   11706:	4b1c      	ldr	r3, [pc, #112]	; (11778 <hid_keyboard_ctrl+0x114>)
   11708:	2201      	movs	r2, #1
   1170a:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
   1170c:	741a      	strb	r2, [r3, #16]
   1170e:	e7b5      	b.n	1167c <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
   11710:	6885      	ldr	r5, [r0, #8]
	if (desc) {
   11712:	b11a      	cbz	r2, 1171c <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
   11714:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
   11716:	795b      	ldrb	r3, [r3, #5]
   11718:	2b03      	cmp	r3, #3
   1171a:	d128      	bne.n	1176e <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
   1171c:	7b2b      	ldrb	r3, [r5, #12]
   1171e:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
   11720:	bf1c      	itt	ne
   11722:	23ff      	movne	r3, #255	; 0xff
   11724:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
   11726:	7b68      	ldrb	r0, [r5, #13]
   11728:	28ff      	cmp	r0, #255	; 0xff
   1172a:	d003      	beq.n	11734 <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
   1172c:	4b13      	ldr	r3, [pc, #76]	; (1177c <hid_keyboard_ctrl+0x118>)
   1172e:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
   11730:	23ff      	movs	r3, #255	; 0xff
   11732:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
   11734:	7ba8      	ldrb	r0, [r5, #14]
   11736:	28ff      	cmp	r0, #255	; 0xff
   11738:	d003      	beq.n	11742 <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
   1173a:	4b10      	ldr	r3, [pc, #64]	; (1177c <hid_keyboard_ctrl+0x118>)
   1173c:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
   1173e:	23ff      	movs	r3, #255	; 0xff
   11740:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
   11742:	2500      	movs	r5, #0
   11744:	4b0c      	ldr	r3, [pc, #48]	; (11778 <hid_keyboard_ctrl+0x114>)
   11746:	741d      	strb	r5, [r3, #16]
   11748:	e798      	b.n	1167c <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
   1174a:	f06f 0509 	mvn.w	r5, #9
   1174e:	e795      	b.n	1167c <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
   11750:	f06f 0509 	mvn.w	r5, #9
   11754:	e792      	b.n	1167c <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
   11756:	f06f 0511 	mvn.w	r5, #17
   1175a:	e78f      	b.n	1167c <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
   1175c:	f06f 051b 	mvn.w	r5, #27
   11760:	e78c      	b.n	1167c <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
   11762:	f06f 0509 	mvn.w	r5, #9
   11766:	e789      	b.n	1167c <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
   11768:	f06f 0513 	mvn.w	r5, #19
   1176c:	e786      	b.n	1167c <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
   1176e:	f06f 0509 	mvn.w	r5, #9
   11772:	e783      	b.n	1167c <hid_keyboard_ctrl+0x18>
   11774:	00012475 	.word	0x00012475
   11778:	20000f74 	.word	0x20000f74
   1177c:	0000cfcd 	.word	0x0000cfcd
   11780:	000124af 	.word	0x000124af
   11784:	0000cf65 	.word	0x0000cf65
   11788:	0000cff9 	.word	0x0000cff9

0001178c <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
   1178c:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
   1178e:	4b0a      	ldr	r3, [pc, #40]	; (117b8 <hiddf_keyboard_init+0x2c>)
   11790:	4798      	blx	r3
   11792:	2801      	cmp	r0, #1
   11794:	d80c      	bhi.n	117b0 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
   11796:	4809      	ldr	r0, [pc, #36]	; (117bc <hiddf_keyboard_init+0x30>)
   11798:	4b09      	ldr	r3, [pc, #36]	; (117c0 <hiddf_keyboard_init+0x34>)
   1179a:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
   1179c:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
   1179e:	3014      	adds	r0, #20
   117a0:	4b08      	ldr	r3, [pc, #32]	; (117c4 <hiddf_keyboard_init+0x38>)
   117a2:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
   117a4:	4908      	ldr	r1, [pc, #32]	; (117c8 <hiddf_keyboard_init+0x3c>)
   117a6:	2001      	movs	r0, #1
   117a8:	4b08      	ldr	r3, [pc, #32]	; (117cc <hiddf_keyboard_init+0x40>)
   117aa:	4798      	blx	r3
	return ERR_NONE;
   117ac:	2000      	movs	r0, #0
   117ae:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   117b0:	f06f 0010 	mvn.w	r0, #16
}
   117b4:	bd08      	pop	{r3, pc}
   117b6:	bf00      	nop
   117b8:	00012461 	.word	0x00012461
   117bc:	20000f74 	.word	0x20000f74
   117c0:	00011665 	.word	0x00011665
   117c4:	00012401 	.word	0x00012401
   117c8:	20000390 	.word	0x20000390
   117cc:	00012385 	.word	0x00012385

000117d0 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
   117d0:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
   117d2:	4b26      	ldr	r3, [pc, #152]	; (1186c <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
   117d4:	7c1b      	ldrb	r3, [r3, #16]
   117d6:	2b00      	cmp	r3, #0
   117d8:	d045      	beq.n	11866 <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
   117da:	4a24      	ldr	r2, [pc, #144]	; (1186c <hiddf_keyboard_keys_state_change+0x9c>)
   117dc:	2300      	movs	r3, #0
   117de:	6053      	str	r3, [r2, #4]
   117e0:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
   117e2:	b329      	cbz	r1, 11830 <hiddf_keyboard_keys_state_change+0x60>
   117e4:	4603      	mov	r3, r0
   117e6:	1e4d      	subs	r5, r1, #1
   117e8:	b2ed      	uxtb	r5, r5
   117ea:	3501      	adds	r5, #1
   117ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   117f0:	4405      	add	r5, r0
   117f2:	2200      	movs	r2, #0
   117f4:	e002      	b.n	117fc <hiddf_keyboard_keys_state_change+0x2c>
   117f6:	3303      	adds	r3, #3
   117f8:	42ab      	cmp	r3, r5
   117fa:	d005      	beq.n	11808 <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
   117fc:	785c      	ldrb	r4, [r3, #1]
   117fe:	2c00      	cmp	r4, #0
   11800:	d0f9      	beq.n	117f6 <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
   11802:	3201      	adds	r2, #1
   11804:	b2d2      	uxtb	r2, r2
   11806:	e7f6      	b.n	117f6 <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
   11808:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
   1180a:	b2d2      	uxtb	r2, r2
   1180c:	2a06      	cmp	r2, #6
   1180e:	d809      	bhi.n	11824 <hiddf_keyboard_keys_state_change+0x54>
   11810:	4603      	mov	r3, r0
   11812:	1e4a      	subs	r2, r1, #1
   11814:	b2d2      	uxtb	r2, r2
   11816:	3201      	adds	r2, #1
   11818:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   1181c:	4410      	add	r0, r2
   1181e:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
   11820:	4d12      	ldr	r5, [pc, #72]	; (1186c <hiddf_keyboard_keys_state_change+0x9c>)
   11822:	e015      	b.n	11850 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
   11824:	4b11      	ldr	r3, [pc, #68]	; (1186c <hiddf_keyboard_keys_state_change+0x9c>)
   11826:	f04f 32ff 	mov.w	r2, #4294967295
   1182a:	f8c3 2006 	str.w	r2, [r3, #6]
   1182e:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
   11830:	480e      	ldr	r0, [pc, #56]	; (1186c <hiddf_keyboard_keys_state_change+0x9c>)
   11832:	2300      	movs	r3, #0
   11834:	2208      	movs	r2, #8
   11836:	1d01      	adds	r1, r0, #4
   11838:	7b40      	ldrb	r0, [r0, #13]
   1183a:	4c0d      	ldr	r4, [pc, #52]	; (11870 <hiddf_keyboard_keys_state_change+0xa0>)
   1183c:	47a0      	blx	r4
   1183e:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
   11840:	1c62      	adds	r2, r4, #1
   11842:	7819      	ldrb	r1, [r3, #0]
   11844:	442c      	add	r4, r5
   11846:	7121      	strb	r1, [r4, #4]
   11848:	b2d4      	uxtb	r4, r2
   1184a:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
   1184c:	4283      	cmp	r3, r0
   1184e:	d0ef      	beq.n	11830 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
   11850:	789a      	ldrb	r2, [r3, #2]
   11852:	2a01      	cmp	r2, #1
   11854:	d1f9      	bne.n	1184a <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
   11856:	785a      	ldrb	r2, [r3, #1]
   11858:	2a00      	cmp	r2, #0
   1185a:	d0f1      	beq.n	11840 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
   1185c:	792a      	ldrb	r2, [r5, #4]
   1185e:	7819      	ldrb	r1, [r3, #0]
   11860:	430a      	orrs	r2, r1
   11862:	712a      	strb	r2, [r5, #4]
   11864:	e7f1      	b.n	1184a <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
   11866:	f06f 0010 	mvn.w	r0, #16
}
   1186a:	bd38      	pop	{r3, r4, r5, pc}
   1186c:	20000f74 	.word	0x20000f74
   11870:	00011f49 	.word	0x00011f49

00011874 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   11874:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
   11876:	780b      	ldrb	r3, [r1, #0]
   11878:	2b81      	cmp	r3, #129	; 0x81
   1187a:	d010      	beq.n	1189e <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   1187c:	f3c3 1341 	ubfx	r3, r3, #5, #2
   11880:	2b01      	cmp	r3, #1
   11882:	d13f      	bne.n	11904 <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
   11884:	888a      	ldrh	r2, [r1, #4]
   11886:	4b22      	ldr	r3, [pc, #136]	; (11910 <hid_mouse_req+0x9c>)
   11888:	7a1b      	ldrb	r3, [r3, #8]
   1188a:	429a      	cmp	r2, r3
   1188c:	d13d      	bne.n	1190a <hid_mouse_req+0x96>
			switch (req->bRequest) {
   1188e:	784b      	ldrb	r3, [r1, #1]
   11890:	2b03      	cmp	r3, #3
   11892:	d028      	beq.n	118e6 <hid_mouse_req+0x72>
   11894:	2b0b      	cmp	r3, #11
   11896:	d02c      	beq.n	118f2 <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
   11898:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
   1189c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
   1189e:	784b      	ldrb	r3, [r1, #1]
   118a0:	2b06      	cmp	r3, #6
   118a2:	d002      	beq.n	118aa <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
   118a4:	f06f 0009 	mvn.w	r0, #9
   118a8:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
   118aa:	888a      	ldrh	r2, [r1, #4]
   118ac:	4b18      	ldr	r3, [pc, #96]	; (11910 <hid_mouse_req+0x9c>)
   118ae:	7a1b      	ldrb	r3, [r3, #8]
   118b0:	429a      	cmp	r2, r3
   118b2:	d002      	beq.n	118ba <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
   118b4:	f06f 0009 	mvn.w	r0, #9
   118b8:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
   118ba:	884b      	ldrh	r3, [r1, #2]
   118bc:	0a1b      	lsrs	r3, r3, #8
   118be:	2b21      	cmp	r3, #33	; 0x21
   118c0:	d004      	beq.n	118cc <hid_mouse_req+0x58>
   118c2:	2b22      	cmp	r3, #34	; 0x22
   118c4:	d009      	beq.n	118da <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
   118c6:	f06f 000c 	mvn.w	r0, #12
   118ca:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
   118cc:	4b10      	ldr	r3, [pc, #64]	; (11910 <hid_mouse_req+0x9c>)
   118ce:	6819      	ldr	r1, [r3, #0]
   118d0:	2300      	movs	r3, #0
   118d2:	780a      	ldrb	r2, [r1, #0]
   118d4:	4c0f      	ldr	r4, [pc, #60]	; (11914 <hid_mouse_req+0xa0>)
   118d6:	47a0      	blx	r4
   118d8:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
   118da:	2300      	movs	r3, #0
   118dc:	2234      	movs	r2, #52	; 0x34
   118de:	490e      	ldr	r1, [pc, #56]	; (11918 <hid_mouse_req+0xa4>)
   118e0:	4c0c      	ldr	r4, [pc, #48]	; (11914 <hid_mouse_req+0xa0>)
   118e2:	47a0      	blx	r4
   118e4:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
   118e6:	2300      	movs	r3, #0
   118e8:	2201      	movs	r2, #1
   118ea:	490c      	ldr	r1, [pc, #48]	; (1191c <hid_mouse_req+0xa8>)
   118ec:	4c09      	ldr	r4, [pc, #36]	; (11914 <hid_mouse_req+0xa0>)
   118ee:	47a0      	blx	r4
   118f0:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
   118f2:	884a      	ldrh	r2, [r1, #2]
   118f4:	4b06      	ldr	r3, [pc, #24]	; (11910 <hid_mouse_req+0x9c>)
   118f6:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
   118f8:	2300      	movs	r3, #0
   118fa:	461a      	mov	r2, r3
   118fc:	4619      	mov	r1, r3
   118fe:	4c05      	ldr	r4, [pc, #20]	; (11914 <hid_mouse_req+0xa0>)
   11900:	47a0      	blx	r4
   11902:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   11904:	f06f 0009 	mvn.w	r0, #9
   11908:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   1190a:	f06f 0009 	mvn.w	r0, #9
   1190e:	bd10      	pop	{r4, pc}
   11910:	20000f94 	.word	0x20000f94
   11914:	00011f49 	.word	0x00011f49
   11918:	00014f40 	.word	0x00014f40
   1191c:	20000f9e 	.word	0x20000f9e

00011920 <hid_mouse_ctrl>:
{
   11920:	b570      	push	{r4, r5, r6, lr}
   11922:	4614      	mov	r4, r2
	switch (ctrl) {
   11924:	2901      	cmp	r1, #1
   11926:	d040      	beq.n	119aa <hid_mouse_ctrl+0x8a>
   11928:	b139      	cbz	r1, 1193a <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
   1192a:	2902      	cmp	r1, #2
   1192c:	bf0c      	ite	eq
   1192e:	f06f 041a 	mvneq.w	r4, #26
   11932:	f06f 040c 	mvnne.w	r4, #12
}
   11936:	4620      	mov	r0, r4
   11938:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
   1193a:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
   1193c:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
   1193e:	2b00      	cmp	r3, #0
   11940:	d049      	beq.n	119d6 <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
   11942:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
   11944:	795b      	ldrb	r3, [r3, #5]
   11946:	2b03      	cmp	r3, #3
   11948:	d148      	bne.n	119dc <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
   1194a:	7a2b      	ldrb	r3, [r5, #8]
   1194c:	429a      	cmp	r2, r3
   1194e:	d048      	beq.n	119e2 <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
   11950:	2bff      	cmp	r3, #255	; 0xff
   11952:	d149      	bne.n	119e8 <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
   11954:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
   11956:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
   11958:	7818      	ldrb	r0, [r3, #0]
   1195a:	2221      	movs	r2, #33	; 0x21
   1195c:	6861      	ldr	r1, [r4, #4]
   1195e:	4418      	add	r0, r3
   11960:	4b29      	ldr	r3, [pc, #164]	; (11a08 <hid_mouse_ctrl+0xe8>)
   11962:	4798      	blx	r3
   11964:	4b29      	ldr	r3, [pc, #164]	; (11a0c <hid_mouse_ctrl+0xec>)
   11966:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   11968:	6823      	ldr	r3, [r4, #0]
   1196a:	7818      	ldrb	r0, [r3, #0]
   1196c:	6861      	ldr	r1, [r4, #4]
   1196e:	4418      	add	r0, r3
   11970:	4b27      	ldr	r3, [pc, #156]	; (11a10 <hid_mouse_ctrl+0xf0>)
   11972:	4798      	blx	r3
	desc->sod = ep;
   11974:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
   11976:	2800      	cmp	r0, #0
   11978:	d039      	beq.n	119ee <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
   1197a:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
   1197c:	7943      	ldrb	r3, [r0, #5]
   1197e:	7902      	ldrb	r2, [r0, #4]
   11980:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   11984:	b292      	uxth	r2, r2
   11986:	78c1      	ldrb	r1, [r0, #3]
   11988:	4630      	mov	r0, r6
   1198a:	4b22      	ldr	r3, [pc, #136]	; (11a14 <hid_mouse_ctrl+0xf4>)
   1198c:	4798      	blx	r3
   1198e:	4604      	mov	r4, r0
   11990:	bb80      	cbnz	r0, 119f4 <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   11992:	f016 0f80 	tst.w	r6, #128	; 0x80
   11996:	d030      	beq.n	119fa <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
   11998:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
   1199a:	4630      	mov	r0, r6
   1199c:	4b1e      	ldr	r3, [pc, #120]	; (11a18 <hid_mouse_ctrl+0xf8>)
   1199e:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
   119a0:	4b1a      	ldr	r3, [pc, #104]	; (11a0c <hid_mouse_ctrl+0xec>)
   119a2:	2201      	movs	r2, #1
   119a4:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
   119a6:	72da      	strb	r2, [r3, #11]
   119a8:	e7c5      	b.n	11936 <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
   119aa:	6885      	ldr	r5, [r0, #8]
	if (desc) {
   119ac:	b11a      	cbz	r2, 119b6 <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
   119ae:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
   119b0:	795b      	ldrb	r3, [r3, #5]
   119b2:	2b03      	cmp	r3, #3
   119b4:	d124      	bne.n	11a00 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
   119b6:	7a2b      	ldrb	r3, [r5, #8]
   119b8:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
   119ba:	bf1c      	itt	ne
   119bc:	23ff      	movne	r3, #255	; 0xff
   119be:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
   119c0:	7a68      	ldrb	r0, [r5, #9]
   119c2:	28ff      	cmp	r0, #255	; 0xff
   119c4:	d003      	beq.n	119ce <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
   119c6:	4b15      	ldr	r3, [pc, #84]	; (11a1c <hid_mouse_ctrl+0xfc>)
   119c8:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
   119ca:	23ff      	movs	r3, #255	; 0xff
   119cc:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
   119ce:	2400      	movs	r4, #0
   119d0:	4b0e      	ldr	r3, [pc, #56]	; (11a0c <hid_mouse_ctrl+0xec>)
   119d2:	72dc      	strb	r4, [r3, #11]
   119d4:	e7af      	b.n	11936 <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
   119d6:	f06f 0409 	mvn.w	r4, #9
   119da:	e7ac      	b.n	11936 <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
   119dc:	f06f 0409 	mvn.w	r4, #9
   119e0:	e7a9      	b.n	11936 <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
   119e2:	f06f 0411 	mvn.w	r4, #17
   119e6:	e7a6      	b.n	11936 <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
   119e8:	f06f 041b 	mvn.w	r4, #27
   119ec:	e7a3      	b.n	11936 <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
   119ee:	f06f 0409 	mvn.w	r4, #9
   119f2:	e7a0      	b.n	11936 <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
   119f4:	f06f 0413 	mvn.w	r4, #19
   119f8:	e79d      	b.n	11936 <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
   119fa:	f04f 34ff 	mov.w	r4, #4294967295
   119fe:	e79a      	b.n	11936 <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
   11a00:	f06f 0409 	mvn.w	r4, #9
   11a04:	e797      	b.n	11936 <hid_mouse_ctrl+0x16>
   11a06:	bf00      	nop
   11a08:	00012475 	.word	0x00012475
   11a0c:	20000f94 	.word	0x20000f94
   11a10:	000124af 	.word	0x000124af
   11a14:	0000cf65 	.word	0x0000cf65
   11a18:	0000cff9 	.word	0x0000cff9
   11a1c:	0000cfcd 	.word	0x0000cfcd

00011a20 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
   11a20:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
   11a22:	4b0a      	ldr	r3, [pc, #40]	; (11a4c <hiddf_mouse_init+0x2c>)
   11a24:	4798      	blx	r3
   11a26:	2801      	cmp	r0, #1
   11a28:	d80c      	bhi.n	11a44 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
   11a2a:	4809      	ldr	r0, [pc, #36]	; (11a50 <hiddf_mouse_init+0x30>)
   11a2c:	4b09      	ldr	r3, [pc, #36]	; (11a54 <hiddf_mouse_init+0x34>)
   11a2e:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
   11a30:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
   11a32:	300c      	adds	r0, #12
   11a34:	4b08      	ldr	r3, [pc, #32]	; (11a58 <hiddf_mouse_init+0x38>)
   11a36:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
   11a38:	4908      	ldr	r1, [pc, #32]	; (11a5c <hiddf_mouse_init+0x3c>)
   11a3a:	2001      	movs	r0, #1
   11a3c:	4b08      	ldr	r3, [pc, #32]	; (11a60 <hiddf_mouse_init+0x40>)
   11a3e:	4798      	blx	r3
	return ERR_NONE;
   11a40:	2000      	movs	r0, #0
   11a42:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   11a44:	f06f 0010 	mvn.w	r0, #16
}
   11a48:	bd08      	pop	{r3, pc}
   11a4a:	bf00      	nop
   11a4c:	00012461 	.word	0x00012461
   11a50:	20000f94 	.word	0x20000f94
   11a54:	00011921 	.word	0x00011921
   11a58:	00012401 	.word	0x00012401
   11a5c:	20000398 	.word	0x20000398
   11a60:	00012385 	.word	0x00012385

00011a64 <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
   11a64:	2200      	movs	r2, #0
   11a66:	4b0d      	ldr	r3, [pc, #52]	; (11a9c <hiddf_mouse_move+0x38>)
   11a68:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
   11a6a:	2901      	cmp	r1, #1
   11a6c:	d00e      	beq.n	11a8c <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
   11a6e:	2902      	cmp	r1, #2
   11a70:	d00e      	beq.n	11a90 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
   11a72:	2903      	cmp	r1, #3
   11a74:	d10f      	bne.n	11a96 <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
   11a76:	4b09      	ldr	r3, [pc, #36]	; (11a9c <hiddf_mouse_move+0x38>)
   11a78:	71d8      	strb	r0, [r3, #7]
{
   11a7a:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
   11a7c:	4807      	ldr	r0, [pc, #28]	; (11a9c <hiddf_mouse_move+0x38>)
   11a7e:	2300      	movs	r3, #0
   11a80:	2204      	movs	r2, #4
   11a82:	1881      	adds	r1, r0, r2
   11a84:	7a40      	ldrb	r0, [r0, #9]
   11a86:	4c06      	ldr	r4, [pc, #24]	; (11aa0 <hiddf_mouse_move+0x3c>)
   11a88:	47a0      	blx	r4
   11a8a:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
   11a8c:	7158      	strb	r0, [r3, #5]
   11a8e:	e7f4      	b.n	11a7a <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
   11a90:	4b02      	ldr	r3, [pc, #8]	; (11a9c <hiddf_mouse_move+0x38>)
   11a92:	7198      	strb	r0, [r3, #6]
   11a94:	e7f1      	b.n	11a7a <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
   11a96:	f06f 000c 	mvn.w	r0, #12
   11a9a:	4770      	bx	lr
   11a9c:	20000f94 	.word	0x20000f94
   11aa0:	00011f49 	.word	0x00011f49

00011aa4 <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   11aa4:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
   11aa6:	780b      	ldrb	r3, [r1, #0]
   11aa8:	2b81      	cmp	r3, #129	; 0x81
   11aaa:	d014      	beq.n	11ad6 <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
   11aac:	f3c3 1341 	ubfx	r3, r3, #5, #2
   11ab0:	2b01      	cmp	r3, #1
   11ab2:	d132      	bne.n	11b1a <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
   11ab4:	888b      	ldrh	r3, [r1, #4]
   11ab6:	4a1c      	ldr	r2, [pc, #112]	; (11b28 <audio_midi_req+0x84>)
   11ab8:	7912      	ldrb	r2, [r2, #4]
   11aba:	429a      	cmp	r2, r3
   11abc:	d003      	beq.n	11ac6 <audio_midi_req+0x22>
   11abe:	4a1a      	ldr	r2, [pc, #104]	; (11b28 <audio_midi_req+0x84>)
   11ac0:	7952      	ldrb	r2, [r2, #5]
   11ac2:	429a      	cmp	r2, r3
   11ac4:	d12c      	bne.n	11b20 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
   11ac6:	784b      	ldrb	r3, [r1, #1]
   11ac8:	2b03      	cmp	r3, #3
   11aca:	d017      	beq.n	11afc <audio_midi_req+0x58>
   11acc:	2b0b      	cmp	r3, #11
   11ace:	d01b      	beq.n	11b08 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
   11ad0:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
   11ad4:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
   11ad6:	888b      	ldrh	r3, [r1, #4]
   11ad8:	4a13      	ldr	r2, [pc, #76]	; (11b28 <audio_midi_req+0x84>)
   11ada:	7912      	ldrb	r2, [r2, #4]
   11adc:	429a      	cmp	r2, r3
   11ade:	d006      	beq.n	11aee <audio_midi_req+0x4a>
   11ae0:	4a11      	ldr	r2, [pc, #68]	; (11b28 <audio_midi_req+0x84>)
   11ae2:	7952      	ldrb	r2, [r2, #5]
   11ae4:	429a      	cmp	r2, r3
   11ae6:	d002      	beq.n	11aee <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
   11ae8:	f06f 0009 	mvn.w	r0, #9
   11aec:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
   11aee:	4b0e      	ldr	r3, [pc, #56]	; (11b28 <audio_midi_req+0x84>)
   11af0:	6819      	ldr	r1, [r3, #0]
   11af2:	2300      	movs	r3, #0
   11af4:	780a      	ldrb	r2, [r1, #0]
   11af6:	4c0d      	ldr	r4, [pc, #52]	; (11b2c <audio_midi_req+0x88>)
   11af8:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
   11afa:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
   11afc:	2300      	movs	r3, #0
   11afe:	2201      	movs	r2, #1
   11b00:	490b      	ldr	r1, [pc, #44]	; (11b30 <audio_midi_req+0x8c>)
   11b02:	4c0a      	ldr	r4, [pc, #40]	; (11b2c <audio_midi_req+0x88>)
   11b04:	47a0      	blx	r4
   11b06:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
   11b08:	884a      	ldrh	r2, [r1, #2]
   11b0a:	4b07      	ldr	r3, [pc, #28]	; (11b28 <audio_midi_req+0x84>)
   11b0c:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
   11b0e:	2300      	movs	r3, #0
   11b10:	461a      	mov	r2, r3
   11b12:	4619      	mov	r1, r3
   11b14:	4c05      	ldr	r4, [pc, #20]	; (11b2c <audio_midi_req+0x88>)
   11b16:	47a0      	blx	r4
   11b18:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
   11b1a:	f06f 0009 	mvn.w	r0, #9
   11b1e:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
   11b20:	f06f 0009 	mvn.w	r0, #9
   11b24:	bd10      	pop	{r4, pc}
   11b26:	bf00      	nop
   11b28:	20000fac 	.word	0x20000fac
   11b2c:	00011f49 	.word	0x00011f49
   11b30:	20000fb4 	.word	0x20000fb4

00011b34 <audio_midi_ctrl>:
{
   11b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   11b38:	b083      	sub	sp, #12
   11b3a:	4615      	mov	r5, r2
	switch (ctrl) {
   11b3c:	2901      	cmp	r1, #1
   11b3e:	d07e      	beq.n	11c3e <audio_midi_ctrl+0x10a>
   11b40:	b141      	cbz	r1, 11b54 <audio_midi_ctrl+0x20>
		return ERR_INVALID_ARG;
   11b42:	2902      	cmp	r1, #2
   11b44:	bf0c      	ite	eq
   11b46:	f06f 001a 	mvneq.w	r0, #26
   11b4a:	f06f 000c 	mvnne.w	r0, #12
}
   11b4e:	b003      	add	sp, #12
   11b50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
   11b54:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
   11b58:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
   11b5a:	2800      	cmp	r0, #0
   11b5c:	f000 8096 	beq.w	11c8c <audio_midi_ctrl+0x158>
   11b60:	f109 0604 	add.w	r6, r9, #4
   11b64:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
   11b66:	f04f 0804 	mov.w	r8, #4
   11b6a:	4f54      	ldr	r7, [pc, #336]	; (11cbc <audio_midi_ctrl+0x188>)
   11b6c:	e018      	b.n	11ba0 <audio_midi_ctrl+0x6c>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
   11b6e:	f816 3b01 	ldrb.w	r3, [r6], #1
   11b72:	429a      	cmp	r2, r3
   11b74:	f000 8090 	beq.w	11c98 <audio_midi_ctrl+0x164>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
   11b78:	2bff      	cmp	r3, #255	; 0xff
   11b7a:	f040 8090 	bne.w	11c9e <audio_midi_ctrl+0x16a>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
   11b7e:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
   11b82:	2c01      	cmp	r4, #1
   11b84:	d015      	beq.n	11bb2 <audio_midi_ctrl+0x7e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
   11b86:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
   11b88:	7818      	ldrb	r0, [r3, #0]
   11b8a:	4642      	mov	r2, r8
   11b8c:	6869      	ldr	r1, [r5, #4]
   11b8e:	4418      	add	r0, r3
   11b90:	47b8      	blx	r7
   11b92:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
   11b94:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
   11b98:	f000 808b 	beq.w	11cb2 <audio_midi_ctrl+0x17e>
		if (NULL == ifc) {
   11b9c:	2800      	cmp	r0, #0
   11b9e:	d078      	beq.n	11c92 <audio_midi_ctrl+0x15e>
		ifc_desc.bInterfaceNumber = ifc[2];
   11ba0:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
   11ba2:	7943      	ldrb	r3, [r0, #5]
   11ba4:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
   11ba8:	2b01      	cmp	r3, #1
   11baa:	d0e0      	beq.n	11b6e <audio_midi_ctrl+0x3a>
			return ERR_NOT_FOUND;
   11bac:	f06f 0009 	mvn.w	r0, #9
   11bb0:	e7cd      	b.n	11b4e <audio_midi_ctrl+0x1a>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
   11bb2:	2205      	movs	r2, #5
   11bb4:	6869      	ldr	r1, [r5, #4]
   11bb6:	4b41      	ldr	r3, [pc, #260]	; (11cbc <audio_midi_ctrl+0x188>)
   11bb8:	4798      	blx	r3
   11bba:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
   11bbc:	4e40      	ldr	r6, [pc, #256]	; (11cc0 <audio_midi_ctrl+0x18c>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   11bbe:	f8df 8114 	ldr.w	r8, [pc, #276]	; 11cd4 <audio_midi_ctrl+0x1a0>
					usb_d_ep_enable(func_data->func_ep_out);
   11bc2:	4f40      	ldr	r7, [pc, #256]	; (11cc4 <audio_midi_ctrl+0x190>)
			while (NULL != ep) {
   11bc4:	2c00      	cmp	r4, #0
   11bc6:	d06d      	beq.n	11ca4 <audio_midi_ctrl+0x170>
				ep_desc.bEndpointAddress = ep[2];
   11bc8:	78a3      	ldrb	r3, [r4, #2]
   11bca:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
   11bce:	78e3      	ldrb	r3, [r4, #3]
   11bd0:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
   11bd4:	7962      	ldrb	r2, [r4, #5]
   11bd6:	7923      	ldrb	r3, [r4, #4]
   11bd8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
   11bdc:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
   11bde:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
   11be2:	f8bd 3004 	ldrh.w	r3, [sp, #4]
   11be6:	b2db      	uxtb	r3, r3
   11be8:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
   11bea:	2301      	movs	r3, #1
   11bec:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
   11bee:	f89d 0002 	ldrb.w	r0, [sp, #2]
   11bf2:	f89d 1003 	ldrb.w	r1, [sp, #3]
   11bf6:	f8bd 2004 	ldrh.w	r2, [sp, #4]
   11bfa:	b292      	uxth	r2, r2
   11bfc:	47c0      	blx	r8
   11bfe:	b2c0      	uxtb	r0, r0
   11c00:	7170      	strb	r0, [r6, #5]
   11c02:	b9a0      	cbnz	r0, 11c2e <audio_midi_ctrl+0xfa>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
   11c04:	f89d 3002 	ldrb.w	r3, [sp, #2]
   11c08:	f013 0f80 	tst.w	r3, #128	; 0x80
					func_data->func_ep_in = ep_desc.bEndpointAddress;
   11c0c:	f89d 0002 	ldrb.w	r0, [sp, #2]
   11c10:	b2c0      	uxtb	r0, r0
   11c12:	bf14      	ite	ne
   11c14:	f889 0006 	strbne.w	r0, [r9, #6]
					func_data->func_ep_out = ep_desc.bEndpointAddress;
   11c18:	f889 0007 	strbeq.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
   11c1c:	47b8      	blx	r7
				desc->sod = ep;
   11c1e:	602c      	str	r4, [r5, #0]
	return (desc + usb_desc_len(desc));
   11c20:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
   11c22:	6869      	ldr	r1, [r5, #4]
   11c24:	4420      	add	r0, r4
   11c26:	4b28      	ldr	r3, [pc, #160]	; (11cc8 <audio_midi_ctrl+0x194>)
   11c28:	4798      	blx	r3
   11c2a:	4604      	mov	r4, r0
   11c2c:	e7ca      	b.n	11bc4 <audio_midi_ctrl+0x90>
					usb_debug2[6] = - usb_debug2[5];
   11c2e:	4a24      	ldr	r2, [pc, #144]	; (11cc0 <audio_midi_ctrl+0x18c>)
   11c30:	7953      	ldrb	r3, [r2, #5]
   11c32:	425b      	negs	r3, r3
   11c34:	b2db      	uxtb	r3, r3
   11c36:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
   11c38:	f06f 0013 	mvn.w	r0, #19
   11c3c:	e787      	b.n	11b4e <audio_midi_ctrl+0x1a>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
   11c3e:	6884      	ldr	r4, [r0, #8]
	if (desc) {
   11c40:	b142      	cbz	r2, 11c54 <audio_midi_ctrl+0x120>
		ifc_desc.bInterfaceClass = desc->sod[5];
   11c42:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
   11c44:	795b      	ldrb	r3, [r3, #5]
   11c46:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
   11c4a:	2b01      	cmp	r3, #1
   11c4c:	d002      	beq.n	11c54 <audio_midi_ctrl+0x120>
			return ERR_NOT_FOUND;
   11c4e:	f06f 0009 	mvn.w	r0, #9
   11c52:	e77c      	b.n	11b4e <audio_midi_ctrl+0x1a>
	if (func_data->func_iface[0] != 0xFF) {
   11c54:	7923      	ldrb	r3, [r4, #4]
   11c56:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
   11c58:	bf1c      	itt	ne
   11c5a:	23ff      	movne	r3, #255	; 0xff
   11c5c:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
   11c5e:	7963      	ldrb	r3, [r4, #5]
   11c60:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
   11c62:	bf1c      	itt	ne
   11c64:	23ff      	movne	r3, #255	; 0xff
   11c66:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
   11c68:	79a0      	ldrb	r0, [r4, #6]
   11c6a:	28ff      	cmp	r0, #255	; 0xff
   11c6c:	d003      	beq.n	11c76 <audio_midi_ctrl+0x142>
		usb_d_ep_deinit(func_data->func_ep_in);
   11c6e:	4b17      	ldr	r3, [pc, #92]	; (11ccc <audio_midi_ctrl+0x198>)
   11c70:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
   11c72:	23ff      	movs	r3, #255	; 0xff
   11c74:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
   11c76:	79e0      	ldrb	r0, [r4, #7]
   11c78:	28ff      	cmp	r0, #255	; 0xff
   11c7a:	d003      	beq.n	11c84 <audio_midi_ctrl+0x150>
		usb_d_ep_deinit(func_data->func_ep_out);
   11c7c:	4b13      	ldr	r3, [pc, #76]	; (11ccc <audio_midi_ctrl+0x198>)
   11c7e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
   11c80:	23ff      	movs	r3, #255	; 0xff
   11c82:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
   11c84:	2000      	movs	r0, #0
   11c86:	4b12      	ldr	r3, [pc, #72]	; (11cd0 <audio_midi_ctrl+0x19c>)
   11c88:	7358      	strb	r0, [r3, #13]
   11c8a:	e760      	b.n	11b4e <audio_midi_ctrl+0x1a>
			return ERR_NOT_FOUND;
   11c8c:	f06f 0009 	mvn.w	r0, #9
   11c90:	e75d      	b.n	11b4e <audio_midi_ctrl+0x1a>
   11c92:	f06f 0009 	mvn.w	r0, #9
   11c96:	e75a      	b.n	11b4e <audio_midi_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
   11c98:	f06f 0011 	mvn.w	r0, #17
   11c9c:	e757      	b.n	11b4e <audio_midi_ctrl+0x1a>
				return ERR_NO_RESOURCE;
   11c9e:	f06f 001b 	mvn.w	r0, #27
   11ca2:	e754      	b.n	11b4e <audio_midi_ctrl+0x1a>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
   11ca4:	682b      	ldr	r3, [r5, #0]
   11ca6:	7818      	ldrb	r0, [r3, #0]
   11ca8:	2204      	movs	r2, #4
   11caa:	6869      	ldr	r1, [r5, #4]
   11cac:	4418      	add	r0, r3
   11cae:	4b03      	ldr	r3, [pc, #12]	; (11cbc <audio_midi_ctrl+0x188>)
   11cb0:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
   11cb2:	2201      	movs	r2, #1
   11cb4:	4b06      	ldr	r3, [pc, #24]	; (11cd0 <audio_midi_ctrl+0x19c>)
   11cb6:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
   11cb8:	2000      	movs	r0, #0
   11cba:	e748      	b.n	11b4e <audio_midi_ctrl+0x1a>
   11cbc:	00012475 	.word	0x00012475
   11cc0:	20014330 	.word	0x20014330
   11cc4:	0000cff9 	.word	0x0000cff9
   11cc8:	000124af 	.word	0x000124af
   11ccc:	0000cfcd 	.word	0x0000cfcd
   11cd0:	20000fac 	.word	0x20000fac
   11cd4:	0000cf65 	.word	0x0000cf65

00011cd8 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
   11cd8:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
   11cda:	4b0a      	ldr	r3, [pc, #40]	; (11d04 <audiodf_midi_init+0x2c>)
   11cdc:	4798      	blx	r3
   11cde:	2801      	cmp	r0, #1
   11ce0:	d80c      	bhi.n	11cfc <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
   11ce2:	4809      	ldr	r0, [pc, #36]	; (11d08 <audiodf_midi_init+0x30>)
   11ce4:	4b09      	ldr	r3, [pc, #36]	; (11d0c <audiodf_midi_init+0x34>)
   11ce6:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
   11ce8:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
   11cea:	3010      	adds	r0, #16
   11cec:	4b08      	ldr	r3, [pc, #32]	; (11d10 <audiodf_midi_init+0x38>)
   11cee:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
   11cf0:	4908      	ldr	r1, [pc, #32]	; (11d14 <audiodf_midi_init+0x3c>)
   11cf2:	2001      	movs	r0, #1
   11cf4:	4b08      	ldr	r3, [pc, #32]	; (11d18 <audiodf_midi_init+0x40>)
   11cf6:	4798      	blx	r3
	return ERR_NONE;
   11cf8:	2000      	movs	r0, #0
   11cfa:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
   11cfc:	f06f 0010 	mvn.w	r0, #16
}
   11d00:	bd08      	pop	{r3, pc}
   11d02:	bf00      	nop
   11d04:	00012461 	.word	0x00012461
   11d08:	20000fac 	.word	0x20000fac
   11d0c:	00011b35 	.word	0x00011b35
   11d10:	00012401 	.word	0x00012401
   11d14:	200003a0 	.word	0x200003a0
   11d18:	00012385 	.word	0x00012385

00011d1c <audiodf_midi_write>:
}



int32_t audiodf_midi_write(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
   11d1c:	b510      	push	{r4, lr}
		return ERR_DENIED;
	}
	
	// if previous xfer is completed
	
	_audiodf_midi_funcd.midi_report[0] = byte0;
   11d1e:	4c06      	ldr	r4, [pc, #24]	; (11d38 <audiodf_midi_write+0x1c>)
   11d20:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
   11d22:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
   11d24:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
   11d26:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
   11d28:	2300      	movs	r3, #0
   11d2a:	2204      	movs	r2, #4
   11d2c:	f104 0109 	add.w	r1, r4, #9
   11d30:	79a0      	ldrb	r0, [r4, #6]
   11d32:	4c02      	ldr	r4, [pc, #8]	; (11d3c <audiodf_midi_write+0x20>)
   11d34:	47a0      	blx	r4
	
}
   11d36:	bd10      	pop	{r4, pc}
   11d38:	20000fac 	.word	0x20000fac
   11d3c:	00011f49 	.word	0x00011f49

00011d40 <audiodf_midi_write_status>:

int32_t audiodf_midi_write_status(){
   11d40:	b500      	push	{lr}
   11d42:	b085      	sub	sp, #20
	
	
	struct usb_d_ep_status epstat;
	return usb_d_ep_get_status(_audiodf_midi_funcd.func_ep_in, &epstat);
   11d44:	a901      	add	r1, sp, #4
   11d46:	4b03      	ldr	r3, [pc, #12]	; (11d54 <audiodf_midi_write_status+0x14>)
   11d48:	7998      	ldrb	r0, [r3, #6]
   11d4a:	4b03      	ldr	r3, [pc, #12]	; (11d58 <audiodf_midi_write_status+0x18>)
   11d4c:	4798      	blx	r3
	
}
   11d4e:	b005      	add	sp, #20
   11d50:	f85d fb04 	ldr.w	pc, [sp], #4
   11d54:	20000fac 	.word	0x20000fac
   11d58:	0000d165 	.word	0x0000d165

00011d5c <audiodf_midi_read>:



int32_t audiodf_midi_read(uint8_t *buf, uint32_t size)
{
   11d5c:	b510      	push	{r4, lr}
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
		
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
   11d5e:	2300      	movs	r3, #0
   11d60:	460a      	mov	r2, r1
   11d62:	4601      	mov	r1, r0
   11d64:	4802      	ldr	r0, [pc, #8]	; (11d70 <audiodf_midi_read+0x14>)
   11d66:	79c0      	ldrb	r0, [r0, #7]
   11d68:	4c02      	ldr	r4, [pc, #8]	; (11d74 <audiodf_midi_read+0x18>)
   11d6a:	47a0      	blx	r4
}
   11d6c:	bd10      	pop	{r4, pc}
   11d6e:	bf00      	nop
   11d70:	20000fac 	.word	0x20000fac
   11d74:	00011f49 	.word	0x00011f49

00011d78 <audiodf_midi_register_callback>:


int32_t audiodf_midi_register_callback(enum audiodf_midi_cb_type cb_type, FUNC_PTR func)
{
   11d78:	b508      	push	{r3, lr}
	switch (cb_type) {
   11d7a:	b120      	cbz	r0, 11d86 <audiodf_midi_register_callback+0xe>
   11d7c:	2801      	cmp	r0, #1
   11d7e:	d00a      	beq.n	11d96 <audiodf_midi_register_callback+0x1e>
		break;
		case AUDIODF_MIDI_CB_WRITE:
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
		break;
		default:
		return ERR_INVALID_ARG;
   11d80:	f06f 000c 	mvn.w	r0, #12
	}
	return ERR_NONE;
}
   11d84:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
   11d86:	460a      	mov	r2, r1
   11d88:	2102      	movs	r1, #2
   11d8a:	4b07      	ldr	r3, [pc, #28]	; (11da8 <audiodf_midi_register_callback+0x30>)
   11d8c:	79d8      	ldrb	r0, [r3, #7]
   11d8e:	4b07      	ldr	r3, [pc, #28]	; (11dac <audiodf_midi_register_callback+0x34>)
   11d90:	4798      	blx	r3
	return ERR_NONE;
   11d92:	2000      	movs	r0, #0
		break;
   11d94:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
   11d96:	460a      	mov	r2, r1
   11d98:	2102      	movs	r1, #2
   11d9a:	4b03      	ldr	r3, [pc, #12]	; (11da8 <audiodf_midi_register_callback+0x30>)
   11d9c:	7998      	ldrb	r0, [r3, #6]
   11d9e:	4b03      	ldr	r3, [pc, #12]	; (11dac <audiodf_midi_register_callback+0x34>)
   11da0:	4798      	blx	r3
	return ERR_NONE;
   11da2:	2000      	movs	r0, #0
		break;
   11da4:	bd08      	pop	{r3, pc}
   11da6:	bf00      	nop
   11da8:	20000fac 	.word	0x20000fac
   11dac:	0000d245 	.word	0x0000d245

00011db0 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
   11db0:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   11db2:	4b07      	ldr	r3, [pc, #28]	; (11dd0 <usbdc_unconfig+0x20>)
   11db4:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
   11db6:	b14c      	cbz	r4, 11dcc <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
   11db8:	2600      	movs	r6, #0
   11dba:	2501      	movs	r5, #1
   11dbc:	6863      	ldr	r3, [r4, #4]
   11dbe:	4632      	mov	r2, r6
   11dc0:	4629      	mov	r1, r5
   11dc2:	4620      	mov	r0, r4
   11dc4:	4798      	blx	r3
		func = func->next;
   11dc6:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
   11dc8:	2c00      	cmp	r4, #0
   11dca:	d1f7      	bne.n	11dbc <usbdc_unconfig+0xc>
   11dcc:	bd70      	pop	{r4, r5, r6, pc}
   11dce:	bf00      	nop
   11dd0:	20000fc8 	.word	0x20000fc8

00011dd4 <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
   11dd4:	b570      	push	{r4, r5, r6, lr}
   11dd6:	4606      	mov	r6, r0
   11dd8:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
   11dda:	4b07      	ldr	r3, [pc, #28]	; (11df8 <usbdc_change_notify+0x24>)
   11ddc:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
   11dde:	b91c      	cbnz	r4, 11de8 <usbdc_change_notify+0x14>
   11de0:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
   11de2:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
   11de4:	2c00      	cmp	r4, #0
   11de6:	d0fb      	beq.n	11de0 <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
   11de8:	6863      	ldr	r3, [r4, #4]
   11dea:	2b00      	cmp	r3, #0
   11dec:	d0f9      	beq.n	11de2 <usbdc_change_notify+0xe>
			cg->cb(change, value);
   11dee:	4629      	mov	r1, r5
   11df0:	4630      	mov	r0, r6
   11df2:	4798      	blx	r3
   11df4:	e7f5      	b.n	11de2 <usbdc_change_notify+0xe>
   11df6:	bf00      	nop
   11df8:	20000fc8 	.word	0x20000fc8

00011dfc <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   11dfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11dfe:	4607      	mov	r7, r0
   11e00:	460e      	mov	r6, r1
   11e02:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
   11e04:	4b0c      	ldr	r3, [pc, #48]	; (11e38 <usbdc_request_handler+0x3c>)
   11e06:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
   11e08:	b91c      	cbnz	r4, 11e12 <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
   11e0a:	2000      	movs	r0, #0
   11e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
   11e0e:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
   11e10:	b16c      	cbz	r4, 11e2e <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
   11e12:	6863      	ldr	r3, [r4, #4]
   11e14:	2b00      	cmp	r3, #0
   11e16:	d0fa      	beq.n	11e0e <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
   11e18:	462a      	mov	r2, r5
   11e1a:	4631      	mov	r1, r6
   11e1c:	4638      	mov	r0, r7
   11e1e:	4798      	blx	r3
			if (0 == rc) {
   11e20:	b138      	cbz	r0, 11e32 <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
   11e22:	f110 0f0a 	cmn.w	r0, #10
   11e26:	d0f2      	beq.n	11e0e <usbdc_request_handler+0x12>
				return -1;
   11e28:	f04f 30ff 	mov.w	r0, #4294967295
}
   11e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
   11e2e:	2000      	movs	r0, #0
   11e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
   11e32:	2001      	movs	r0, #1
   11e34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11e36:	bf00      	nop
   11e38:	20000fc8 	.word	0x20000fc8

00011e3c <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
   11e3c:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
   11e3e:	4b06      	ldr	r3, [pc, #24]	; (11e58 <usbd_sof_cb+0x1c>)
   11e40:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
   11e42:	b91c      	cbnz	r4, 11e4c <usbd_sof_cb+0x10>
   11e44:	bd10      	pop	{r4, pc}
		sof = sof->next;
   11e46:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
   11e48:	2c00      	cmp	r4, #0
   11e4a:	d0fb      	beq.n	11e44 <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
   11e4c:	6863      	ldr	r3, [r4, #4]
   11e4e:	2b00      	cmp	r3, #0
   11e50:	d0f9      	beq.n	11e46 <usbd_sof_cb+0xa>
			sof->cb();
   11e52:	4798      	blx	r3
   11e54:	e7f7      	b.n	11e46 <usbd_sof_cb+0xa>
   11e56:	bf00      	nop
   11e58:	20000fc8 	.word	0x20000fc8

00011e5c <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
   11e5c:	b510      	push	{r4, lr}
   11e5e:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
   11e60:	b119      	cbz	r1, 11e6a <usbdc_cb_ctl_done+0xe>
   11e62:	2901      	cmp	r1, #1
   11e64:	d026      	beq.n	11eb4 <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
   11e66:	2000      	movs	r0, #0
   11e68:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
   11e6a:	7813      	ldrb	r3, [r2, #0]
   11e6c:	2b00      	cmp	r3, #0
   11e6e:	d1fa      	bne.n	11e66 <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
   11e70:	7853      	ldrb	r3, [r2, #1]
   11e72:	2b05      	cmp	r3, #5
   11e74:	d00f      	beq.n	11e96 <usbdc_cb_ctl_done+0x3a>
   11e76:	2b09      	cmp	r3, #9
   11e78:	d1f5      	bne.n	11e66 <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
   11e7a:	8852      	ldrh	r2, [r2, #2]
   11e7c:	4b10      	ldr	r3, [pc, #64]	; (11ec0 <usbdc_cb_ctl_done+0x64>)
   11e7e:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
   11e80:	8863      	ldrh	r3, [r4, #2]
   11e82:	2b00      	cmp	r3, #0
   11e84:	bf14      	ite	ne
   11e86:	2104      	movne	r1, #4
   11e88:	2103      	moveq	r1, #3
   11e8a:	4b0d      	ldr	r3, [pc, #52]	; (11ec0 <usbdc_cb_ctl_done+0x64>)
   11e8c:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
   11e8e:	2001      	movs	r0, #1
   11e90:	4b0c      	ldr	r3, [pc, #48]	; (11ec4 <usbdc_cb_ctl_done+0x68>)
   11e92:	4798      	blx	r3
   11e94:	e7e7      	b.n	11e66 <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
   11e96:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
   11e98:	b2c0      	uxtb	r0, r0
   11e9a:	4b0b      	ldr	r3, [pc, #44]	; (11ec8 <usbdc_cb_ctl_done+0x6c>)
   11e9c:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
   11e9e:	8863      	ldrh	r3, [r4, #2]
   11ea0:	2b00      	cmp	r3, #0
   11ea2:	bf14      	ite	ne
   11ea4:	2103      	movne	r1, #3
   11ea6:	2102      	moveq	r1, #2
   11ea8:	4b05      	ldr	r3, [pc, #20]	; (11ec0 <usbdc_cb_ctl_done+0x64>)
   11eaa:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
   11eac:	2001      	movs	r0, #1
   11eae:	4b05      	ldr	r3, [pc, #20]	; (11ec4 <usbdc_cb_ctl_done+0x68>)
   11eb0:	4798      	blx	r3
   11eb2:	e7d8      	b.n	11e66 <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
   11eb4:	2201      	movs	r2, #1
   11eb6:	4621      	mov	r1, r4
   11eb8:	2000      	movs	r0, #0
   11eba:	4b04      	ldr	r3, [pc, #16]	; (11ecc <usbdc_cb_ctl_done+0x70>)
   11ebc:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
   11ebe:	e7d2      	b.n	11e66 <usbdc_cb_ctl_done+0xa>
   11ec0:	20000fc8 	.word	0x20000fc8
   11ec4:	00011dd5 	.word	0x00011dd5
   11ec8:	0000cf59 	.word	0x0000cf59
   11ecc:	00011dfd 	.word	0x00011dfd

00011ed0 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
   11ed0:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
   11ed2:	4b0d      	ldr	r3, [pc, #52]	; (11f08 <usbdc_reset+0x38>)
   11ed4:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
   11ed6:	4d0d      	ldr	r5, [pc, #52]	; (11f0c <usbdc_reset+0x3c>)
   11ed8:	2602      	movs	r6, #2
   11eda:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
   11edc:	2400      	movs	r4, #0
   11ede:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
   11ee0:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
   11ee2:	4620      	mov	r0, r4
   11ee4:	4b0a      	ldr	r3, [pc, #40]	; (11f10 <usbdc_reset+0x40>)
   11ee6:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
   11ee8:	7f28      	ldrb	r0, [r5, #28]
   11eea:	4b0a      	ldr	r3, [pc, #40]	; (11f14 <usbdc_reset+0x44>)
   11eec:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
   11eee:	4a0a      	ldr	r2, [pc, #40]	; (11f18 <usbdc_reset+0x48>)
   11ef0:	4621      	mov	r1, r4
   11ef2:	4620      	mov	r0, r4
   11ef4:	4d09      	ldr	r5, [pc, #36]	; (11f1c <usbdc_reset+0x4c>)
   11ef6:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
   11ef8:	4a09      	ldr	r2, [pc, #36]	; (11f20 <usbdc_reset+0x50>)
   11efa:	4631      	mov	r1, r6
   11efc:	4620      	mov	r0, r4
   11efe:	47a8      	blx	r5
	usb_d_ep_enable(0);
   11f00:	4620      	mov	r0, r4
   11f02:	4b08      	ldr	r3, [pc, #32]	; (11f24 <usbdc_reset+0x54>)
   11f04:	4798      	blx	r3
   11f06:	bd70      	pop	{r4, r5, r6, pc}
   11f08:	00011db1 	.word	0x00011db1
   11f0c:	20000fc8 	.word	0x20000fc8
   11f10:	0000cfcd 	.word	0x0000cfcd
   11f14:	0000cfb9 	.word	0x0000cfb9
   11f18:	00011f69 	.word	0x00011f69
   11f1c:	0000d245 	.word	0x0000d245
   11f20:	00011e5d 	.word	0x00011e5d
   11f24:	0000cff9 	.word	0x0000cff9

00011f28 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
   11f28:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
   11f2a:	b110      	cbz	r0, 11f32 <usbd_event_cb+0xa>
   11f2c:	2801      	cmp	r0, #1
   11f2e:	d004      	beq.n	11f3a <usbd_event_cb+0x12>
   11f30:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
   11f32:	2000      	movs	r0, #0
   11f34:	4b02      	ldr	r3, [pc, #8]	; (11f40 <usbd_event_cb+0x18>)
   11f36:	4798      	blx	r3
		break;
   11f38:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
   11f3a:	4b02      	ldr	r3, [pc, #8]	; (11f44 <usbd_event_cb+0x1c>)
   11f3c:	4798      	blx	r3
   11f3e:	bd08      	pop	{r3, pc}
   11f40:	00011dd5 	.word	0x00011dd5
   11f44:	00011ed1 	.word	0x00011ed1

00011f48 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
   11f48:	b500      	push	{lr}
   11f4a:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
   11f4c:	9101      	str	r1, [sp, #4]
   11f4e:	9202      	str	r2, [sp, #8]
   11f50:	f88d 000c 	strb.w	r0, [sp, #12]
   11f54:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
   11f58:	a801      	add	r0, sp, #4
   11f5a:	4b02      	ldr	r3, [pc, #8]	; (11f64 <usbdc_xfer+0x1c>)
   11f5c:	4798      	blx	r3
}
   11f5e:	b005      	add	sp, #20
   11f60:	f85d fb04 	ldr.w	pc, [sp], #4
   11f64:	0000d045 	.word	0x0000d045

00011f68 <usbdc_cb_ctl_req>:
{
   11f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   11f6c:	b083      	sub	sp, #12
   11f6e:	4605      	mov	r5, r0
   11f70:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
   11f72:	2200      	movs	r2, #0
   11f74:	4b9b      	ldr	r3, [pc, #620]	; (121e4 <usbdc_cb_ctl_req+0x27c>)
   11f76:	4798      	blx	r3
   11f78:	f1b0 3fff 	cmp.w	r0, #4294967295
   11f7c:	d00b      	beq.n	11f96 <usbdc_cb_ctl_req+0x2e>
   11f7e:	2801      	cmp	r0, #1
   11f80:	f000 81e3 	beq.w	1234a <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
   11f84:	7823      	ldrb	r3, [r4, #0]
   11f86:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
   11f8a:	d008      	beq.n	11f9e <usbdc_cb_ctl_req+0x36>
   11f8c:	2a80      	cmp	r2, #128	; 0x80
   11f8e:	f000 80f4 	beq.w	1217a <usbdc_cb_ctl_req+0x212>
		return false;
   11f92:	2000      	movs	r0, #0
   11f94:	e000      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   11f96:	2000      	movs	r0, #0
}
   11f98:	b003      	add	sp, #12
   11f9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
   11f9e:	7862      	ldrb	r2, [r4, #1]
   11fa0:	3a01      	subs	r2, #1
   11fa2:	2a0a      	cmp	r2, #10
   11fa4:	f200 81d3 	bhi.w	1234e <usbdc_cb_ctl_req+0x3e6>
   11fa8:	e8df f012 	tbh	[pc, r2, lsl #1]
   11fac:	01d10060 	.word	0x01d10060
   11fb0:	01d10076 	.word	0x01d10076
   11fb4:	01d1000b 	.word	0x01d1000b
   11fb8:	01d101d1 	.word	0x01d101d1
   11fbc:	01d10015 	.word	0x01d10015
   11fc0:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
   11fc2:	2301      	movs	r3, #1
   11fc4:	2200      	movs	r2, #0
   11fc6:	4611      	mov	r1, r2
   11fc8:	4628      	mov	r0, r5
   11fca:	4c87      	ldr	r4, [pc, #540]	; (121e8 <usbdc_cb_ctl_req+0x280>)
   11fcc:	47a0      	blx	r4
   11fce:	fab0 f080 	clz	r0, r0
   11fd2:	0940      	lsrs	r0, r0, #5
   11fd4:	e7e0      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
   11fd6:	8862      	ldrh	r2, [r4, #2]
   11fd8:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
   11fda:	b1ca      	cbz	r2, 12010 <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
   11fdc:	4b83      	ldr	r3, [pc, #524]	; (121ec <usbdc_cb_ctl_req+0x284>)
   11fde:	681b      	ldr	r3, [r3, #0]
   11fe0:	6859      	ldr	r1, [r3, #4]
   11fe2:	6818      	ldr	r0, [r3, #0]
   11fe4:	4b82      	ldr	r3, [pc, #520]	; (121f0 <usbdc_cb_ctl_req+0x288>)
   11fe6:	4798      	blx	r3
	if (NULL == cfg_desc) {
   11fe8:	2800      	cmp	r0, #0
   11fea:	f000 81be 	beq.w	1236a <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
   11fee:	78c2      	ldrb	r2, [r0, #3]
   11ff0:	7881      	ldrb	r1, [r0, #2]
   11ff2:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
   11ff6:	fa10 f181 	uxtah	r1, r0, r1
   11ffa:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   11ffc:	2204      	movs	r2, #4
   11ffe:	4b7d      	ldr	r3, [pc, #500]	; (121f4 <usbdc_cb_ctl_req+0x28c>)
   12000:	4798      	blx	r3
   12002:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
   12004:	b130      	cbz	r0, 12014 <usbdc_cb_ctl_req+0xac>
   12006:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
   12008:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 121ec <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   1200c:	4f79      	ldr	r7, [pc, #484]	; (121f4 <usbdc_cb_ctl_req+0x28c>)
   1200e:	e018      	b.n	12042 <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
   12010:	4b79      	ldr	r3, [pc, #484]	; (121f8 <usbdc_cb_ctl_req+0x290>)
   12012:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
   12014:	2301      	movs	r3, #1
   12016:	2200      	movs	r2, #0
   12018:	4611      	mov	r1, r2
   1201a:	4628      	mov	r0, r5
   1201c:	4c72      	ldr	r4, [pc, #456]	; (121e8 <usbdc_cb_ctl_req+0x280>)
   1201e:	47a0      	blx	r4
   12020:	fab0 f080 	clz	r0, r0
   12024:	0940      	lsrs	r0, r0, #5
   12026:	e7b7      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
   12028:	464c      	mov	r4, r9
   1202a:	e000      	b.n	1202e <usbdc_cb_ctl_req+0xc6>
   1202c:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
   1202e:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
   12030:	7803      	ldrb	r3, [r0, #0]
   12032:	4418      	add	r0, r3
   12034:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   12036:	2204      	movs	r2, #4
   12038:	9901      	ldr	r1, [sp, #4]
   1203a:	47b8      	blx	r7
   1203c:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
   1203e:	2800      	cmp	r0, #0
   12040:	d0e8      	beq.n	12014 <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
   12042:	f890 9002 	ldrb.w	r9, [r0, #2]
   12046:	45a1      	cmp	r9, r4
   12048:	d0f1      	beq.n	1202e <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
   1204a:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
   1204e:	2c00      	cmp	r4, #0
   12050:	d0ea      	beq.n	12028 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
   12052:	2600      	movs	r6, #0
   12054:	6863      	ldr	r3, [r4, #4]
   12056:	466a      	mov	r2, sp
   12058:	4631      	mov	r1, r6
   1205a:	4620      	mov	r0, r4
   1205c:	4798      	blx	r3
   1205e:	2800      	cmp	r0, #0
   12060:	d0e4      	beq.n	1202c <usbdc_cb_ctl_req+0xc4>
					func = func->next;
   12062:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
   12064:	2c00      	cmp	r4, #0
   12066:	d1f5      	bne.n	12054 <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
   12068:	464c      	mov	r4, r9
   1206a:	e7e0      	b.n	1202e <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   1206c:	f003 031f 	and.w	r3, r3, #31
   12070:	2b02      	cmp	r3, #2
   12072:	f040 816e 	bne.w	12352 <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
   12076:	88e3      	ldrh	r3, [r4, #6]
   12078:	b10b      	cbz	r3, 1207e <usbdc_cb_ctl_req+0x116>
			return false;
   1207a:	2000      	movs	r0, #0
   1207c:	e78c      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
   1207e:	88a0      	ldrh	r0, [r4, #4]
   12080:	2100      	movs	r1, #0
   12082:	b2c0      	uxtb	r0, r0
   12084:	4b5d      	ldr	r3, [pc, #372]	; (121fc <usbdc_cb_ctl_req+0x294>)
   12086:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   12088:	2301      	movs	r3, #1
   1208a:	2200      	movs	r2, #0
   1208c:	4611      	mov	r1, r2
   1208e:	4628      	mov	r0, r5
   12090:	4c55      	ldr	r4, [pc, #340]	; (121e8 <usbdc_cb_ctl_req+0x280>)
   12092:	47a0      	blx	r4
		return true;
   12094:	2001      	movs	r0, #1
   12096:	e77f      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   12098:	f003 031f 	and.w	r3, r3, #31
   1209c:	2b02      	cmp	r3, #2
   1209e:	f040 815a 	bne.w	12356 <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
   120a2:	88e3      	ldrh	r3, [r4, #6]
   120a4:	b10b      	cbz	r3, 120aa <usbdc_cb_ctl_req+0x142>
			return false;
   120a6:	2000      	movs	r0, #0
   120a8:	e776      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
   120aa:	88a0      	ldrh	r0, [r4, #4]
   120ac:	2101      	movs	r1, #1
   120ae:	b2c0      	uxtb	r0, r0
   120b0:	4b52      	ldr	r3, [pc, #328]	; (121fc <usbdc_cb_ctl_req+0x294>)
   120b2:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   120b4:	2301      	movs	r3, #1
   120b6:	2200      	movs	r2, #0
   120b8:	4611      	mov	r1, r2
   120ba:	4628      	mov	r0, r5
   120bc:	4c4a      	ldr	r4, [pc, #296]	; (121e8 <usbdc_cb_ctl_req+0x280>)
   120be:	47a0      	blx	r4
		return true;
   120c0:	2001      	movs	r0, #1
   120c2:	e769      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
   120c4:	8866      	ldrh	r6, [r4, #2]
   120c6:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   120c8:	4a48      	ldr	r2, [pc, #288]	; (121ec <usbdc_cb_ctl_req+0x284>)
   120ca:	6813      	ldr	r3, [r2, #0]
   120cc:	7ed2      	ldrb	r2, [r2, #27]
   120ce:	6859      	ldr	r1, [r3, #4]
   120d0:	6818      	ldr	r0, [r3, #0]
   120d2:	4b47      	ldr	r3, [pc, #284]	; (121f0 <usbdc_cb_ctl_req+0x288>)
   120d4:	4798      	blx	r3
	if (NULL == ifc) {
   120d6:	2800      	cmp	r0, #0
   120d8:	d045      	beq.n	12166 <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
   120da:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
   120dc:	78c2      	ldrb	r2, [r0, #3]
   120de:	7881      	ldrb	r1, [r0, #2]
   120e0:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
   120e4:	fa10 f181 	uxtah	r1, r0, r1
   120e8:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
   120ea:	2204      	movs	r2, #4
   120ec:	4b41      	ldr	r3, [pc, #260]	; (121f4 <usbdc_cb_ctl_req+0x28c>)
   120ee:	4798      	blx	r3
   120f0:	4603      	mov	r3, r0
   120f2:	2800      	cmp	r0, #0
   120f4:	d039      	beq.n	1216a <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   120f6:	2704      	movs	r7, #4
   120f8:	4d3e      	ldr	r5, [pc, #248]	; (121f4 <usbdc_cb_ctl_req+0x28c>)
   120fa:	e008      	b.n	1210e <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
   120fc:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
   120fe:	7803      	ldrb	r3, [r0, #0]
   12100:	4418      	add	r0, r3
   12102:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   12104:	463a      	mov	r2, r7
   12106:	9901      	ldr	r1, [sp, #4]
   12108:	47a8      	blx	r5
		if (NULL == ifc) {
   1210a:	4603      	mov	r3, r0
   1210c:	b378      	cbz	r0, 1216e <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
   1210e:	789a      	ldrb	r2, [r3, #2]
   12110:	42a2      	cmp	r2, r4
   12112:	d1f3      	bne.n	120fc <usbdc_cb_ctl_req+0x194>
   12114:	78da      	ldrb	r2, [r3, #3]
   12116:	42b2      	cmp	r2, r6
   12118:	d1f0      	bne.n	120fc <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
   1211a:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
   1211c:	4b33      	ldr	r3, [pc, #204]	; (121ec <usbdc_cb_ctl_req+0x284>)
   1211e:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
   12120:	b33d      	cbz	r5, 12172 <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
   12122:	2701      	movs	r7, #1
   12124:	686b      	ldr	r3, [r5, #4]
   12126:	466a      	mov	r2, sp
   12128:	4639      	mov	r1, r7
   1212a:	4628      	mov	r0, r5
   1212c:	4798      	blx	r3
   1212e:	b120      	cbz	r0, 1213a <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
   12130:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
   12132:	2d00      	cmp	r5, #0
   12134:	d1f6      	bne.n	12124 <usbdc_cb_ctl_req+0x1bc>
	return false;
   12136:	2000      	movs	r0, #0
   12138:	e72e      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
   1213a:	686b      	ldr	r3, [r5, #4]
   1213c:	466a      	mov	r2, sp
   1213e:	2100      	movs	r1, #0
   12140:	4628      	mov	r0, r5
   12142:	4798      	blx	r3
   12144:	b9b8      	cbnz	r0, 12176 <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
   12146:	b136      	cbz	r6, 12156 <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
   12148:	4a28      	ldr	r2, [pc, #160]	; (121ec <usbdc_cb_ctl_req+0x284>)
   1214a:	2301      	movs	r3, #1
   1214c:	fa03 f404 	lsl.w	r4, r3, r4
   12150:	7f53      	ldrb	r3, [r2, #29]
   12152:	4323      	orrs	r3, r4
   12154:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
   12156:	2300      	movs	r3, #0
   12158:	461a      	mov	r2, r3
   1215a:	4619      	mov	r1, r3
   1215c:	4618      	mov	r0, r3
   1215e:	4c22      	ldr	r4, [pc, #136]	; (121e8 <usbdc_cb_ctl_req+0x280>)
   12160:	47a0      	blx	r4
			return true;
   12162:	2001      	movs	r0, #1
   12164:	e718      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   12166:	2000      	movs	r0, #0
   12168:	e716      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   1216a:	2000      	movs	r0, #0
   1216c:	e714      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
			return false;
   1216e:	2000      	movs	r0, #0
   12170:	e712      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
	return false;
   12172:	2000      	movs	r0, #0
   12174:	e710      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
			return false;
   12176:	2000      	movs	r0, #0
   12178:	e70e      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
   1217a:	7862      	ldrb	r2, [r4, #1]
   1217c:	2a0a      	cmp	r2, #10
   1217e:	f200 80ec 	bhi.w	1235a <usbdc_cb_ctl_req+0x3f2>
   12182:	e8df f012 	tbh	[pc, r2, lsl #1]
   12186:	008e      	.short	0x008e
   12188:	00ea00ea 	.word	0x00ea00ea
   1218c:	00ea00ea 	.word	0x00ea00ea
   12190:	000b00ea 	.word	0x000b00ea
   12194:	008200ea 	.word	0x008200ea
   12198:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
   1219c:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
   1219e:	0a13      	lsrs	r3, r2, #8
   121a0:	2b02      	cmp	r3, #2
   121a2:	d02d      	beq.n	12200 <usbdc_cb_ctl_req+0x298>
   121a4:	2b03      	cmp	r3, #3
   121a6:	d050      	beq.n	1224a <usbdc_cb_ctl_req+0x2e2>
   121a8:	2b01      	cmp	r3, #1
   121aa:	d001      	beq.n	121b0 <usbdc_cb_ctl_req+0x248>
	return false;
   121ac:	2000      	movs	r0, #0
   121ae:	e6f3      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
   121b0:	88e2      	ldrh	r2, [r4, #6]
   121b2:	2a12      	cmp	r2, #18
   121b4:	bf28      	it	cs
   121b6:	2212      	movcs	r2, #18
   121b8:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
   121ba:	4b0c      	ldr	r3, [pc, #48]	; (121ec <usbdc_cb_ctl_req+0x284>)
   121bc:	681b      	ldr	r3, [r3, #0]
   121be:	2201      	movs	r2, #1
   121c0:	6859      	ldr	r1, [r3, #4]
   121c2:	6818      	ldr	r0, [r3, #0]
   121c4:	4b0b      	ldr	r3, [pc, #44]	; (121f4 <usbdc_cb_ctl_req+0x28c>)
   121c6:	4798      	blx	r3
	if (!dev_desc) {
   121c8:	4601      	mov	r1, r0
   121ca:	2800      	cmp	r0, #0
   121cc:	f000 80c7 	beq.w	1235e <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
   121d0:	2300      	movs	r3, #0
   121d2:	4622      	mov	r2, r4
   121d4:	4628      	mov	r0, r5
   121d6:	4c04      	ldr	r4, [pc, #16]	; (121e8 <usbdc_cb_ctl_req+0x280>)
   121d8:	47a0      	blx	r4
   121da:	fab0 f080 	clz	r0, r0
   121de:	0940      	lsrs	r0, r0, #5
   121e0:	e6da      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
   121e2:	bf00      	nop
   121e4:	00011dfd 	.word	0x00011dfd
   121e8:	00011f49 	.word	0x00011f49
   121ec:	20000fc8 	.word	0x20000fc8
   121f0:	000124f5 	.word	0x000124f5
   121f4:	00012475 	.word	0x00012475
   121f8:	00011db1 	.word	0x00011db1
   121fc:	0000d1dd 	.word	0x0000d1dd
	uint16_t length   = req->wLength;
   12200:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   12202:	4b5b      	ldr	r3, [pc, #364]	; (12370 <usbdc_cb_ctl_req+0x408>)
   12204:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
   12206:	681b      	ldr	r3, [r3, #0]
   12208:	3201      	adds	r2, #1
   1220a:	b2d2      	uxtb	r2, r2
   1220c:	6859      	ldr	r1, [r3, #4]
   1220e:	6818      	ldr	r0, [r3, #0]
   12210:	4b58      	ldr	r3, [pc, #352]	; (12374 <usbdc_cb_ctl_req+0x40c>)
   12212:	4798      	blx	r3
	if (NULL == cfg_desc) {
   12214:	4601      	mov	r1, r0
   12216:	2800      	cmp	r0, #0
   12218:	f000 80a3 	beq.w	12362 <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
   1221c:	78c3      	ldrb	r3, [r0, #3]
   1221e:	7882      	ldrb	r2, [r0, #2]
   12220:	eb02 2203 	add.w	r2, r2, r3, lsl #8
   12224:	b292      	uxth	r2, r2
	if (length <= total_len) {
   12226:	4294      	cmp	r4, r2
   12228:	d90d      	bls.n	12246 <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   1222a:	3e01      	subs	r6, #1
   1222c:	4226      	tst	r6, r4
   1222e:	bf0c      	ite	eq
   12230:	2301      	moveq	r3, #1
   12232:	2300      	movne	r3, #0
		length = total_len;
   12234:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
   12236:	4622      	mov	r2, r4
   12238:	4628      	mov	r0, r5
   1223a:	4c4f      	ldr	r4, [pc, #316]	; (12378 <usbdc_cb_ctl_req+0x410>)
   1223c:	47a0      	blx	r4
   1223e:	fab0 f080 	clz	r0, r0
   12242:	0940      	lsrs	r0, r0, #5
   12244:	e6a8      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
   12246:	2300      	movs	r3, #0
   12248:	e7f5      	b.n	12236 <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
   1224a:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   1224c:	4b48      	ldr	r3, [pc, #288]	; (12370 <usbdc_cb_ctl_req+0x408>)
   1224e:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
   12250:	681b      	ldr	r3, [r3, #0]
   12252:	b2d2      	uxtb	r2, r2
   12254:	6859      	ldr	r1, [r3, #4]
   12256:	6818      	ldr	r0, [r3, #0]
   12258:	4b48      	ldr	r3, [pc, #288]	; (1237c <usbdc_cb_ctl_req+0x414>)
   1225a:	4798      	blx	r3
	if (NULL == str_desc) {
   1225c:	4601      	mov	r1, r0
   1225e:	2800      	cmp	r0, #0
   12260:	f000 8081 	beq.w	12366 <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
   12264:	7802      	ldrb	r2, [r0, #0]
   12266:	4294      	cmp	r4, r2
   12268:	d90d      	bls.n	12286 <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   1226a:	3e01      	subs	r6, #1
   1226c:	4226      	tst	r6, r4
   1226e:	bf0c      	ite	eq
   12270:	2301      	moveq	r3, #1
   12272:	2300      	movne	r3, #0
		length = str_desc[0];
   12274:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
   12276:	4622      	mov	r2, r4
   12278:	4628      	mov	r0, r5
   1227a:	4c3f      	ldr	r4, [pc, #252]	; (12378 <usbdc_cb_ctl_req+0x410>)
   1227c:	47a0      	blx	r4
   1227e:	fab0 f080 	clz	r0, r0
   12282:	0940      	lsrs	r0, r0, #5
   12284:	e688      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
   12286:	2300      	movs	r3, #0
   12288:	e7f5      	b.n	12276 <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
   1228a:	4939      	ldr	r1, [pc, #228]	; (12370 <usbdc_cb_ctl_req+0x408>)
   1228c:	694b      	ldr	r3, [r1, #20]
   1228e:	7eca      	ldrb	r2, [r1, #27]
   12290:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
   12292:	2300      	movs	r3, #0
   12294:	2201      	movs	r2, #1
   12296:	6949      	ldr	r1, [r1, #20]
   12298:	4628      	mov	r0, r5
   1229a:	4c37      	ldr	r4, [pc, #220]	; (12378 <usbdc_cb_ctl_req+0x410>)
   1229c:	47a0      	blx	r4
		return true;
   1229e:	2001      	movs	r0, #1
   122a0:	e67a      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   122a2:	f003 031f 	and.w	r3, r3, #31
   122a6:	2b01      	cmp	r3, #1
   122a8:	d903      	bls.n	122b2 <usbdc_cb_ctl_req+0x34a>
   122aa:	2b02      	cmp	r3, #2
   122ac:	d010      	beq.n	122d0 <usbdc_cb_ctl_req+0x368>
		return false;
   122ae:	2000      	movs	r0, #0
   122b0:	e672      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		st = 0;
   122b2:	2300      	movs	r3, #0
   122b4:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
   122b6:	492e      	ldr	r1, [pc, #184]	; (12370 <usbdc_cb_ctl_req+0x408>)
   122b8:	694b      	ldr	r3, [r1, #20]
   122ba:	f8bd 2000 	ldrh.w	r2, [sp]
   122be:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
   122c0:	2300      	movs	r3, #0
   122c2:	2202      	movs	r2, #2
   122c4:	6949      	ldr	r1, [r1, #20]
   122c6:	4628      	mov	r0, r5
   122c8:	4c2b      	ldr	r4, [pc, #172]	; (12378 <usbdc_cb_ctl_req+0x410>)
   122ca:	47a0      	blx	r4
	return true;
   122cc:	2001      	movs	r0, #1
   122ce:	e663      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
   122d0:	88a0      	ldrh	r0, [r4, #4]
   122d2:	2102      	movs	r1, #2
   122d4:	b2c0      	uxtb	r0, r0
   122d6:	4b2a      	ldr	r3, [pc, #168]	; (12380 <usbdc_cb_ctl_req+0x418>)
   122d8:	4798      	blx	r3
		if (st < 0) {
   122da:	2800      	cmp	r0, #0
   122dc:	db03      	blt.n	122e6 <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
   122de:	f000 0001 	and.w	r0, r0, #1
   122e2:	9000      	str	r0, [sp, #0]
   122e4:	e7e7      	b.n	122b6 <usbdc_cb_ctl_req+0x34e>
			return false;
   122e6:	2000      	movs	r0, #0
   122e8:	e656      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
   122ea:	4b21      	ldr	r3, [pc, #132]	; (12370 <usbdc_cb_ctl_req+0x408>)
   122ec:	7f5b      	ldrb	r3, [r3, #29]
   122ee:	88a2      	ldrh	r2, [r4, #4]
   122f0:	4113      	asrs	r3, r2
   122f2:	f013 0f01 	tst.w	r3, #1
   122f6:	d012      	beq.n	1231e <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   122f8:	4b1d      	ldr	r3, [pc, #116]	; (12370 <usbdc_cb_ctl_req+0x408>)
   122fa:	691d      	ldr	r5, [r3, #16]
	return false;
   122fc:	2000      	movs	r0, #0
	while (NULL != func) {
   122fe:	2d00      	cmp	r5, #0
   12300:	f43f ae4a 	beq.w	11f98 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
   12304:	2602      	movs	r6, #2
   12306:	686b      	ldr	r3, [r5, #4]
   12308:	4622      	mov	r2, r4
   1230a:	4631      	mov	r1, r6
   1230c:	4628      	mov	r0, r5
   1230e:	4798      	blx	r3
   12310:	2800      	cmp	r0, #0
   12312:	da0f      	bge.n	12334 <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
   12314:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
   12316:	2d00      	cmp	r5, #0
   12318:	d1f5      	bne.n	12306 <usbdc_cb_ctl_req+0x39e>
	return false;
   1231a:	2000      	movs	r0, #0
   1231c:	e63c      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
   1231e:	4914      	ldr	r1, [pc, #80]	; (12370 <usbdc_cb_ctl_req+0x408>)
   12320:	694b      	ldr	r3, [r1, #20]
   12322:	2000      	movs	r0, #0
   12324:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   12326:	4603      	mov	r3, r0
   12328:	2201      	movs	r2, #1
   1232a:	6949      	ldr	r1, [r1, #20]
   1232c:	4c12      	ldr	r4, [pc, #72]	; (12378 <usbdc_cb_ctl_req+0x410>)
   1232e:	47a0      	blx	r4
		return true;
   12330:	2001      	movs	r0, #1
   12332:	e631      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
   12334:	490e      	ldr	r1, [pc, #56]	; (12370 <usbdc_cb_ctl_req+0x408>)
   12336:	694b      	ldr	r3, [r1, #20]
   12338:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   1233a:	2300      	movs	r3, #0
   1233c:	2201      	movs	r2, #1
   1233e:	6949      	ldr	r1, [r1, #20]
   12340:	4618      	mov	r0, r3
   12342:	4c0d      	ldr	r4, [pc, #52]	; (12378 <usbdc_cb_ctl_req+0x410>)
   12344:	47a0      	blx	r4
			return true;
   12346:	2001      	movs	r0, #1
   12348:	e626      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return true;
   1234a:	2001      	movs	r0, #1
   1234c:	e624      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   1234e:	2000      	movs	r0, #0
   12350:	e622      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   12352:	2000      	movs	r0, #0
   12354:	e620      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   12356:	2000      	movs	r0, #0
   12358:	e61e      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   1235a:	2000      	movs	r0, #0
   1235c:	e61c      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   1235e:	2000      	movs	r0, #0
   12360:	e61a      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   12362:	2000      	movs	r0, #0
   12364:	e618      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
		return false;
   12366:	2000      	movs	r0, #0
   12368:	e616      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
			return false;
   1236a:	2000      	movs	r0, #0
   1236c:	e614      	b.n	11f98 <usbdc_cb_ctl_req+0x30>
   1236e:	bf00      	nop
   12370:	20000fc8 	.word	0x20000fc8
   12374:	000124f5 	.word	0x000124f5
   12378:	00011f49 	.word	0x00011f49
   1237c:	0001255d 	.word	0x0001255d
   12380:	0000d1dd 	.word	0x0000d1dd

00012384 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
   12384:	b508      	push	{r3, lr}
	switch (type) {
   12386:	2801      	cmp	r0, #1
   12388:	d007      	beq.n	1239a <usbdc_register_handler+0x16>
   1238a:	b110      	cbz	r0, 12392 <usbdc_register_handler+0xe>
   1238c:	2802      	cmp	r0, #2
   1238e:	d008      	beq.n	123a2 <usbdc_register_handler+0x1e>
   12390:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
   12392:	4806      	ldr	r0, [pc, #24]	; (123ac <usbdc_register_handler+0x28>)
   12394:	4b06      	ldr	r3, [pc, #24]	; (123b0 <usbdc_register_handler+0x2c>)
   12396:	4798      	blx	r3
		break;
   12398:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
   1239a:	4806      	ldr	r0, [pc, #24]	; (123b4 <usbdc_register_handler+0x30>)
   1239c:	4b04      	ldr	r3, [pc, #16]	; (123b0 <usbdc_register_handler+0x2c>)
   1239e:	4798      	blx	r3
		break;
   123a0:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
   123a2:	4805      	ldr	r0, [pc, #20]	; (123b8 <usbdc_register_handler+0x34>)
   123a4:	4b02      	ldr	r3, [pc, #8]	; (123b0 <usbdc_register_handler+0x2c>)
   123a6:	4798      	blx	r3
   123a8:	bd08      	pop	{r3, pc}
   123aa:	bf00      	nop
   123ac:	20000fcc 	.word	0x20000fcc
   123b0:	0000d2c1 	.word	0x0000d2c1
   123b4:	20000fd0 	.word	0x20000fd0
   123b8:	20000fd4 	.word	0x20000fd4

000123bc <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
   123bc:	b538      	push	{r3, r4, r5, lr}
   123be:	4605      	mov	r5, r0
	ASSERT(ctrl_buf);

	int32_t rc;

	rc = usb_d_init();
   123c0:	4b09      	ldr	r3, [pc, #36]	; (123e8 <usbdc_init+0x2c>)
   123c2:	4798      	blx	r3
	if (rc < 0) {
   123c4:	2800      	cmp	r0, #0
   123c6:	db0e      	blt.n	123e6 <usbdc_init+0x2a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
   123c8:	4c08      	ldr	r4, [pc, #32]	; (123ec <usbdc_init+0x30>)
   123ca:	2220      	movs	r2, #32
   123cc:	2100      	movs	r1, #0
   123ce:	4620      	mov	r0, r4
   123d0:	4b07      	ldr	r3, [pc, #28]	; (123f0 <usbdc_init+0x34>)
   123d2:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
   123d4:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
   123d6:	4907      	ldr	r1, [pc, #28]	; (123f4 <usbdc_init+0x38>)
   123d8:	2000      	movs	r0, #0
   123da:	4c07      	ldr	r4, [pc, #28]	; (123f8 <usbdc_init+0x3c>)
   123dc:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
   123de:	4907      	ldr	r1, [pc, #28]	; (123fc <usbdc_init+0x40>)
   123e0:	2001      	movs	r0, #1
   123e2:	47a0      	blx	r4

	return 0;
   123e4:	2000      	movs	r0, #0
}
   123e6:	bd38      	pop	{r3, r4, r5, pc}
   123e8:	0000cec1 	.word	0x0000cec1
   123ec:	20000fc8 	.word	0x20000fc8
   123f0:	00012f43 	.word	0x00012f43
   123f4:	00011e3d 	.word	0x00011e3d
   123f8:	0000cf29 	.word	0x0000cf29
   123fc:	00011f29 	.word	0x00011f29

00012400 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
   12400:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
   12402:	4601      	mov	r1, r0
   12404:	4801      	ldr	r0, [pc, #4]	; (1240c <usbdc_register_function+0xc>)
   12406:	4b02      	ldr	r3, [pc, #8]	; (12410 <usbdc_register_function+0x10>)
   12408:	4798      	blx	r3
   1240a:	bd08      	pop	{r3, pc}
   1240c:	20000fd8 	.word	0x20000fd8
   12410:	0000d2c1 	.word	0x0000d2c1

00012414 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
   12414:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
   12416:	4b0a      	ldr	r3, [pc, #40]	; (12440 <usbdc_start+0x2c>)
   12418:	7e9b      	ldrb	r3, [r3, #26]
   1241a:	b95b      	cbnz	r3, 12434 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
   1241c:	b168      	cbz	r0, 1243a <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
   1241e:	4b08      	ldr	r3, [pc, #32]	; (12440 <usbdc_start+0x2c>)
   12420:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
   12422:	6802      	ldr	r2, [r0, #0]
   12424:	79d2      	ldrb	r2, [r2, #7]
   12426:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
   12428:	2201      	movs	r2, #1
   1242a:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
   1242c:	4b05      	ldr	r3, [pc, #20]	; (12444 <usbdc_start+0x30>)
   1242e:	4798      	blx	r3
	return ERR_NONE;
   12430:	2000      	movs	r0, #0
   12432:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
   12434:	f06f 0003 	mvn.w	r0, #3
   12438:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
   1243a:	f06f 0008 	mvn.w	r0, #8
}
   1243e:	bd08      	pop	{r3, pc}
   12440:	20000fc8 	.word	0x20000fc8
   12444:	0000cf35 	.word	0x0000cf35

00012448 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
   12448:	b508      	push	{r3, lr}
	usb_d_attach();
   1244a:	4b01      	ldr	r3, [pc, #4]	; (12450 <usbdc_attach+0x8>)
   1244c:	4798      	blx	r3
   1244e:	bd08      	pop	{r3, pc}
   12450:	0000cf41 	.word	0x0000cf41

00012454 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
   12454:	4b01      	ldr	r3, [pc, #4]	; (1245c <usbdc_get_ctrl_buffer+0x8>)
   12456:	6958      	ldr	r0, [r3, #20]
   12458:	4770      	bx	lr
   1245a:	bf00      	nop
   1245c:	20000fc8 	.word	0x20000fc8

00012460 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
   12460:	4b03      	ldr	r3, [pc, #12]	; (12470 <usbdc_get_state+0x10>)
   12462:	7e98      	ldrb	r0, [r3, #26]
   12464:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
   12468:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
   1246a:	bf18      	it	ne
   1246c:	2010      	movne	r0, #16
   1246e:	4770      	bx	lr
   12470:	20000fc8 	.word	0x20000fc8

00012474 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
   12474:	4288      	cmp	r0, r1
   12476:	d214      	bcs.n	124a2 <usb_find_desc+0x2e>
	return desc[0];
   12478:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   1247a:	2b01      	cmp	r3, #1
   1247c:	d913      	bls.n	124a6 <usb_find_desc+0x32>
{
   1247e:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
   12480:	7844      	ldrb	r4, [r0, #1]
   12482:	4294      	cmp	r4, r2
   12484:	d00a      	beq.n	1249c <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
   12486:	4418      	add	r0, r3
	while (desc < eof) {
   12488:	4281      	cmp	r1, r0
   1248a:	d906      	bls.n	1249a <usb_find_desc+0x26>
	return desc[0];
   1248c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   1248e:	2b01      	cmp	r3, #1
   12490:	d90b      	bls.n	124aa <usb_find_desc+0x36>
	return desc[1];
   12492:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
   12494:	4294      	cmp	r4, r2
   12496:	d1f6      	bne.n	12486 <usb_find_desc+0x12>
   12498:	e000      	b.n	1249c <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
   1249a:	2000      	movs	r0, #0
}
   1249c:	f85d 4b04 	ldr.w	r4, [sp], #4
   124a0:	4770      	bx	lr
	return NULL;
   124a2:	2000      	movs	r0, #0
   124a4:	4770      	bx	lr
		_desc_len_check();
   124a6:	2000      	movs	r0, #0
   124a8:	4770      	bx	lr
   124aa:	2000      	movs	r0, #0
   124ac:	e7f6      	b.n	1249c <usb_find_desc+0x28>

000124ae <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
   124ae:	4288      	cmp	r0, r1
   124b0:	d216      	bcs.n	124e0 <usb_find_ep_desc+0x32>
	return desc[0];
   124b2:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   124b4:	2b01      	cmp	r3, #1
   124b6:	d915      	bls.n	124e4 <usb_find_ep_desc+0x36>
	return desc[1];
   124b8:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
   124ba:	2a04      	cmp	r2, #4
   124bc:	d014      	beq.n	124e8 <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
   124be:	2a05      	cmp	r2, #5
   124c0:	d00b      	beq.n	124da <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
   124c2:	4418      	add	r0, r3
	while (desc < eof) {
   124c4:	4281      	cmp	r1, r0
   124c6:	d909      	bls.n	124dc <usb_find_ep_desc+0x2e>
	return desc[0];
   124c8:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
   124ca:	2b01      	cmp	r3, #1
   124cc:	d90e      	bls.n	124ec <usb_find_ep_desc+0x3e>
	return desc[1];
   124ce:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
   124d0:	2a04      	cmp	r2, #4
   124d2:	d00d      	beq.n	124f0 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
   124d4:	2a05      	cmp	r2, #5
   124d6:	d1f4      	bne.n	124c2 <usb_find_ep_desc+0x14>
   124d8:	e00b      	b.n	124f2 <usb_find_ep_desc+0x44>
   124da:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
   124dc:	2000      	movs	r0, #0
   124de:	4770      	bx	lr
   124e0:	2000      	movs	r0, #0
   124e2:	4770      	bx	lr
		_desc_len_check();
   124e4:	2000      	movs	r0, #0
   124e6:	4770      	bx	lr
	return NULL;
   124e8:	2000      	movs	r0, #0
   124ea:	4770      	bx	lr
		_desc_len_check();
   124ec:	2000      	movs	r0, #0
   124ee:	4770      	bx	lr
	return NULL;
   124f0:	2000      	movs	r0, #0
}
   124f2:	4770      	bx	lr

000124f4 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
   124f4:	b538      	push	{r3, r4, r5, lr}
   124f6:	460c      	mov	r4, r1
   124f8:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
   124fa:	2202      	movs	r2, #2
   124fc:	4b16      	ldr	r3, [pc, #88]	; (12558 <usb_find_cfg_desc+0x64>)
   124fe:	4798      	blx	r3
	if (!desc) {
   12500:	4603      	mov	r3, r0
   12502:	b1e8      	cbz	r0, 12540 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
   12504:	4284      	cmp	r4, r0
   12506:	d91d      	bls.n	12544 <usb_find_cfg_desc+0x50>
		_desc_len_check();
   12508:	7802      	ldrb	r2, [r0, #0]
   1250a:	2a01      	cmp	r2, #1
   1250c:	d91c      	bls.n	12548 <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
   1250e:	7842      	ldrb	r2, [r0, #1]
   12510:	2a02      	cmp	r2, #2
   12512:	d11b      	bne.n	1254c <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
   12514:	7942      	ldrb	r2, [r0, #5]
   12516:	42aa      	cmp	r2, r5
   12518:	d012      	beq.n	12540 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
   1251a:	78d9      	ldrb	r1, [r3, #3]
   1251c:	789a      	ldrb	r2, [r3, #2]
   1251e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
   12522:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
   12526:	429c      	cmp	r4, r3
   12528:	d909      	bls.n	1253e <usb_find_cfg_desc+0x4a>
		_desc_len_check();
   1252a:	781a      	ldrb	r2, [r3, #0]
   1252c:	2a01      	cmp	r2, #1
   1252e:	d90f      	bls.n	12550 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
   12530:	785a      	ldrb	r2, [r3, #1]
   12532:	2a02      	cmp	r2, #2
   12534:	d10e      	bne.n	12554 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
   12536:	795a      	ldrb	r2, [r3, #5]
   12538:	42aa      	cmp	r2, r5
   1253a:	d1ee      	bne.n	1251a <usb_find_cfg_desc+0x26>
   1253c:	e000      	b.n	12540 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
   1253e:	2300      	movs	r3, #0
}
   12540:	4618      	mov	r0, r3
   12542:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
   12544:	2300      	movs	r3, #0
   12546:	e7fb      	b.n	12540 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
   12548:	2300      	movs	r3, #0
   1254a:	e7f9      	b.n	12540 <usb_find_cfg_desc+0x4c>
	return NULL;
   1254c:	2300      	movs	r3, #0
   1254e:	e7f7      	b.n	12540 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
   12550:	2300      	movs	r3, #0
   12552:	e7f5      	b.n	12540 <usb_find_cfg_desc+0x4c>
	return NULL;
   12554:	2300      	movs	r3, #0
   12556:	e7f3      	b.n	12540 <usb_find_cfg_desc+0x4c>
   12558:	00012475 	.word	0x00012475

0001255c <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
   1255c:	4288      	cmp	r0, r1
   1255e:	d217      	bcs.n	12590 <usb_find_str_desc+0x34>
{
   12560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12564:	460d      	mov	r5, r1
   12566:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
   12568:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
   1256a:	f04f 0803 	mov.w	r8, #3
   1256e:	4f0c      	ldr	r7, [pc, #48]	; (125a0 <usb_find_str_desc+0x44>)
   12570:	4642      	mov	r2, r8
   12572:	4629      	mov	r1, r5
   12574:	47b8      	blx	r7
		if (desc) {
   12576:	4603      	mov	r3, r0
   12578:	b170      	cbz	r0, 12598 <usb_find_str_desc+0x3c>
	return desc[0];
   1257a:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
   1257c:	2801      	cmp	r0, #1
   1257e:	d90a      	bls.n	12596 <usb_find_str_desc+0x3a>
			if (i == str_index) {
   12580:	42a6      	cmp	r6, r4
   12582:	d009      	beq.n	12598 <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
   12584:	4418      	add	r0, r3
   12586:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
   12588:	4285      	cmp	r5, r0
   1258a:	d8f1      	bhi.n	12570 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
   1258c:	2300      	movs	r3, #0
   1258e:	e003      	b.n	12598 <usb_find_str_desc+0x3c>
   12590:	2300      	movs	r3, #0
}
   12592:	4618      	mov	r0, r3
   12594:	4770      	bx	lr
			_desc_len_check();
   12596:	2300      	movs	r3, #0
}
   12598:	4618      	mov	r0, r3
   1259a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1259e:	bf00      	nop
   125a0:	00012475 	.word	0x00012475

000125a4 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
   125a4:	4b3a      	ldr	r3, [pc, #232]	; (12690 <hiddf_demo_sof_event+0xec>)
   125a6:	791b      	ldrb	r3, [r3, #4]
   125a8:	2b0a      	cmp	r3, #10
   125aa:	d803      	bhi.n	125b4 <hiddf_demo_sof_event+0x10>
   125ac:	3301      	adds	r3, #1
   125ae:	4a38      	ldr	r2, [pc, #224]	; (12690 <hiddf_demo_sof_event+0xec>)
   125b0:	7113      	strb	r3, [r2, #4]
   125b2:	4770      	bx	lr
{
   125b4:	b570      	push	{r4, r5, r6, lr}
   125b6:	b084      	sub	sp, #16
		interval = 0;
   125b8:	4b35      	ldr	r3, [pc, #212]	; (12690 <hiddf_demo_sof_event+0xec>)
   125ba:	2200      	movs	r2, #0
   125bc:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
   125be:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
   125c0:	a801      	add	r0, sp, #4
   125c2:	4b34      	ldr	r3, [pc, #208]	; (12694 <hiddf_demo_sof_event+0xf0>)
   125c4:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   125c6:	096b      	lsrs	r3, r5, #5
   125c8:	4933      	ldr	r1, [pc, #204]	; (12698 <hiddf_demo_sof_event+0xf4>)
   125ca:	01db      	lsls	r3, r3, #7
   125cc:	18ca      	adds	r2, r1, r3
   125ce:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   125d0:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   125d2:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   125d4:	405c      	eors	r4, r3
   125d6:	400c      	ands	r4, r1
   125d8:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   125da:	a801      	add	r0, sp, #4
   125dc:	4b2f      	ldr	r3, [pc, #188]	; (1269c <hiddf_demo_sof_event+0xf8>)
   125de:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
   125e0:	f005 051f 	and.w	r5, r5, #31
   125e4:	2301      	movs	r3, #1
   125e6:	fa03 f505 	lsl.w	r5, r3, r5
   125ea:	4225      	tst	r5, r4
   125ec:	d040      	beq.n	12670 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
   125ee:	4b28      	ldr	r3, [pc, #160]	; (12690 <hiddf_demo_sof_event+0xec>)
   125f0:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
   125f2:	a802      	add	r0, sp, #8
   125f4:	4b27      	ldr	r3, [pc, #156]	; (12694 <hiddf_demo_sof_event+0xf0>)
   125f6:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   125f8:	096b      	lsrs	r3, r5, #5
   125fa:	4927      	ldr	r1, [pc, #156]	; (12698 <hiddf_demo_sof_event+0xf4>)
   125fc:	01db      	lsls	r3, r3, #7
   125fe:	18ca      	adds	r2, r1, r3
   12600:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   12602:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   12604:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   12606:	405c      	eors	r4, r3
   12608:	400c      	ands	r4, r1
   1260a:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   1260c:	a802      	add	r0, sp, #8
   1260e:	4b23      	ldr	r3, [pc, #140]	; (1269c <hiddf_demo_sof_event+0xf8>)
   12610:	4798      	blx	r3
   12612:	f005 051f 	and.w	r5, r5, #31
   12616:	2301      	movs	r3, #1
   12618:	fa03 f505 	lsl.w	r5, r3, r5
   1261c:	4225      	tst	r5, r4
   1261e:	d02d      	beq.n	1267c <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
   12620:	4d1b      	ldr	r5, [pc, #108]	; (12690 <hiddf_demo_sof_event+0xec>)
   12622:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
   12624:	a803      	add	r0, sp, #12
   12626:	4b1b      	ldr	r3, [pc, #108]	; (12694 <hiddf_demo_sof_event+0xf0>)
   12628:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
   1262a:	0973      	lsrs	r3, r6, #5
   1262c:	491a      	ldr	r1, [pc, #104]	; (12698 <hiddf_demo_sof_event+0xf4>)
   1262e:	01db      	lsls	r3, r3, #7
   12630:	18ca      	adds	r2, r1, r3
   12632:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
   12634:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
   12636:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
   12638:	405c      	eors	r4, r3
   1263a:	400c      	ands	r4, r1
   1263c:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
   1263e:	a803      	add	r0, sp, #12
   12640:	4b16      	ldr	r3, [pc, #88]	; (1269c <hiddf_demo_sof_event+0xf8>)
   12642:	4798      	blx	r3
   12644:	f006 061f 	and.w	r6, r6, #31
   12648:	2301      	movs	r3, #1
   1264a:	40b3      	lsls	r3, r6
   1264c:	401c      	ands	r4, r3
   1264e:	bf0c      	ite	eq
   12650:	2301      	moveq	r3, #1
   12652:	2300      	movne	r3, #0
   12654:	7d2a      	ldrb	r2, [r5, #20]
   12656:	429a      	cmp	r2, r3
   12658:	d008      	beq.n	1266c <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
   1265a:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
   1265c:	b19c      	cbz	r4, 12686 <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
   1265e:	2200      	movs	r2, #0
   12660:	4b0f      	ldr	r3, [pc, #60]	; (126a0 <hiddf_demo_sof_event+0xfc>)
   12662:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
   12664:	2101      	movs	r1, #1
   12666:	480e      	ldr	r0, [pc, #56]	; (126a0 <hiddf_demo_sof_event+0xfc>)
   12668:	4b0e      	ldr	r3, [pc, #56]	; (126a4 <hiddf_demo_sof_event+0x100>)
   1266a:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
   1266c:	b004      	add	sp, #16
   1266e:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
   12670:	4619      	mov	r1, r3
   12672:	f06f 0004 	mvn.w	r0, #4
   12676:	4b0c      	ldr	r3, [pc, #48]	; (126a8 <hiddf_demo_sof_event+0x104>)
   12678:	4798      	blx	r3
   1267a:	e7b8      	b.n	125ee <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
   1267c:	4619      	mov	r1, r3
   1267e:	2005      	movs	r0, #5
   12680:	4b09      	ldr	r3, [pc, #36]	; (126a8 <hiddf_demo_sof_event+0x104>)
   12682:	4798      	blx	r3
   12684:	e7cc      	b.n	12620 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
   12686:	2201      	movs	r2, #1
   12688:	4b05      	ldr	r3, [pc, #20]	; (126a0 <hiddf_demo_sof_event+0xfc>)
   1268a:	709a      	strb	r2, [r3, #2]
   1268c:	e7ea      	b.n	12664 <hiddf_demo_sof_event+0xc0>
   1268e:	bf00      	nop
   12690:	20000fe8 	.word	0x20000fe8
   12694:	0000c1fd 	.word	0x0000c1fd
   12698:	41008000 	.word	0x41008000
   1269c:	0000c20b 	.word	0x0000c20b
   126a0:	200003a8 	.word	0x200003a8
   126a4:	000117d1 	.word	0x000117d1
   126a8:	00011a65 	.word	0x00011a65

000126ac <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
   126ac:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
   126ae:	4805      	ldr	r0, [pc, #20]	; (126c4 <composite_device_init+0x18>)
   126b0:	4b05      	ldr	r3, [pc, #20]	; (126c8 <composite_device_init+0x1c>)
   126b2:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
   126b4:	4b05      	ldr	r3, [pc, #20]	; (126cc <composite_device_init+0x20>)
   126b6:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
   126b8:	4b05      	ldr	r3, [pc, #20]	; (126d0 <composite_device_init+0x24>)
   126ba:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
   126bc:	4b05      	ldr	r3, [pc, #20]	; (126d4 <composite_device_init+0x28>)
   126be:	4798      	blx	r3
   126c0:	bd08      	pop	{r3, pc}
   126c2:	bf00      	nop
   126c4:	20001000 	.word	0x20001000
   126c8:	000123bd 	.word	0x000123bd
   126cc:	000114d9 	.word	0x000114d9
   126d0:	00011a21 	.word	0x00011a21
   126d4:	0001178d 	.word	0x0001178d

000126d8 <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
   126d8:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
   126da:	4803      	ldr	r0, [pc, #12]	; (126e8 <composite_device_start+0x10>)
   126dc:	4b03      	ldr	r3, [pc, #12]	; (126ec <composite_device_start+0x14>)
   126de:	4798      	blx	r3
	usbdc_attach();
   126e0:	4b03      	ldr	r3, [pc, #12]	; (126f0 <composite_device_start+0x18>)
   126e2:	4798      	blx	r3
   126e4:	bd08      	pop	{r3, pc}
   126e6:	bf00      	nop
   126e8:	200003b4 	.word	0x200003b4
   126ec:	00012415 	.word	0x00012415
   126f0:	00012449 	.word	0x00012449

000126f4 <usb_init>:
		}
	}
}

void usb_init(void)
{
   126f4:	b508      	push	{r3, lr}

	composite_device_init();
   126f6:	4b01      	ldr	r3, [pc, #4]	; (126fc <usb_init+0x8>)
   126f8:	4798      	blx	r3
   126fa:	bd08      	pop	{r3, pc}
   126fc:	000126ad 	.word	0x000126ad

00012700 <__aeabi_drsub>:
   12700:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   12704:	e002      	b.n	1270c <__adddf3>
   12706:	bf00      	nop

00012708 <__aeabi_dsub>:
   12708:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0001270c <__adddf3>:
   1270c:	b530      	push	{r4, r5, lr}
   1270e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   12712:	ea4f 0543 	mov.w	r5, r3, lsl #1
   12716:	ea94 0f05 	teq	r4, r5
   1271a:	bf08      	it	eq
   1271c:	ea90 0f02 	teqeq	r0, r2
   12720:	bf1f      	itttt	ne
   12722:	ea54 0c00 	orrsne.w	ip, r4, r0
   12726:	ea55 0c02 	orrsne.w	ip, r5, r2
   1272a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   1272e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   12732:	f000 80e2 	beq.w	128fa <__adddf3+0x1ee>
   12736:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1273a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   1273e:	bfb8      	it	lt
   12740:	426d      	neglt	r5, r5
   12742:	dd0c      	ble.n	1275e <__adddf3+0x52>
   12744:	442c      	add	r4, r5
   12746:	ea80 0202 	eor.w	r2, r0, r2
   1274a:	ea81 0303 	eor.w	r3, r1, r3
   1274e:	ea82 0000 	eor.w	r0, r2, r0
   12752:	ea83 0101 	eor.w	r1, r3, r1
   12756:	ea80 0202 	eor.w	r2, r0, r2
   1275a:	ea81 0303 	eor.w	r3, r1, r3
   1275e:	2d36      	cmp	r5, #54	; 0x36
   12760:	bf88      	it	hi
   12762:	bd30      	pophi	{r4, r5, pc}
   12764:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   12768:	ea4f 3101 	mov.w	r1, r1, lsl #12
   1276c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   12770:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   12774:	d002      	beq.n	1277c <__adddf3+0x70>
   12776:	4240      	negs	r0, r0
   12778:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1277c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   12780:	ea4f 3303 	mov.w	r3, r3, lsl #12
   12784:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   12788:	d002      	beq.n	12790 <__adddf3+0x84>
   1278a:	4252      	negs	r2, r2
   1278c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   12790:	ea94 0f05 	teq	r4, r5
   12794:	f000 80a7 	beq.w	128e6 <__adddf3+0x1da>
   12798:	f1a4 0401 	sub.w	r4, r4, #1
   1279c:	f1d5 0e20 	rsbs	lr, r5, #32
   127a0:	db0d      	blt.n	127be <__adddf3+0xb2>
   127a2:	fa02 fc0e 	lsl.w	ip, r2, lr
   127a6:	fa22 f205 	lsr.w	r2, r2, r5
   127aa:	1880      	adds	r0, r0, r2
   127ac:	f141 0100 	adc.w	r1, r1, #0
   127b0:	fa03 f20e 	lsl.w	r2, r3, lr
   127b4:	1880      	adds	r0, r0, r2
   127b6:	fa43 f305 	asr.w	r3, r3, r5
   127ba:	4159      	adcs	r1, r3
   127bc:	e00e      	b.n	127dc <__adddf3+0xd0>
   127be:	f1a5 0520 	sub.w	r5, r5, #32
   127c2:	f10e 0e20 	add.w	lr, lr, #32
   127c6:	2a01      	cmp	r2, #1
   127c8:	fa03 fc0e 	lsl.w	ip, r3, lr
   127cc:	bf28      	it	cs
   127ce:	f04c 0c02 	orrcs.w	ip, ip, #2
   127d2:	fa43 f305 	asr.w	r3, r3, r5
   127d6:	18c0      	adds	r0, r0, r3
   127d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   127dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   127e0:	d507      	bpl.n	127f2 <__adddf3+0xe6>
   127e2:	f04f 0e00 	mov.w	lr, #0
   127e6:	f1dc 0c00 	rsbs	ip, ip, #0
   127ea:	eb7e 0000 	sbcs.w	r0, lr, r0
   127ee:	eb6e 0101 	sbc.w	r1, lr, r1
   127f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   127f6:	d31b      	bcc.n	12830 <__adddf3+0x124>
   127f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   127fc:	d30c      	bcc.n	12818 <__adddf3+0x10c>
   127fe:	0849      	lsrs	r1, r1, #1
   12800:	ea5f 0030 	movs.w	r0, r0, rrx
   12804:	ea4f 0c3c 	mov.w	ip, ip, rrx
   12808:	f104 0401 	add.w	r4, r4, #1
   1280c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   12810:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   12814:	f080 809a 	bcs.w	1294c <__adddf3+0x240>
   12818:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   1281c:	bf08      	it	eq
   1281e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   12822:	f150 0000 	adcs.w	r0, r0, #0
   12826:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1282a:	ea41 0105 	orr.w	r1, r1, r5
   1282e:	bd30      	pop	{r4, r5, pc}
   12830:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   12834:	4140      	adcs	r0, r0
   12836:	eb41 0101 	adc.w	r1, r1, r1
   1283a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1283e:	f1a4 0401 	sub.w	r4, r4, #1
   12842:	d1e9      	bne.n	12818 <__adddf3+0x10c>
   12844:	f091 0f00 	teq	r1, #0
   12848:	bf04      	itt	eq
   1284a:	4601      	moveq	r1, r0
   1284c:	2000      	moveq	r0, #0
   1284e:	fab1 f381 	clz	r3, r1
   12852:	bf08      	it	eq
   12854:	3320      	addeq	r3, #32
   12856:	f1a3 030b 	sub.w	r3, r3, #11
   1285a:	f1b3 0220 	subs.w	r2, r3, #32
   1285e:	da0c      	bge.n	1287a <__adddf3+0x16e>
   12860:	320c      	adds	r2, #12
   12862:	dd08      	ble.n	12876 <__adddf3+0x16a>
   12864:	f102 0c14 	add.w	ip, r2, #20
   12868:	f1c2 020c 	rsb	r2, r2, #12
   1286c:	fa01 f00c 	lsl.w	r0, r1, ip
   12870:	fa21 f102 	lsr.w	r1, r1, r2
   12874:	e00c      	b.n	12890 <__adddf3+0x184>
   12876:	f102 0214 	add.w	r2, r2, #20
   1287a:	bfd8      	it	le
   1287c:	f1c2 0c20 	rsble	ip, r2, #32
   12880:	fa01 f102 	lsl.w	r1, r1, r2
   12884:	fa20 fc0c 	lsr.w	ip, r0, ip
   12888:	bfdc      	itt	le
   1288a:	ea41 010c 	orrle.w	r1, r1, ip
   1288e:	4090      	lslle	r0, r2
   12890:	1ae4      	subs	r4, r4, r3
   12892:	bfa2      	ittt	ge
   12894:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   12898:	4329      	orrge	r1, r5
   1289a:	bd30      	popge	{r4, r5, pc}
   1289c:	ea6f 0404 	mvn.w	r4, r4
   128a0:	3c1f      	subs	r4, #31
   128a2:	da1c      	bge.n	128de <__adddf3+0x1d2>
   128a4:	340c      	adds	r4, #12
   128a6:	dc0e      	bgt.n	128c6 <__adddf3+0x1ba>
   128a8:	f104 0414 	add.w	r4, r4, #20
   128ac:	f1c4 0220 	rsb	r2, r4, #32
   128b0:	fa20 f004 	lsr.w	r0, r0, r4
   128b4:	fa01 f302 	lsl.w	r3, r1, r2
   128b8:	ea40 0003 	orr.w	r0, r0, r3
   128bc:	fa21 f304 	lsr.w	r3, r1, r4
   128c0:	ea45 0103 	orr.w	r1, r5, r3
   128c4:	bd30      	pop	{r4, r5, pc}
   128c6:	f1c4 040c 	rsb	r4, r4, #12
   128ca:	f1c4 0220 	rsb	r2, r4, #32
   128ce:	fa20 f002 	lsr.w	r0, r0, r2
   128d2:	fa01 f304 	lsl.w	r3, r1, r4
   128d6:	ea40 0003 	orr.w	r0, r0, r3
   128da:	4629      	mov	r1, r5
   128dc:	bd30      	pop	{r4, r5, pc}
   128de:	fa21 f004 	lsr.w	r0, r1, r4
   128e2:	4629      	mov	r1, r5
   128e4:	bd30      	pop	{r4, r5, pc}
   128e6:	f094 0f00 	teq	r4, #0
   128ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   128ee:	bf06      	itte	eq
   128f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   128f4:	3401      	addeq	r4, #1
   128f6:	3d01      	subne	r5, #1
   128f8:	e74e      	b.n	12798 <__adddf3+0x8c>
   128fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   128fe:	bf18      	it	ne
   12900:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   12904:	d029      	beq.n	1295a <__adddf3+0x24e>
   12906:	ea94 0f05 	teq	r4, r5
   1290a:	bf08      	it	eq
   1290c:	ea90 0f02 	teqeq	r0, r2
   12910:	d005      	beq.n	1291e <__adddf3+0x212>
   12912:	ea54 0c00 	orrs.w	ip, r4, r0
   12916:	bf04      	itt	eq
   12918:	4619      	moveq	r1, r3
   1291a:	4610      	moveq	r0, r2
   1291c:	bd30      	pop	{r4, r5, pc}
   1291e:	ea91 0f03 	teq	r1, r3
   12922:	bf1e      	ittt	ne
   12924:	2100      	movne	r1, #0
   12926:	2000      	movne	r0, #0
   12928:	bd30      	popne	{r4, r5, pc}
   1292a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   1292e:	d105      	bne.n	1293c <__adddf3+0x230>
   12930:	0040      	lsls	r0, r0, #1
   12932:	4149      	adcs	r1, r1
   12934:	bf28      	it	cs
   12936:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1293a:	bd30      	pop	{r4, r5, pc}
   1293c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   12940:	bf3c      	itt	cc
   12942:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   12946:	bd30      	popcc	{r4, r5, pc}
   12948:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   1294c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   12950:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   12954:	f04f 0000 	mov.w	r0, #0
   12958:	bd30      	pop	{r4, r5, pc}
   1295a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1295e:	bf1a      	itte	ne
   12960:	4619      	movne	r1, r3
   12962:	4610      	movne	r0, r2
   12964:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   12968:	bf1c      	itt	ne
   1296a:	460b      	movne	r3, r1
   1296c:	4602      	movne	r2, r0
   1296e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   12972:	bf06      	itte	eq
   12974:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   12978:	ea91 0f03 	teqeq	r1, r3
   1297c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   12980:	bd30      	pop	{r4, r5, pc}
   12982:	bf00      	nop

00012984 <__aeabi_ui2d>:
   12984:	f090 0f00 	teq	r0, #0
   12988:	bf04      	itt	eq
   1298a:	2100      	moveq	r1, #0
   1298c:	4770      	bxeq	lr
   1298e:	b530      	push	{r4, r5, lr}
   12990:	f44f 6480 	mov.w	r4, #1024	; 0x400
   12994:	f104 0432 	add.w	r4, r4, #50	; 0x32
   12998:	f04f 0500 	mov.w	r5, #0
   1299c:	f04f 0100 	mov.w	r1, #0
   129a0:	e750      	b.n	12844 <__adddf3+0x138>
   129a2:	bf00      	nop

000129a4 <__aeabi_i2d>:
   129a4:	f090 0f00 	teq	r0, #0
   129a8:	bf04      	itt	eq
   129aa:	2100      	moveq	r1, #0
   129ac:	4770      	bxeq	lr
   129ae:	b530      	push	{r4, r5, lr}
   129b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   129b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   129b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   129bc:	bf48      	it	mi
   129be:	4240      	negmi	r0, r0
   129c0:	f04f 0100 	mov.w	r1, #0
   129c4:	e73e      	b.n	12844 <__adddf3+0x138>
   129c6:	bf00      	nop

000129c8 <__aeabi_f2d>:
   129c8:	0042      	lsls	r2, r0, #1
   129ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
   129ce:	ea4f 0131 	mov.w	r1, r1, rrx
   129d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
   129d6:	bf1f      	itttt	ne
   129d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   129dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   129e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   129e4:	4770      	bxne	lr
   129e6:	f092 0f00 	teq	r2, #0
   129ea:	bf14      	ite	ne
   129ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   129f0:	4770      	bxeq	lr
   129f2:	b530      	push	{r4, r5, lr}
   129f4:	f44f 7460 	mov.w	r4, #896	; 0x380
   129f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   129fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   12a00:	e720      	b.n	12844 <__adddf3+0x138>
   12a02:	bf00      	nop

00012a04 <__aeabi_ul2d>:
   12a04:	ea50 0201 	orrs.w	r2, r0, r1
   12a08:	bf08      	it	eq
   12a0a:	4770      	bxeq	lr
   12a0c:	b530      	push	{r4, r5, lr}
   12a0e:	f04f 0500 	mov.w	r5, #0
   12a12:	e00a      	b.n	12a2a <__aeabi_l2d+0x16>

00012a14 <__aeabi_l2d>:
   12a14:	ea50 0201 	orrs.w	r2, r0, r1
   12a18:	bf08      	it	eq
   12a1a:	4770      	bxeq	lr
   12a1c:	b530      	push	{r4, r5, lr}
   12a1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   12a22:	d502      	bpl.n	12a2a <__aeabi_l2d+0x16>
   12a24:	4240      	negs	r0, r0
   12a26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   12a2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   12a2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   12a32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   12a36:	f43f aedc 	beq.w	127f2 <__adddf3+0xe6>
   12a3a:	f04f 0203 	mov.w	r2, #3
   12a3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   12a42:	bf18      	it	ne
   12a44:	3203      	addne	r2, #3
   12a46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   12a4a:	bf18      	it	ne
   12a4c:	3203      	addne	r2, #3
   12a4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   12a52:	f1c2 0320 	rsb	r3, r2, #32
   12a56:	fa00 fc03 	lsl.w	ip, r0, r3
   12a5a:	fa20 f002 	lsr.w	r0, r0, r2
   12a5e:	fa01 fe03 	lsl.w	lr, r1, r3
   12a62:	ea40 000e 	orr.w	r0, r0, lr
   12a66:	fa21 f102 	lsr.w	r1, r1, r2
   12a6a:	4414      	add	r4, r2
   12a6c:	e6c1      	b.n	127f2 <__adddf3+0xe6>
   12a6e:	bf00      	nop

00012a70 <__aeabi_dmul>:
   12a70:	b570      	push	{r4, r5, r6, lr}
   12a72:	f04f 0cff 	mov.w	ip, #255	; 0xff
   12a76:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   12a7a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   12a7e:	bf1d      	ittte	ne
   12a80:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   12a84:	ea94 0f0c 	teqne	r4, ip
   12a88:	ea95 0f0c 	teqne	r5, ip
   12a8c:	f000 f8de 	bleq	12c4c <__aeabi_dmul+0x1dc>
   12a90:	442c      	add	r4, r5
   12a92:	ea81 0603 	eor.w	r6, r1, r3
   12a96:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   12a9a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   12a9e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   12aa2:	bf18      	it	ne
   12aa4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   12aa8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12aac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   12ab0:	d038      	beq.n	12b24 <__aeabi_dmul+0xb4>
   12ab2:	fba0 ce02 	umull	ip, lr, r0, r2
   12ab6:	f04f 0500 	mov.w	r5, #0
   12aba:	fbe1 e502 	umlal	lr, r5, r1, r2
   12abe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   12ac2:	fbe0 e503 	umlal	lr, r5, r0, r3
   12ac6:	f04f 0600 	mov.w	r6, #0
   12aca:	fbe1 5603 	umlal	r5, r6, r1, r3
   12ace:	f09c 0f00 	teq	ip, #0
   12ad2:	bf18      	it	ne
   12ad4:	f04e 0e01 	orrne.w	lr, lr, #1
   12ad8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   12adc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   12ae0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   12ae4:	d204      	bcs.n	12af0 <__aeabi_dmul+0x80>
   12ae6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   12aea:	416d      	adcs	r5, r5
   12aec:	eb46 0606 	adc.w	r6, r6, r6
   12af0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   12af4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   12af8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   12afc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   12b00:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   12b04:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   12b08:	bf88      	it	hi
   12b0a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   12b0e:	d81e      	bhi.n	12b4e <__aeabi_dmul+0xde>
   12b10:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   12b14:	bf08      	it	eq
   12b16:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   12b1a:	f150 0000 	adcs.w	r0, r0, #0
   12b1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12b22:	bd70      	pop	{r4, r5, r6, pc}
   12b24:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   12b28:	ea46 0101 	orr.w	r1, r6, r1
   12b2c:	ea40 0002 	orr.w	r0, r0, r2
   12b30:	ea81 0103 	eor.w	r1, r1, r3
   12b34:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   12b38:	bfc2      	ittt	gt
   12b3a:	ebd4 050c 	rsbsgt	r5, r4, ip
   12b3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   12b42:	bd70      	popgt	{r4, r5, r6, pc}
   12b44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12b48:	f04f 0e00 	mov.w	lr, #0
   12b4c:	3c01      	subs	r4, #1
   12b4e:	f300 80ab 	bgt.w	12ca8 <__aeabi_dmul+0x238>
   12b52:	f114 0f36 	cmn.w	r4, #54	; 0x36
   12b56:	bfde      	ittt	le
   12b58:	2000      	movle	r0, #0
   12b5a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   12b5e:	bd70      	pople	{r4, r5, r6, pc}
   12b60:	f1c4 0400 	rsb	r4, r4, #0
   12b64:	3c20      	subs	r4, #32
   12b66:	da35      	bge.n	12bd4 <__aeabi_dmul+0x164>
   12b68:	340c      	adds	r4, #12
   12b6a:	dc1b      	bgt.n	12ba4 <__aeabi_dmul+0x134>
   12b6c:	f104 0414 	add.w	r4, r4, #20
   12b70:	f1c4 0520 	rsb	r5, r4, #32
   12b74:	fa00 f305 	lsl.w	r3, r0, r5
   12b78:	fa20 f004 	lsr.w	r0, r0, r4
   12b7c:	fa01 f205 	lsl.w	r2, r1, r5
   12b80:	ea40 0002 	orr.w	r0, r0, r2
   12b84:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   12b88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   12b8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   12b90:	fa21 f604 	lsr.w	r6, r1, r4
   12b94:	eb42 0106 	adc.w	r1, r2, r6
   12b98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12b9c:	bf08      	it	eq
   12b9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   12ba2:	bd70      	pop	{r4, r5, r6, pc}
   12ba4:	f1c4 040c 	rsb	r4, r4, #12
   12ba8:	f1c4 0520 	rsb	r5, r4, #32
   12bac:	fa00 f304 	lsl.w	r3, r0, r4
   12bb0:	fa20 f005 	lsr.w	r0, r0, r5
   12bb4:	fa01 f204 	lsl.w	r2, r1, r4
   12bb8:	ea40 0002 	orr.w	r0, r0, r2
   12bbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12bc0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   12bc4:	f141 0100 	adc.w	r1, r1, #0
   12bc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12bcc:	bf08      	it	eq
   12bce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   12bd2:	bd70      	pop	{r4, r5, r6, pc}
   12bd4:	f1c4 0520 	rsb	r5, r4, #32
   12bd8:	fa00 f205 	lsl.w	r2, r0, r5
   12bdc:	ea4e 0e02 	orr.w	lr, lr, r2
   12be0:	fa20 f304 	lsr.w	r3, r0, r4
   12be4:	fa01 f205 	lsl.w	r2, r1, r5
   12be8:	ea43 0302 	orr.w	r3, r3, r2
   12bec:	fa21 f004 	lsr.w	r0, r1, r4
   12bf0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12bf4:	fa21 f204 	lsr.w	r2, r1, r4
   12bf8:	ea20 0002 	bic.w	r0, r0, r2
   12bfc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   12c00:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12c04:	bf08      	it	eq
   12c06:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   12c0a:	bd70      	pop	{r4, r5, r6, pc}
   12c0c:	f094 0f00 	teq	r4, #0
   12c10:	d10f      	bne.n	12c32 <__aeabi_dmul+0x1c2>
   12c12:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   12c16:	0040      	lsls	r0, r0, #1
   12c18:	eb41 0101 	adc.w	r1, r1, r1
   12c1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12c20:	bf08      	it	eq
   12c22:	3c01      	subeq	r4, #1
   12c24:	d0f7      	beq.n	12c16 <__aeabi_dmul+0x1a6>
   12c26:	ea41 0106 	orr.w	r1, r1, r6
   12c2a:	f095 0f00 	teq	r5, #0
   12c2e:	bf18      	it	ne
   12c30:	4770      	bxne	lr
   12c32:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   12c36:	0052      	lsls	r2, r2, #1
   12c38:	eb43 0303 	adc.w	r3, r3, r3
   12c3c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   12c40:	bf08      	it	eq
   12c42:	3d01      	subeq	r5, #1
   12c44:	d0f7      	beq.n	12c36 <__aeabi_dmul+0x1c6>
   12c46:	ea43 0306 	orr.w	r3, r3, r6
   12c4a:	4770      	bx	lr
   12c4c:	ea94 0f0c 	teq	r4, ip
   12c50:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   12c54:	bf18      	it	ne
   12c56:	ea95 0f0c 	teqne	r5, ip
   12c5a:	d00c      	beq.n	12c76 <__aeabi_dmul+0x206>
   12c5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   12c60:	bf18      	it	ne
   12c62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   12c66:	d1d1      	bne.n	12c0c <__aeabi_dmul+0x19c>
   12c68:	ea81 0103 	eor.w	r1, r1, r3
   12c6c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12c70:	f04f 0000 	mov.w	r0, #0
   12c74:	bd70      	pop	{r4, r5, r6, pc}
   12c76:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   12c7a:	bf06      	itte	eq
   12c7c:	4610      	moveq	r0, r2
   12c7e:	4619      	moveq	r1, r3
   12c80:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   12c84:	d019      	beq.n	12cba <__aeabi_dmul+0x24a>
   12c86:	ea94 0f0c 	teq	r4, ip
   12c8a:	d102      	bne.n	12c92 <__aeabi_dmul+0x222>
   12c8c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   12c90:	d113      	bne.n	12cba <__aeabi_dmul+0x24a>
   12c92:	ea95 0f0c 	teq	r5, ip
   12c96:	d105      	bne.n	12ca4 <__aeabi_dmul+0x234>
   12c98:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   12c9c:	bf1c      	itt	ne
   12c9e:	4610      	movne	r0, r2
   12ca0:	4619      	movne	r1, r3
   12ca2:	d10a      	bne.n	12cba <__aeabi_dmul+0x24a>
   12ca4:	ea81 0103 	eor.w	r1, r1, r3
   12ca8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12cac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   12cb0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   12cb4:	f04f 0000 	mov.w	r0, #0
   12cb8:	bd70      	pop	{r4, r5, r6, pc}
   12cba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   12cbe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   12cc2:	bd70      	pop	{r4, r5, r6, pc}

00012cc4 <__aeabi_ddiv>:
   12cc4:	b570      	push	{r4, r5, r6, lr}
   12cc6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   12cca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   12cce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   12cd2:	bf1d      	ittte	ne
   12cd4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   12cd8:	ea94 0f0c 	teqne	r4, ip
   12cdc:	ea95 0f0c 	teqne	r5, ip
   12ce0:	f000 f8a7 	bleq	12e32 <__aeabi_ddiv+0x16e>
   12ce4:	eba4 0405 	sub.w	r4, r4, r5
   12ce8:	ea81 0e03 	eor.w	lr, r1, r3
   12cec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   12cf0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   12cf4:	f000 8088 	beq.w	12e08 <__aeabi_ddiv+0x144>
   12cf8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   12cfc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   12d00:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   12d04:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   12d08:	ea4f 2202 	mov.w	r2, r2, lsl #8
   12d0c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   12d10:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   12d14:	ea4f 2600 	mov.w	r6, r0, lsl #8
   12d18:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   12d1c:	429d      	cmp	r5, r3
   12d1e:	bf08      	it	eq
   12d20:	4296      	cmpeq	r6, r2
   12d22:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   12d26:	f504 7440 	add.w	r4, r4, #768	; 0x300
   12d2a:	d202      	bcs.n	12d32 <__aeabi_ddiv+0x6e>
   12d2c:	085b      	lsrs	r3, r3, #1
   12d2e:	ea4f 0232 	mov.w	r2, r2, rrx
   12d32:	1ab6      	subs	r6, r6, r2
   12d34:	eb65 0503 	sbc.w	r5, r5, r3
   12d38:	085b      	lsrs	r3, r3, #1
   12d3a:	ea4f 0232 	mov.w	r2, r2, rrx
   12d3e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   12d42:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   12d46:	ebb6 0e02 	subs.w	lr, r6, r2
   12d4a:	eb75 0e03 	sbcs.w	lr, r5, r3
   12d4e:	bf22      	ittt	cs
   12d50:	1ab6      	subcs	r6, r6, r2
   12d52:	4675      	movcs	r5, lr
   12d54:	ea40 000c 	orrcs.w	r0, r0, ip
   12d58:	085b      	lsrs	r3, r3, #1
   12d5a:	ea4f 0232 	mov.w	r2, r2, rrx
   12d5e:	ebb6 0e02 	subs.w	lr, r6, r2
   12d62:	eb75 0e03 	sbcs.w	lr, r5, r3
   12d66:	bf22      	ittt	cs
   12d68:	1ab6      	subcs	r6, r6, r2
   12d6a:	4675      	movcs	r5, lr
   12d6c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   12d70:	085b      	lsrs	r3, r3, #1
   12d72:	ea4f 0232 	mov.w	r2, r2, rrx
   12d76:	ebb6 0e02 	subs.w	lr, r6, r2
   12d7a:	eb75 0e03 	sbcs.w	lr, r5, r3
   12d7e:	bf22      	ittt	cs
   12d80:	1ab6      	subcs	r6, r6, r2
   12d82:	4675      	movcs	r5, lr
   12d84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   12d88:	085b      	lsrs	r3, r3, #1
   12d8a:	ea4f 0232 	mov.w	r2, r2, rrx
   12d8e:	ebb6 0e02 	subs.w	lr, r6, r2
   12d92:	eb75 0e03 	sbcs.w	lr, r5, r3
   12d96:	bf22      	ittt	cs
   12d98:	1ab6      	subcs	r6, r6, r2
   12d9a:	4675      	movcs	r5, lr
   12d9c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   12da0:	ea55 0e06 	orrs.w	lr, r5, r6
   12da4:	d018      	beq.n	12dd8 <__aeabi_ddiv+0x114>
   12da6:	ea4f 1505 	mov.w	r5, r5, lsl #4
   12daa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   12dae:	ea4f 1606 	mov.w	r6, r6, lsl #4
   12db2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12db6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   12dba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   12dbe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   12dc2:	d1c0      	bne.n	12d46 <__aeabi_ddiv+0x82>
   12dc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12dc8:	d10b      	bne.n	12de2 <__aeabi_ddiv+0x11e>
   12dca:	ea41 0100 	orr.w	r1, r1, r0
   12dce:	f04f 0000 	mov.w	r0, #0
   12dd2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   12dd6:	e7b6      	b.n	12d46 <__aeabi_ddiv+0x82>
   12dd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12ddc:	bf04      	itt	eq
   12dde:	4301      	orreq	r1, r0
   12de0:	2000      	moveq	r0, #0
   12de2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   12de6:	bf88      	it	hi
   12de8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   12dec:	f63f aeaf 	bhi.w	12b4e <__aeabi_dmul+0xde>
   12df0:	ebb5 0c03 	subs.w	ip, r5, r3
   12df4:	bf04      	itt	eq
   12df6:	ebb6 0c02 	subseq.w	ip, r6, r2
   12dfa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   12dfe:	f150 0000 	adcs.w	r0, r0, #0
   12e02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12e06:	bd70      	pop	{r4, r5, r6, pc}
   12e08:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   12e0c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   12e10:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   12e14:	bfc2      	ittt	gt
   12e16:	ebd4 050c 	rsbsgt	r5, r4, ip
   12e1a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   12e1e:	bd70      	popgt	{r4, r5, r6, pc}
   12e20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12e24:	f04f 0e00 	mov.w	lr, #0
   12e28:	3c01      	subs	r4, #1
   12e2a:	e690      	b.n	12b4e <__aeabi_dmul+0xde>
   12e2c:	ea45 0e06 	orr.w	lr, r5, r6
   12e30:	e68d      	b.n	12b4e <__aeabi_dmul+0xde>
   12e32:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   12e36:	ea94 0f0c 	teq	r4, ip
   12e3a:	bf08      	it	eq
   12e3c:	ea95 0f0c 	teqeq	r5, ip
   12e40:	f43f af3b 	beq.w	12cba <__aeabi_dmul+0x24a>
   12e44:	ea94 0f0c 	teq	r4, ip
   12e48:	d10a      	bne.n	12e60 <__aeabi_ddiv+0x19c>
   12e4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   12e4e:	f47f af34 	bne.w	12cba <__aeabi_dmul+0x24a>
   12e52:	ea95 0f0c 	teq	r5, ip
   12e56:	f47f af25 	bne.w	12ca4 <__aeabi_dmul+0x234>
   12e5a:	4610      	mov	r0, r2
   12e5c:	4619      	mov	r1, r3
   12e5e:	e72c      	b.n	12cba <__aeabi_dmul+0x24a>
   12e60:	ea95 0f0c 	teq	r5, ip
   12e64:	d106      	bne.n	12e74 <__aeabi_ddiv+0x1b0>
   12e66:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   12e6a:	f43f aefd 	beq.w	12c68 <__aeabi_dmul+0x1f8>
   12e6e:	4610      	mov	r0, r2
   12e70:	4619      	mov	r1, r3
   12e72:	e722      	b.n	12cba <__aeabi_dmul+0x24a>
   12e74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   12e78:	bf18      	it	ne
   12e7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   12e7e:	f47f aec5 	bne.w	12c0c <__aeabi_dmul+0x19c>
   12e82:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   12e86:	f47f af0d 	bne.w	12ca4 <__aeabi_dmul+0x234>
   12e8a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   12e8e:	f47f aeeb 	bne.w	12c68 <__aeabi_dmul+0x1f8>
   12e92:	e712      	b.n	12cba <__aeabi_dmul+0x24a>

00012e94 <__aeabi_d2uiz>:
   12e94:	004a      	lsls	r2, r1, #1
   12e96:	d211      	bcs.n	12ebc <__aeabi_d2uiz+0x28>
   12e98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   12e9c:	d211      	bcs.n	12ec2 <__aeabi_d2uiz+0x2e>
   12e9e:	d50d      	bpl.n	12ebc <__aeabi_d2uiz+0x28>
   12ea0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   12ea4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   12ea8:	d40e      	bmi.n	12ec8 <__aeabi_d2uiz+0x34>
   12eaa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   12eae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   12eb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   12eb6:	fa23 f002 	lsr.w	r0, r3, r2
   12eba:	4770      	bx	lr
   12ebc:	f04f 0000 	mov.w	r0, #0
   12ec0:	4770      	bx	lr
   12ec2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   12ec6:	d102      	bne.n	12ece <__aeabi_d2uiz+0x3a>
   12ec8:	f04f 30ff 	mov.w	r0, #4294967295
   12ecc:	4770      	bx	lr
   12ece:	f04f 0000 	mov.w	r0, #0
   12ed2:	4770      	bx	lr

00012ed4 <__libc_init_array>:
   12ed4:	b570      	push	{r4, r5, r6, lr}
   12ed6:	4e0d      	ldr	r6, [pc, #52]	; (12f0c <__libc_init_array+0x38>)
   12ed8:	4c0d      	ldr	r4, [pc, #52]	; (12f10 <__libc_init_array+0x3c>)
   12eda:	1ba4      	subs	r4, r4, r6
   12edc:	10a4      	asrs	r4, r4, #2
   12ede:	2500      	movs	r5, #0
   12ee0:	42a5      	cmp	r5, r4
   12ee2:	d109      	bne.n	12ef8 <__libc_init_array+0x24>
   12ee4:	4e0b      	ldr	r6, [pc, #44]	; (12f14 <__libc_init_array+0x40>)
   12ee6:	4c0c      	ldr	r4, [pc, #48]	; (12f18 <__libc_init_array+0x44>)
   12ee8:	f002 f890 	bl	1500c <_init>
   12eec:	1ba4      	subs	r4, r4, r6
   12eee:	10a4      	asrs	r4, r4, #2
   12ef0:	2500      	movs	r5, #0
   12ef2:	42a5      	cmp	r5, r4
   12ef4:	d105      	bne.n	12f02 <__libc_init_array+0x2e>
   12ef6:	bd70      	pop	{r4, r5, r6, pc}
   12ef8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   12efc:	4798      	blx	r3
   12efe:	3501      	adds	r5, #1
   12f00:	e7ee      	b.n	12ee0 <__libc_init_array+0xc>
   12f02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
   12f06:	4798      	blx	r3
   12f08:	3501      	adds	r5, #1
   12f0a:	e7f2      	b.n	12ef2 <__libc_init_array+0x1e>
   12f0c:	00015018 	.word	0x00015018
   12f10:	00015018 	.word	0x00015018
   12f14:	00015018 	.word	0x00015018
   12f18:	0001501c 	.word	0x0001501c

00012f1c <malloc>:
   12f1c:	4b02      	ldr	r3, [pc, #8]	; (12f28 <malloc+0xc>)
   12f1e:	4601      	mov	r1, r0
   12f20:	6818      	ldr	r0, [r3, #0]
   12f22:	f000 b865 	b.w	12ff0 <_malloc_r>
   12f26:	bf00      	nop
   12f28:	20000548 	.word	0x20000548

00012f2c <memcpy>:
   12f2c:	b510      	push	{r4, lr}
   12f2e:	1e43      	subs	r3, r0, #1
   12f30:	440a      	add	r2, r1
   12f32:	4291      	cmp	r1, r2
   12f34:	d100      	bne.n	12f38 <memcpy+0xc>
   12f36:	bd10      	pop	{r4, pc}
   12f38:	f811 4b01 	ldrb.w	r4, [r1], #1
   12f3c:	f803 4f01 	strb.w	r4, [r3, #1]!
   12f40:	e7f7      	b.n	12f32 <memcpy+0x6>

00012f42 <memset>:
   12f42:	4402      	add	r2, r0
   12f44:	4603      	mov	r3, r0
   12f46:	4293      	cmp	r3, r2
   12f48:	d100      	bne.n	12f4c <memset+0xa>
   12f4a:	4770      	bx	lr
   12f4c:	f803 1b01 	strb.w	r1, [r3], #1
   12f50:	e7f9      	b.n	12f46 <memset+0x4>
	...

00012f54 <_free_r>:
   12f54:	b538      	push	{r3, r4, r5, lr}
   12f56:	4605      	mov	r5, r0
   12f58:	2900      	cmp	r1, #0
   12f5a:	d045      	beq.n	12fe8 <_free_r+0x94>
   12f5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
   12f60:	1f0c      	subs	r4, r1, #4
   12f62:	2b00      	cmp	r3, #0
   12f64:	bfb8      	it	lt
   12f66:	18e4      	addlt	r4, r4, r3
   12f68:	f000 fd1c 	bl	139a4 <__malloc_lock>
   12f6c:	4a1f      	ldr	r2, [pc, #124]	; (12fec <_free_r+0x98>)
   12f6e:	6813      	ldr	r3, [r2, #0]
   12f70:	4610      	mov	r0, r2
   12f72:	b933      	cbnz	r3, 12f82 <_free_r+0x2e>
   12f74:	6063      	str	r3, [r4, #4]
   12f76:	6014      	str	r4, [r2, #0]
   12f78:	4628      	mov	r0, r5
   12f7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   12f7e:	f000 bd12 	b.w	139a6 <__malloc_unlock>
   12f82:	42a3      	cmp	r3, r4
   12f84:	d90c      	bls.n	12fa0 <_free_r+0x4c>
   12f86:	6821      	ldr	r1, [r4, #0]
   12f88:	1862      	adds	r2, r4, r1
   12f8a:	4293      	cmp	r3, r2
   12f8c:	bf04      	itt	eq
   12f8e:	681a      	ldreq	r2, [r3, #0]
   12f90:	685b      	ldreq	r3, [r3, #4]
   12f92:	6063      	str	r3, [r4, #4]
   12f94:	bf04      	itt	eq
   12f96:	1852      	addeq	r2, r2, r1
   12f98:	6022      	streq	r2, [r4, #0]
   12f9a:	6004      	str	r4, [r0, #0]
   12f9c:	e7ec      	b.n	12f78 <_free_r+0x24>
   12f9e:	4613      	mov	r3, r2
   12fa0:	685a      	ldr	r2, [r3, #4]
   12fa2:	b10a      	cbz	r2, 12fa8 <_free_r+0x54>
   12fa4:	42a2      	cmp	r2, r4
   12fa6:	d9fa      	bls.n	12f9e <_free_r+0x4a>
   12fa8:	6819      	ldr	r1, [r3, #0]
   12faa:	1858      	adds	r0, r3, r1
   12fac:	42a0      	cmp	r0, r4
   12fae:	d10b      	bne.n	12fc8 <_free_r+0x74>
   12fb0:	6820      	ldr	r0, [r4, #0]
   12fb2:	4401      	add	r1, r0
   12fb4:	1858      	adds	r0, r3, r1
   12fb6:	4282      	cmp	r2, r0
   12fb8:	6019      	str	r1, [r3, #0]
   12fba:	d1dd      	bne.n	12f78 <_free_r+0x24>
   12fbc:	6810      	ldr	r0, [r2, #0]
   12fbe:	6852      	ldr	r2, [r2, #4]
   12fc0:	605a      	str	r2, [r3, #4]
   12fc2:	4401      	add	r1, r0
   12fc4:	6019      	str	r1, [r3, #0]
   12fc6:	e7d7      	b.n	12f78 <_free_r+0x24>
   12fc8:	d902      	bls.n	12fd0 <_free_r+0x7c>
   12fca:	230c      	movs	r3, #12
   12fcc:	602b      	str	r3, [r5, #0]
   12fce:	e7d3      	b.n	12f78 <_free_r+0x24>
   12fd0:	6820      	ldr	r0, [r4, #0]
   12fd2:	1821      	adds	r1, r4, r0
   12fd4:	428a      	cmp	r2, r1
   12fd6:	bf04      	itt	eq
   12fd8:	6811      	ldreq	r1, [r2, #0]
   12fda:	6852      	ldreq	r2, [r2, #4]
   12fdc:	6062      	str	r2, [r4, #4]
   12fde:	bf04      	itt	eq
   12fe0:	1809      	addeq	r1, r1, r0
   12fe2:	6021      	streq	r1, [r4, #0]
   12fe4:	605c      	str	r4, [r3, #4]
   12fe6:	e7c7      	b.n	12f78 <_free_r+0x24>
   12fe8:	bd38      	pop	{r3, r4, r5, pc}
   12fea:	bf00      	nop
   12fec:	20001040 	.word	0x20001040

00012ff0 <_malloc_r>:
   12ff0:	b570      	push	{r4, r5, r6, lr}
   12ff2:	1ccd      	adds	r5, r1, #3
   12ff4:	f025 0503 	bic.w	r5, r5, #3
   12ff8:	3508      	adds	r5, #8
   12ffa:	2d0c      	cmp	r5, #12
   12ffc:	bf38      	it	cc
   12ffe:	250c      	movcc	r5, #12
   13000:	2d00      	cmp	r5, #0
   13002:	4606      	mov	r6, r0
   13004:	db01      	blt.n	1300a <_malloc_r+0x1a>
   13006:	42a9      	cmp	r1, r5
   13008:	d903      	bls.n	13012 <_malloc_r+0x22>
   1300a:	230c      	movs	r3, #12
   1300c:	6033      	str	r3, [r6, #0]
   1300e:	2000      	movs	r0, #0
   13010:	bd70      	pop	{r4, r5, r6, pc}
   13012:	f000 fcc7 	bl	139a4 <__malloc_lock>
   13016:	4a23      	ldr	r2, [pc, #140]	; (130a4 <_malloc_r+0xb4>)
   13018:	6814      	ldr	r4, [r2, #0]
   1301a:	4621      	mov	r1, r4
   1301c:	b991      	cbnz	r1, 13044 <_malloc_r+0x54>
   1301e:	4c22      	ldr	r4, [pc, #136]	; (130a8 <_malloc_r+0xb8>)
   13020:	6823      	ldr	r3, [r4, #0]
   13022:	b91b      	cbnz	r3, 1302c <_malloc_r+0x3c>
   13024:	4630      	mov	r0, r6
   13026:	f000 f8f7 	bl	13218 <_sbrk_r>
   1302a:	6020      	str	r0, [r4, #0]
   1302c:	4629      	mov	r1, r5
   1302e:	4630      	mov	r0, r6
   13030:	f000 f8f2 	bl	13218 <_sbrk_r>
   13034:	1c43      	adds	r3, r0, #1
   13036:	d126      	bne.n	13086 <_malloc_r+0x96>
   13038:	230c      	movs	r3, #12
   1303a:	6033      	str	r3, [r6, #0]
   1303c:	4630      	mov	r0, r6
   1303e:	f000 fcb2 	bl	139a6 <__malloc_unlock>
   13042:	e7e4      	b.n	1300e <_malloc_r+0x1e>
   13044:	680b      	ldr	r3, [r1, #0]
   13046:	1b5b      	subs	r3, r3, r5
   13048:	d41a      	bmi.n	13080 <_malloc_r+0x90>
   1304a:	2b0b      	cmp	r3, #11
   1304c:	d90f      	bls.n	1306e <_malloc_r+0x7e>
   1304e:	600b      	str	r3, [r1, #0]
   13050:	50cd      	str	r5, [r1, r3]
   13052:	18cc      	adds	r4, r1, r3
   13054:	4630      	mov	r0, r6
   13056:	f000 fca6 	bl	139a6 <__malloc_unlock>
   1305a:	f104 000b 	add.w	r0, r4, #11
   1305e:	1d23      	adds	r3, r4, #4
   13060:	f020 0007 	bic.w	r0, r0, #7
   13064:	1ac3      	subs	r3, r0, r3
   13066:	d01b      	beq.n	130a0 <_malloc_r+0xb0>
   13068:	425a      	negs	r2, r3
   1306a:	50e2      	str	r2, [r4, r3]
   1306c:	bd70      	pop	{r4, r5, r6, pc}
   1306e:	428c      	cmp	r4, r1
   13070:	bf0d      	iteet	eq
   13072:	6863      	ldreq	r3, [r4, #4]
   13074:	684b      	ldrne	r3, [r1, #4]
   13076:	6063      	strne	r3, [r4, #4]
   13078:	6013      	streq	r3, [r2, #0]
   1307a:	bf18      	it	ne
   1307c:	460c      	movne	r4, r1
   1307e:	e7e9      	b.n	13054 <_malloc_r+0x64>
   13080:	460c      	mov	r4, r1
   13082:	6849      	ldr	r1, [r1, #4]
   13084:	e7ca      	b.n	1301c <_malloc_r+0x2c>
   13086:	1cc4      	adds	r4, r0, #3
   13088:	f024 0403 	bic.w	r4, r4, #3
   1308c:	42a0      	cmp	r0, r4
   1308e:	d005      	beq.n	1309c <_malloc_r+0xac>
   13090:	1a21      	subs	r1, r4, r0
   13092:	4630      	mov	r0, r6
   13094:	f000 f8c0 	bl	13218 <_sbrk_r>
   13098:	3001      	adds	r0, #1
   1309a:	d0cd      	beq.n	13038 <_malloc_r+0x48>
   1309c:	6025      	str	r5, [r4, #0]
   1309e:	e7d9      	b.n	13054 <_malloc_r+0x64>
   130a0:	bd70      	pop	{r4, r5, r6, pc}
   130a2:	bf00      	nop
   130a4:	20001040 	.word	0x20001040
   130a8:	20001044 	.word	0x20001044

000130ac <iprintf>:
   130ac:	b40f      	push	{r0, r1, r2, r3}
   130ae:	4b0a      	ldr	r3, [pc, #40]	; (130d8 <iprintf+0x2c>)
   130b0:	b513      	push	{r0, r1, r4, lr}
   130b2:	681c      	ldr	r4, [r3, #0]
   130b4:	b124      	cbz	r4, 130c0 <iprintf+0x14>
   130b6:	69a3      	ldr	r3, [r4, #24]
   130b8:	b913      	cbnz	r3, 130c0 <iprintf+0x14>
   130ba:	4620      	mov	r0, r4
   130bc:	f000 fb84 	bl	137c8 <__sinit>
   130c0:	ab05      	add	r3, sp, #20
   130c2:	9a04      	ldr	r2, [sp, #16]
   130c4:	68a1      	ldr	r1, [r4, #8]
   130c6:	9301      	str	r3, [sp, #4]
   130c8:	4620      	mov	r0, r4
   130ca:	f000 fde5 	bl	13c98 <_vfiprintf_r>
   130ce:	b002      	add	sp, #8
   130d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   130d4:	b004      	add	sp, #16
   130d6:	4770      	bx	lr
   130d8:	20000548 	.word	0x20000548

000130dc <_puts_r>:
   130dc:	b570      	push	{r4, r5, r6, lr}
   130de:	460e      	mov	r6, r1
   130e0:	4605      	mov	r5, r0
   130e2:	b118      	cbz	r0, 130ec <_puts_r+0x10>
   130e4:	6983      	ldr	r3, [r0, #24]
   130e6:	b90b      	cbnz	r3, 130ec <_puts_r+0x10>
   130e8:	f000 fb6e 	bl	137c8 <__sinit>
   130ec:	69ab      	ldr	r3, [r5, #24]
   130ee:	68ac      	ldr	r4, [r5, #8]
   130f0:	b913      	cbnz	r3, 130f8 <_puts_r+0x1c>
   130f2:	4628      	mov	r0, r5
   130f4:	f000 fb68 	bl	137c8 <__sinit>
   130f8:	4b23      	ldr	r3, [pc, #140]	; (13188 <_puts_r+0xac>)
   130fa:	429c      	cmp	r4, r3
   130fc:	d117      	bne.n	1312e <_puts_r+0x52>
   130fe:	686c      	ldr	r4, [r5, #4]
   13100:	89a3      	ldrh	r3, [r4, #12]
   13102:	071b      	lsls	r3, r3, #28
   13104:	d51d      	bpl.n	13142 <_puts_r+0x66>
   13106:	6923      	ldr	r3, [r4, #16]
   13108:	b1db      	cbz	r3, 13142 <_puts_r+0x66>
   1310a:	3e01      	subs	r6, #1
   1310c:	68a3      	ldr	r3, [r4, #8]
   1310e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
   13112:	3b01      	subs	r3, #1
   13114:	60a3      	str	r3, [r4, #8]
   13116:	b9e9      	cbnz	r1, 13154 <_puts_r+0x78>
   13118:	2b00      	cmp	r3, #0
   1311a:	da2e      	bge.n	1317a <_puts_r+0x9e>
   1311c:	4622      	mov	r2, r4
   1311e:	210a      	movs	r1, #10
   13120:	4628      	mov	r0, r5
   13122:	f000 f99f 	bl	13464 <__swbuf_r>
   13126:	3001      	adds	r0, #1
   13128:	d011      	beq.n	1314e <_puts_r+0x72>
   1312a:	200a      	movs	r0, #10
   1312c:	bd70      	pop	{r4, r5, r6, pc}
   1312e:	4b17      	ldr	r3, [pc, #92]	; (1318c <_puts_r+0xb0>)
   13130:	429c      	cmp	r4, r3
   13132:	d101      	bne.n	13138 <_puts_r+0x5c>
   13134:	68ac      	ldr	r4, [r5, #8]
   13136:	e7e3      	b.n	13100 <_puts_r+0x24>
   13138:	4b15      	ldr	r3, [pc, #84]	; (13190 <_puts_r+0xb4>)
   1313a:	429c      	cmp	r4, r3
   1313c:	bf08      	it	eq
   1313e:	68ec      	ldreq	r4, [r5, #12]
   13140:	e7de      	b.n	13100 <_puts_r+0x24>
   13142:	4621      	mov	r1, r4
   13144:	4628      	mov	r0, r5
   13146:	f000 f9df 	bl	13508 <__swsetup_r>
   1314a:	2800      	cmp	r0, #0
   1314c:	d0dd      	beq.n	1310a <_puts_r+0x2e>
   1314e:	f04f 30ff 	mov.w	r0, #4294967295
   13152:	bd70      	pop	{r4, r5, r6, pc}
   13154:	2b00      	cmp	r3, #0
   13156:	da04      	bge.n	13162 <_puts_r+0x86>
   13158:	69a2      	ldr	r2, [r4, #24]
   1315a:	4293      	cmp	r3, r2
   1315c:	db06      	blt.n	1316c <_puts_r+0x90>
   1315e:	290a      	cmp	r1, #10
   13160:	d004      	beq.n	1316c <_puts_r+0x90>
   13162:	6823      	ldr	r3, [r4, #0]
   13164:	1c5a      	adds	r2, r3, #1
   13166:	6022      	str	r2, [r4, #0]
   13168:	7019      	strb	r1, [r3, #0]
   1316a:	e7cf      	b.n	1310c <_puts_r+0x30>
   1316c:	4622      	mov	r2, r4
   1316e:	4628      	mov	r0, r5
   13170:	f000 f978 	bl	13464 <__swbuf_r>
   13174:	3001      	adds	r0, #1
   13176:	d1c9      	bne.n	1310c <_puts_r+0x30>
   13178:	e7e9      	b.n	1314e <_puts_r+0x72>
   1317a:	6823      	ldr	r3, [r4, #0]
   1317c:	200a      	movs	r0, #10
   1317e:	1c5a      	adds	r2, r3, #1
   13180:	6022      	str	r2, [r4, #0]
   13182:	7018      	strb	r0, [r3, #0]
   13184:	bd70      	pop	{r4, r5, r6, pc}
   13186:	bf00      	nop
   13188:	00014f98 	.word	0x00014f98
   1318c:	00014fb8 	.word	0x00014fb8
   13190:	00014f78 	.word	0x00014f78

00013194 <puts>:
   13194:	4b02      	ldr	r3, [pc, #8]	; (131a0 <puts+0xc>)
   13196:	4601      	mov	r1, r0
   13198:	6818      	ldr	r0, [r3, #0]
   1319a:	f7ff bf9f 	b.w	130dc <_puts_r>
   1319e:	bf00      	nop
   131a0:	20000548 	.word	0x20000548

000131a4 <rand>:
   131a4:	4b19      	ldr	r3, [pc, #100]	; (1320c <rand+0x68>)
   131a6:	b510      	push	{r4, lr}
   131a8:	681c      	ldr	r4, [r3, #0]
   131aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   131ac:	b9d3      	cbnz	r3, 131e4 <rand+0x40>
   131ae:	2018      	movs	r0, #24
   131b0:	f7ff feb4 	bl	12f1c <malloc>
   131b4:	f243 330e 	movw	r3, #13070	; 0x330e
   131b8:	63a0      	str	r0, [r4, #56]	; 0x38
   131ba:	8003      	strh	r3, [r0, #0]
   131bc:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   131c0:	8043      	strh	r3, [r0, #2]
   131c2:	f241 2334 	movw	r3, #4660	; 0x1234
   131c6:	8083      	strh	r3, [r0, #4]
   131c8:	f24e 636d 	movw	r3, #58989	; 0xe66d
   131cc:	80c3      	strh	r3, [r0, #6]
   131ce:	f64d 63ec 	movw	r3, #57068	; 0xdeec
   131d2:	8103      	strh	r3, [r0, #8]
   131d4:	2305      	movs	r3, #5
   131d6:	8143      	strh	r3, [r0, #10]
   131d8:	230b      	movs	r3, #11
   131da:	8183      	strh	r3, [r0, #12]
   131dc:	2201      	movs	r2, #1
   131de:	2300      	movs	r3, #0
   131e0:	e9c0 2304 	strd	r2, r3, [r0, #16]
   131e4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
   131e6:	480a      	ldr	r0, [pc, #40]	; (13210 <rand+0x6c>)
   131e8:	690a      	ldr	r2, [r1, #16]
   131ea:	694b      	ldr	r3, [r1, #20]
   131ec:	4c09      	ldr	r4, [pc, #36]	; (13214 <rand+0x70>)
   131ee:	4350      	muls	r0, r2
   131f0:	fb04 0003 	mla	r0, r4, r3, r0
   131f4:	fba2 2304 	umull	r2, r3, r2, r4
   131f8:	3201      	adds	r2, #1
   131fa:	4403      	add	r3, r0
   131fc:	f143 0300 	adc.w	r3, r3, #0
   13200:	e9c1 2304 	strd	r2, r3, [r1, #16]
   13204:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
   13208:	bd10      	pop	{r4, pc}
   1320a:	bf00      	nop
   1320c:	20000548 	.word	0x20000548
   13210:	5851f42d 	.word	0x5851f42d
   13214:	4c957f2d 	.word	0x4c957f2d

00013218 <_sbrk_r>:
   13218:	b538      	push	{r3, r4, r5, lr}
   1321a:	4c06      	ldr	r4, [pc, #24]	; (13234 <_sbrk_r+0x1c>)
   1321c:	2300      	movs	r3, #0
   1321e:	4605      	mov	r5, r0
   13220:	4608      	mov	r0, r1
   13222:	6023      	str	r3, [r4, #0]
   13224:	f7fa f892 	bl	d34c <_sbrk>
   13228:	1c43      	adds	r3, r0, #1
   1322a:	d102      	bne.n	13232 <_sbrk_r+0x1a>
   1322c:	6823      	ldr	r3, [r4, #0]
   1322e:	b103      	cbz	r3, 13232 <_sbrk_r+0x1a>
   13230:	602b      	str	r3, [r5, #0]
   13232:	bd38      	pop	{r3, r4, r5, pc}
   13234:	2001433c 	.word	0x2001433c

00013238 <setbuf>:
   13238:	2900      	cmp	r1, #0
   1323a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   1323e:	bf0c      	ite	eq
   13240:	2202      	moveq	r2, #2
   13242:	2200      	movne	r2, #0
   13244:	f000 b800 	b.w	13248 <setvbuf>

00013248 <setvbuf>:
   13248:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   1324c:	461d      	mov	r5, r3
   1324e:	4b51      	ldr	r3, [pc, #324]	; (13394 <setvbuf+0x14c>)
   13250:	681e      	ldr	r6, [r3, #0]
   13252:	4604      	mov	r4, r0
   13254:	460f      	mov	r7, r1
   13256:	4690      	mov	r8, r2
   13258:	b126      	cbz	r6, 13264 <setvbuf+0x1c>
   1325a:	69b3      	ldr	r3, [r6, #24]
   1325c:	b913      	cbnz	r3, 13264 <setvbuf+0x1c>
   1325e:	4630      	mov	r0, r6
   13260:	f000 fab2 	bl	137c8 <__sinit>
   13264:	4b4c      	ldr	r3, [pc, #304]	; (13398 <setvbuf+0x150>)
   13266:	429c      	cmp	r4, r3
   13268:	d152      	bne.n	13310 <setvbuf+0xc8>
   1326a:	6874      	ldr	r4, [r6, #4]
   1326c:	f1b8 0f02 	cmp.w	r8, #2
   13270:	d006      	beq.n	13280 <setvbuf+0x38>
   13272:	f1b8 0f01 	cmp.w	r8, #1
   13276:	f200 8089 	bhi.w	1338c <setvbuf+0x144>
   1327a:	2d00      	cmp	r5, #0
   1327c:	f2c0 8086 	blt.w	1338c <setvbuf+0x144>
   13280:	4621      	mov	r1, r4
   13282:	4630      	mov	r0, r6
   13284:	f000 fa36 	bl	136f4 <_fflush_r>
   13288:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1328a:	b141      	cbz	r1, 1329e <setvbuf+0x56>
   1328c:	f104 0344 	add.w	r3, r4, #68	; 0x44
   13290:	4299      	cmp	r1, r3
   13292:	d002      	beq.n	1329a <setvbuf+0x52>
   13294:	4630      	mov	r0, r6
   13296:	f7ff fe5d 	bl	12f54 <_free_r>
   1329a:	2300      	movs	r3, #0
   1329c:	6363      	str	r3, [r4, #52]	; 0x34
   1329e:	2300      	movs	r3, #0
   132a0:	61a3      	str	r3, [r4, #24]
   132a2:	6063      	str	r3, [r4, #4]
   132a4:	89a3      	ldrh	r3, [r4, #12]
   132a6:	061b      	lsls	r3, r3, #24
   132a8:	d503      	bpl.n	132b2 <setvbuf+0x6a>
   132aa:	6921      	ldr	r1, [r4, #16]
   132ac:	4630      	mov	r0, r6
   132ae:	f7ff fe51 	bl	12f54 <_free_r>
   132b2:	89a3      	ldrh	r3, [r4, #12]
   132b4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   132b8:	f023 0303 	bic.w	r3, r3, #3
   132bc:	f1b8 0f02 	cmp.w	r8, #2
   132c0:	81a3      	strh	r3, [r4, #12]
   132c2:	d05d      	beq.n	13380 <setvbuf+0x138>
   132c4:	ab01      	add	r3, sp, #4
   132c6:	466a      	mov	r2, sp
   132c8:	4621      	mov	r1, r4
   132ca:	4630      	mov	r0, r6
   132cc:	f000 fb06 	bl	138dc <__swhatbuf_r>
   132d0:	89a3      	ldrh	r3, [r4, #12]
   132d2:	4318      	orrs	r0, r3
   132d4:	81a0      	strh	r0, [r4, #12]
   132d6:	bb2d      	cbnz	r5, 13324 <setvbuf+0xdc>
   132d8:	9d00      	ldr	r5, [sp, #0]
   132da:	4628      	mov	r0, r5
   132dc:	f7ff fe1e 	bl	12f1c <malloc>
   132e0:	4607      	mov	r7, r0
   132e2:	2800      	cmp	r0, #0
   132e4:	d14e      	bne.n	13384 <setvbuf+0x13c>
   132e6:	f8dd 9000 	ldr.w	r9, [sp]
   132ea:	45a9      	cmp	r9, r5
   132ec:	d13c      	bne.n	13368 <setvbuf+0x120>
   132ee:	f04f 30ff 	mov.w	r0, #4294967295
   132f2:	89a3      	ldrh	r3, [r4, #12]
   132f4:	f043 0302 	orr.w	r3, r3, #2
   132f8:	81a3      	strh	r3, [r4, #12]
   132fa:	2300      	movs	r3, #0
   132fc:	60a3      	str	r3, [r4, #8]
   132fe:	f104 0347 	add.w	r3, r4, #71	; 0x47
   13302:	6023      	str	r3, [r4, #0]
   13304:	6123      	str	r3, [r4, #16]
   13306:	2301      	movs	r3, #1
   13308:	6163      	str	r3, [r4, #20]
   1330a:	b003      	add	sp, #12
   1330c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   13310:	4b22      	ldr	r3, [pc, #136]	; (1339c <setvbuf+0x154>)
   13312:	429c      	cmp	r4, r3
   13314:	d101      	bne.n	1331a <setvbuf+0xd2>
   13316:	68b4      	ldr	r4, [r6, #8]
   13318:	e7a8      	b.n	1326c <setvbuf+0x24>
   1331a:	4b21      	ldr	r3, [pc, #132]	; (133a0 <setvbuf+0x158>)
   1331c:	429c      	cmp	r4, r3
   1331e:	bf08      	it	eq
   13320:	68f4      	ldreq	r4, [r6, #12]
   13322:	e7a3      	b.n	1326c <setvbuf+0x24>
   13324:	2f00      	cmp	r7, #0
   13326:	d0d8      	beq.n	132da <setvbuf+0x92>
   13328:	69b3      	ldr	r3, [r6, #24]
   1332a:	b913      	cbnz	r3, 13332 <setvbuf+0xea>
   1332c:	4630      	mov	r0, r6
   1332e:	f000 fa4b 	bl	137c8 <__sinit>
   13332:	f1b8 0f01 	cmp.w	r8, #1
   13336:	bf08      	it	eq
   13338:	89a3      	ldrheq	r3, [r4, #12]
   1333a:	6027      	str	r7, [r4, #0]
   1333c:	bf04      	itt	eq
   1333e:	f043 0301 	orreq.w	r3, r3, #1
   13342:	81a3      	strheq	r3, [r4, #12]
   13344:	89a3      	ldrh	r3, [r4, #12]
   13346:	6127      	str	r7, [r4, #16]
   13348:	f013 0008 	ands.w	r0, r3, #8
   1334c:	6165      	str	r5, [r4, #20]
   1334e:	d01b      	beq.n	13388 <setvbuf+0x140>
   13350:	f013 0001 	ands.w	r0, r3, #1
   13354:	bf18      	it	ne
   13356:	426d      	negne	r5, r5
   13358:	f04f 0300 	mov.w	r3, #0
   1335c:	bf1d      	ittte	ne
   1335e:	60a3      	strne	r3, [r4, #8]
   13360:	61a5      	strne	r5, [r4, #24]
   13362:	4618      	movne	r0, r3
   13364:	60a5      	streq	r5, [r4, #8]
   13366:	e7d0      	b.n	1330a <setvbuf+0xc2>
   13368:	4648      	mov	r0, r9
   1336a:	f7ff fdd7 	bl	12f1c <malloc>
   1336e:	4607      	mov	r7, r0
   13370:	2800      	cmp	r0, #0
   13372:	d0bc      	beq.n	132ee <setvbuf+0xa6>
   13374:	89a3      	ldrh	r3, [r4, #12]
   13376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   1337a:	81a3      	strh	r3, [r4, #12]
   1337c:	464d      	mov	r5, r9
   1337e:	e7d3      	b.n	13328 <setvbuf+0xe0>
   13380:	2000      	movs	r0, #0
   13382:	e7b6      	b.n	132f2 <setvbuf+0xaa>
   13384:	46a9      	mov	r9, r5
   13386:	e7f5      	b.n	13374 <setvbuf+0x12c>
   13388:	60a0      	str	r0, [r4, #8]
   1338a:	e7be      	b.n	1330a <setvbuf+0xc2>
   1338c:	f04f 30ff 	mov.w	r0, #4294967295
   13390:	e7bb      	b.n	1330a <setvbuf+0xc2>
   13392:	bf00      	nop
   13394:	20000548 	.word	0x20000548
   13398:	00014f98 	.word	0x00014f98
   1339c:	00014fb8 	.word	0x00014fb8
   133a0:	00014f78 	.word	0x00014f78

000133a4 <sniprintf>:
   133a4:	b40c      	push	{r2, r3}
   133a6:	b530      	push	{r4, r5, lr}
   133a8:	4b17      	ldr	r3, [pc, #92]	; (13408 <sniprintf+0x64>)
   133aa:	1e0c      	subs	r4, r1, #0
   133ac:	b09d      	sub	sp, #116	; 0x74
   133ae:	681d      	ldr	r5, [r3, #0]
   133b0:	da08      	bge.n	133c4 <sniprintf+0x20>
   133b2:	238b      	movs	r3, #139	; 0x8b
   133b4:	602b      	str	r3, [r5, #0]
   133b6:	f04f 30ff 	mov.w	r0, #4294967295
   133ba:	b01d      	add	sp, #116	; 0x74
   133bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   133c0:	b002      	add	sp, #8
   133c2:	4770      	bx	lr
   133c4:	f44f 7302 	mov.w	r3, #520	; 0x208
   133c8:	f8ad 3014 	strh.w	r3, [sp, #20]
   133cc:	bf14      	ite	ne
   133ce:	f104 33ff 	addne.w	r3, r4, #4294967295
   133d2:	4623      	moveq	r3, r4
   133d4:	9304      	str	r3, [sp, #16]
   133d6:	9307      	str	r3, [sp, #28]
   133d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   133dc:	9002      	str	r0, [sp, #8]
   133de:	9006      	str	r0, [sp, #24]
   133e0:	f8ad 3016 	strh.w	r3, [sp, #22]
   133e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
   133e6:	ab21      	add	r3, sp, #132	; 0x84
   133e8:	a902      	add	r1, sp, #8
   133ea:	4628      	mov	r0, r5
   133ec:	9301      	str	r3, [sp, #4]
   133ee:	f000 fb37 	bl	13a60 <_svfiprintf_r>
   133f2:	1c43      	adds	r3, r0, #1
   133f4:	bfbc      	itt	lt
   133f6:	238b      	movlt	r3, #139	; 0x8b
   133f8:	602b      	strlt	r3, [r5, #0]
   133fa:	2c00      	cmp	r4, #0
   133fc:	d0dd      	beq.n	133ba <sniprintf+0x16>
   133fe:	9b02      	ldr	r3, [sp, #8]
   13400:	2200      	movs	r2, #0
   13402:	701a      	strb	r2, [r3, #0]
   13404:	e7d9      	b.n	133ba <sniprintf+0x16>
   13406:	bf00      	nop
   13408:	20000548 	.word	0x20000548

0001340c <siprintf>:
   1340c:	b40e      	push	{r1, r2, r3}
   1340e:	b500      	push	{lr}
   13410:	b09c      	sub	sp, #112	; 0x70
   13412:	f44f 7102 	mov.w	r1, #520	; 0x208
   13416:	ab1d      	add	r3, sp, #116	; 0x74
   13418:	f8ad 1014 	strh.w	r1, [sp, #20]
   1341c:	9002      	str	r0, [sp, #8]
   1341e:	9006      	str	r0, [sp, #24]
   13420:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
   13424:	480a      	ldr	r0, [pc, #40]	; (13450 <siprintf+0x44>)
   13426:	9104      	str	r1, [sp, #16]
   13428:	9107      	str	r1, [sp, #28]
   1342a:	f64f 71ff 	movw	r1, #65535	; 0xffff
   1342e:	f853 2b04 	ldr.w	r2, [r3], #4
   13432:	f8ad 1016 	strh.w	r1, [sp, #22]
   13436:	6800      	ldr	r0, [r0, #0]
   13438:	9301      	str	r3, [sp, #4]
   1343a:	a902      	add	r1, sp, #8
   1343c:	f000 fb10 	bl	13a60 <_svfiprintf_r>
   13440:	9b02      	ldr	r3, [sp, #8]
   13442:	2200      	movs	r2, #0
   13444:	701a      	strb	r2, [r3, #0]
   13446:	b01c      	add	sp, #112	; 0x70
   13448:	f85d eb04 	ldr.w	lr, [sp], #4
   1344c:	b003      	add	sp, #12
   1344e:	4770      	bx	lr
   13450:	20000548 	.word	0x20000548

00013454 <strlen>:
   13454:	4603      	mov	r3, r0
   13456:	f813 2b01 	ldrb.w	r2, [r3], #1
   1345a:	2a00      	cmp	r2, #0
   1345c:	d1fb      	bne.n	13456 <strlen+0x2>
   1345e:	1a18      	subs	r0, r3, r0
   13460:	3801      	subs	r0, #1
   13462:	4770      	bx	lr

00013464 <__swbuf_r>:
   13464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13466:	460e      	mov	r6, r1
   13468:	4614      	mov	r4, r2
   1346a:	4605      	mov	r5, r0
   1346c:	b118      	cbz	r0, 13476 <__swbuf_r+0x12>
   1346e:	6983      	ldr	r3, [r0, #24]
   13470:	b90b      	cbnz	r3, 13476 <__swbuf_r+0x12>
   13472:	f000 f9a9 	bl	137c8 <__sinit>
   13476:	4b21      	ldr	r3, [pc, #132]	; (134fc <__swbuf_r+0x98>)
   13478:	429c      	cmp	r4, r3
   1347a:	d12a      	bne.n	134d2 <__swbuf_r+0x6e>
   1347c:	686c      	ldr	r4, [r5, #4]
   1347e:	69a3      	ldr	r3, [r4, #24]
   13480:	60a3      	str	r3, [r4, #8]
   13482:	89a3      	ldrh	r3, [r4, #12]
   13484:	071a      	lsls	r2, r3, #28
   13486:	d52e      	bpl.n	134e6 <__swbuf_r+0x82>
   13488:	6923      	ldr	r3, [r4, #16]
   1348a:	b363      	cbz	r3, 134e6 <__swbuf_r+0x82>
   1348c:	6923      	ldr	r3, [r4, #16]
   1348e:	6820      	ldr	r0, [r4, #0]
   13490:	1ac0      	subs	r0, r0, r3
   13492:	6963      	ldr	r3, [r4, #20]
   13494:	b2f6      	uxtb	r6, r6
   13496:	4298      	cmp	r0, r3
   13498:	4637      	mov	r7, r6
   1349a:	db04      	blt.n	134a6 <__swbuf_r+0x42>
   1349c:	4621      	mov	r1, r4
   1349e:	4628      	mov	r0, r5
   134a0:	f000 f928 	bl	136f4 <_fflush_r>
   134a4:	bb28      	cbnz	r0, 134f2 <__swbuf_r+0x8e>
   134a6:	68a3      	ldr	r3, [r4, #8]
   134a8:	3b01      	subs	r3, #1
   134aa:	60a3      	str	r3, [r4, #8]
   134ac:	6823      	ldr	r3, [r4, #0]
   134ae:	1c5a      	adds	r2, r3, #1
   134b0:	6022      	str	r2, [r4, #0]
   134b2:	701e      	strb	r6, [r3, #0]
   134b4:	6963      	ldr	r3, [r4, #20]
   134b6:	3001      	adds	r0, #1
   134b8:	4298      	cmp	r0, r3
   134ba:	d004      	beq.n	134c6 <__swbuf_r+0x62>
   134bc:	89a3      	ldrh	r3, [r4, #12]
   134be:	07db      	lsls	r3, r3, #31
   134c0:	d519      	bpl.n	134f6 <__swbuf_r+0x92>
   134c2:	2e0a      	cmp	r6, #10
   134c4:	d117      	bne.n	134f6 <__swbuf_r+0x92>
   134c6:	4621      	mov	r1, r4
   134c8:	4628      	mov	r0, r5
   134ca:	f000 f913 	bl	136f4 <_fflush_r>
   134ce:	b190      	cbz	r0, 134f6 <__swbuf_r+0x92>
   134d0:	e00f      	b.n	134f2 <__swbuf_r+0x8e>
   134d2:	4b0b      	ldr	r3, [pc, #44]	; (13500 <__swbuf_r+0x9c>)
   134d4:	429c      	cmp	r4, r3
   134d6:	d101      	bne.n	134dc <__swbuf_r+0x78>
   134d8:	68ac      	ldr	r4, [r5, #8]
   134da:	e7d0      	b.n	1347e <__swbuf_r+0x1a>
   134dc:	4b09      	ldr	r3, [pc, #36]	; (13504 <__swbuf_r+0xa0>)
   134de:	429c      	cmp	r4, r3
   134e0:	bf08      	it	eq
   134e2:	68ec      	ldreq	r4, [r5, #12]
   134e4:	e7cb      	b.n	1347e <__swbuf_r+0x1a>
   134e6:	4621      	mov	r1, r4
   134e8:	4628      	mov	r0, r5
   134ea:	f000 f80d 	bl	13508 <__swsetup_r>
   134ee:	2800      	cmp	r0, #0
   134f0:	d0cc      	beq.n	1348c <__swbuf_r+0x28>
   134f2:	f04f 37ff 	mov.w	r7, #4294967295
   134f6:	4638      	mov	r0, r7
   134f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   134fa:	bf00      	nop
   134fc:	00014f98 	.word	0x00014f98
   13500:	00014fb8 	.word	0x00014fb8
   13504:	00014f78 	.word	0x00014f78

00013508 <__swsetup_r>:
   13508:	4b32      	ldr	r3, [pc, #200]	; (135d4 <__swsetup_r+0xcc>)
   1350a:	b570      	push	{r4, r5, r6, lr}
   1350c:	681d      	ldr	r5, [r3, #0]
   1350e:	4606      	mov	r6, r0
   13510:	460c      	mov	r4, r1
   13512:	b125      	cbz	r5, 1351e <__swsetup_r+0x16>
   13514:	69ab      	ldr	r3, [r5, #24]
   13516:	b913      	cbnz	r3, 1351e <__swsetup_r+0x16>
   13518:	4628      	mov	r0, r5
   1351a:	f000 f955 	bl	137c8 <__sinit>
   1351e:	4b2e      	ldr	r3, [pc, #184]	; (135d8 <__swsetup_r+0xd0>)
   13520:	429c      	cmp	r4, r3
   13522:	d10f      	bne.n	13544 <__swsetup_r+0x3c>
   13524:	686c      	ldr	r4, [r5, #4]
   13526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   1352a:	b29a      	uxth	r2, r3
   1352c:	0715      	lsls	r5, r2, #28
   1352e:	d42c      	bmi.n	1358a <__swsetup_r+0x82>
   13530:	06d0      	lsls	r0, r2, #27
   13532:	d411      	bmi.n	13558 <__swsetup_r+0x50>
   13534:	2209      	movs	r2, #9
   13536:	6032      	str	r2, [r6, #0]
   13538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   1353c:	81a3      	strh	r3, [r4, #12]
   1353e:	f04f 30ff 	mov.w	r0, #4294967295
   13542:	bd70      	pop	{r4, r5, r6, pc}
   13544:	4b25      	ldr	r3, [pc, #148]	; (135dc <__swsetup_r+0xd4>)
   13546:	429c      	cmp	r4, r3
   13548:	d101      	bne.n	1354e <__swsetup_r+0x46>
   1354a:	68ac      	ldr	r4, [r5, #8]
   1354c:	e7eb      	b.n	13526 <__swsetup_r+0x1e>
   1354e:	4b24      	ldr	r3, [pc, #144]	; (135e0 <__swsetup_r+0xd8>)
   13550:	429c      	cmp	r4, r3
   13552:	bf08      	it	eq
   13554:	68ec      	ldreq	r4, [r5, #12]
   13556:	e7e6      	b.n	13526 <__swsetup_r+0x1e>
   13558:	0751      	lsls	r1, r2, #29
   1355a:	d512      	bpl.n	13582 <__swsetup_r+0x7a>
   1355c:	6b61      	ldr	r1, [r4, #52]	; 0x34
   1355e:	b141      	cbz	r1, 13572 <__swsetup_r+0x6a>
   13560:	f104 0344 	add.w	r3, r4, #68	; 0x44
   13564:	4299      	cmp	r1, r3
   13566:	d002      	beq.n	1356e <__swsetup_r+0x66>
   13568:	4630      	mov	r0, r6
   1356a:	f7ff fcf3 	bl	12f54 <_free_r>
   1356e:	2300      	movs	r3, #0
   13570:	6363      	str	r3, [r4, #52]	; 0x34
   13572:	89a3      	ldrh	r3, [r4, #12]
   13574:	f023 0324 	bic.w	r3, r3, #36	; 0x24
   13578:	81a3      	strh	r3, [r4, #12]
   1357a:	2300      	movs	r3, #0
   1357c:	6063      	str	r3, [r4, #4]
   1357e:	6923      	ldr	r3, [r4, #16]
   13580:	6023      	str	r3, [r4, #0]
   13582:	89a3      	ldrh	r3, [r4, #12]
   13584:	f043 0308 	orr.w	r3, r3, #8
   13588:	81a3      	strh	r3, [r4, #12]
   1358a:	6923      	ldr	r3, [r4, #16]
   1358c:	b94b      	cbnz	r3, 135a2 <__swsetup_r+0x9a>
   1358e:	89a3      	ldrh	r3, [r4, #12]
   13590:	f403 7320 	and.w	r3, r3, #640	; 0x280
   13594:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   13598:	d003      	beq.n	135a2 <__swsetup_r+0x9a>
   1359a:	4621      	mov	r1, r4
   1359c:	4630      	mov	r0, r6
   1359e:	f000 f9c1 	bl	13924 <__smakebuf_r>
   135a2:	89a2      	ldrh	r2, [r4, #12]
   135a4:	f012 0301 	ands.w	r3, r2, #1
   135a8:	d00c      	beq.n	135c4 <__swsetup_r+0xbc>
   135aa:	2300      	movs	r3, #0
   135ac:	60a3      	str	r3, [r4, #8]
   135ae:	6963      	ldr	r3, [r4, #20]
   135b0:	425b      	negs	r3, r3
   135b2:	61a3      	str	r3, [r4, #24]
   135b4:	6923      	ldr	r3, [r4, #16]
   135b6:	b953      	cbnz	r3, 135ce <__swsetup_r+0xc6>
   135b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   135bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
   135c0:	d1ba      	bne.n	13538 <__swsetup_r+0x30>
   135c2:	bd70      	pop	{r4, r5, r6, pc}
   135c4:	0792      	lsls	r2, r2, #30
   135c6:	bf58      	it	pl
   135c8:	6963      	ldrpl	r3, [r4, #20]
   135ca:	60a3      	str	r3, [r4, #8]
   135cc:	e7f2      	b.n	135b4 <__swsetup_r+0xac>
   135ce:	2000      	movs	r0, #0
   135d0:	e7f7      	b.n	135c2 <__swsetup_r+0xba>
   135d2:	bf00      	nop
   135d4:	20000548 	.word	0x20000548
   135d8:	00014f98 	.word	0x00014f98
   135dc:	00014fb8 	.word	0x00014fb8
   135e0:	00014f78 	.word	0x00014f78

000135e4 <__sflush_r>:
   135e4:	898a      	ldrh	r2, [r1, #12]
   135e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   135ea:	4605      	mov	r5, r0
   135ec:	0710      	lsls	r0, r2, #28
   135ee:	460c      	mov	r4, r1
   135f0:	d45a      	bmi.n	136a8 <__sflush_r+0xc4>
   135f2:	684b      	ldr	r3, [r1, #4]
   135f4:	2b00      	cmp	r3, #0
   135f6:	dc05      	bgt.n	13604 <__sflush_r+0x20>
   135f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   135fa:	2b00      	cmp	r3, #0
   135fc:	dc02      	bgt.n	13604 <__sflush_r+0x20>
   135fe:	2000      	movs	r0, #0
   13600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13604:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   13606:	2e00      	cmp	r6, #0
   13608:	d0f9      	beq.n	135fe <__sflush_r+0x1a>
   1360a:	2300      	movs	r3, #0
   1360c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
   13610:	682f      	ldr	r7, [r5, #0]
   13612:	602b      	str	r3, [r5, #0]
   13614:	d033      	beq.n	1367e <__sflush_r+0x9a>
   13616:	6d60      	ldr	r0, [r4, #84]	; 0x54
   13618:	89a3      	ldrh	r3, [r4, #12]
   1361a:	075a      	lsls	r2, r3, #29
   1361c:	d505      	bpl.n	1362a <__sflush_r+0x46>
   1361e:	6863      	ldr	r3, [r4, #4]
   13620:	1ac0      	subs	r0, r0, r3
   13622:	6b63      	ldr	r3, [r4, #52]	; 0x34
   13624:	b10b      	cbz	r3, 1362a <__sflush_r+0x46>
   13626:	6c23      	ldr	r3, [r4, #64]	; 0x40
   13628:	1ac0      	subs	r0, r0, r3
   1362a:	2300      	movs	r3, #0
   1362c:	4602      	mov	r2, r0
   1362e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   13630:	6a21      	ldr	r1, [r4, #32]
   13632:	4628      	mov	r0, r5
   13634:	47b0      	blx	r6
   13636:	1c43      	adds	r3, r0, #1
   13638:	89a3      	ldrh	r3, [r4, #12]
   1363a:	d106      	bne.n	1364a <__sflush_r+0x66>
   1363c:	6829      	ldr	r1, [r5, #0]
   1363e:	291d      	cmp	r1, #29
   13640:	d84b      	bhi.n	136da <__sflush_r+0xf6>
   13642:	4a2b      	ldr	r2, [pc, #172]	; (136f0 <__sflush_r+0x10c>)
   13644:	40ca      	lsrs	r2, r1
   13646:	07d6      	lsls	r6, r2, #31
   13648:	d547      	bpl.n	136da <__sflush_r+0xf6>
   1364a:	2200      	movs	r2, #0
   1364c:	6062      	str	r2, [r4, #4]
   1364e:	04d9      	lsls	r1, r3, #19
   13650:	6922      	ldr	r2, [r4, #16]
   13652:	6022      	str	r2, [r4, #0]
   13654:	d504      	bpl.n	13660 <__sflush_r+0x7c>
   13656:	1c42      	adds	r2, r0, #1
   13658:	d101      	bne.n	1365e <__sflush_r+0x7a>
   1365a:	682b      	ldr	r3, [r5, #0]
   1365c:	b903      	cbnz	r3, 13660 <__sflush_r+0x7c>
   1365e:	6560      	str	r0, [r4, #84]	; 0x54
   13660:	6b61      	ldr	r1, [r4, #52]	; 0x34
   13662:	602f      	str	r7, [r5, #0]
   13664:	2900      	cmp	r1, #0
   13666:	d0ca      	beq.n	135fe <__sflush_r+0x1a>
   13668:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1366c:	4299      	cmp	r1, r3
   1366e:	d002      	beq.n	13676 <__sflush_r+0x92>
   13670:	4628      	mov	r0, r5
   13672:	f7ff fc6f 	bl	12f54 <_free_r>
   13676:	2000      	movs	r0, #0
   13678:	6360      	str	r0, [r4, #52]	; 0x34
   1367a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1367e:	6a21      	ldr	r1, [r4, #32]
   13680:	2301      	movs	r3, #1
   13682:	4628      	mov	r0, r5
   13684:	47b0      	blx	r6
   13686:	1c41      	adds	r1, r0, #1
   13688:	d1c6      	bne.n	13618 <__sflush_r+0x34>
   1368a:	682b      	ldr	r3, [r5, #0]
   1368c:	2b00      	cmp	r3, #0
   1368e:	d0c3      	beq.n	13618 <__sflush_r+0x34>
   13690:	2b1d      	cmp	r3, #29
   13692:	d001      	beq.n	13698 <__sflush_r+0xb4>
   13694:	2b16      	cmp	r3, #22
   13696:	d101      	bne.n	1369c <__sflush_r+0xb8>
   13698:	602f      	str	r7, [r5, #0]
   1369a:	e7b0      	b.n	135fe <__sflush_r+0x1a>
   1369c:	89a3      	ldrh	r3, [r4, #12]
   1369e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   136a2:	81a3      	strh	r3, [r4, #12]
   136a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   136a8:	690f      	ldr	r7, [r1, #16]
   136aa:	2f00      	cmp	r7, #0
   136ac:	d0a7      	beq.n	135fe <__sflush_r+0x1a>
   136ae:	0793      	lsls	r3, r2, #30
   136b0:	680e      	ldr	r6, [r1, #0]
   136b2:	bf08      	it	eq
   136b4:	694b      	ldreq	r3, [r1, #20]
   136b6:	600f      	str	r7, [r1, #0]
   136b8:	bf18      	it	ne
   136ba:	2300      	movne	r3, #0
   136bc:	eba6 0807 	sub.w	r8, r6, r7
   136c0:	608b      	str	r3, [r1, #8]
   136c2:	f1b8 0f00 	cmp.w	r8, #0
   136c6:	dd9a      	ble.n	135fe <__sflush_r+0x1a>
   136c8:	4643      	mov	r3, r8
   136ca:	463a      	mov	r2, r7
   136cc:	6a21      	ldr	r1, [r4, #32]
   136ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   136d0:	4628      	mov	r0, r5
   136d2:	47b0      	blx	r6
   136d4:	2800      	cmp	r0, #0
   136d6:	dc07      	bgt.n	136e8 <__sflush_r+0x104>
   136d8:	89a3      	ldrh	r3, [r4, #12]
   136da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   136de:	81a3      	strh	r3, [r4, #12]
   136e0:	f04f 30ff 	mov.w	r0, #4294967295
   136e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   136e8:	4407      	add	r7, r0
   136ea:	eba8 0800 	sub.w	r8, r8, r0
   136ee:	e7e8      	b.n	136c2 <__sflush_r+0xde>
   136f0:	20400001 	.word	0x20400001

000136f4 <_fflush_r>:
   136f4:	b538      	push	{r3, r4, r5, lr}
   136f6:	690b      	ldr	r3, [r1, #16]
   136f8:	4605      	mov	r5, r0
   136fa:	460c      	mov	r4, r1
   136fc:	b1db      	cbz	r3, 13736 <_fflush_r+0x42>
   136fe:	b118      	cbz	r0, 13708 <_fflush_r+0x14>
   13700:	6983      	ldr	r3, [r0, #24]
   13702:	b90b      	cbnz	r3, 13708 <_fflush_r+0x14>
   13704:	f000 f860 	bl	137c8 <__sinit>
   13708:	4b0c      	ldr	r3, [pc, #48]	; (1373c <_fflush_r+0x48>)
   1370a:	429c      	cmp	r4, r3
   1370c:	d109      	bne.n	13722 <_fflush_r+0x2e>
   1370e:	686c      	ldr	r4, [r5, #4]
   13710:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   13714:	b17b      	cbz	r3, 13736 <_fflush_r+0x42>
   13716:	4621      	mov	r1, r4
   13718:	4628      	mov	r0, r5
   1371a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   1371e:	f7ff bf61 	b.w	135e4 <__sflush_r>
   13722:	4b07      	ldr	r3, [pc, #28]	; (13740 <_fflush_r+0x4c>)
   13724:	429c      	cmp	r4, r3
   13726:	d101      	bne.n	1372c <_fflush_r+0x38>
   13728:	68ac      	ldr	r4, [r5, #8]
   1372a:	e7f1      	b.n	13710 <_fflush_r+0x1c>
   1372c:	4b05      	ldr	r3, [pc, #20]	; (13744 <_fflush_r+0x50>)
   1372e:	429c      	cmp	r4, r3
   13730:	bf08      	it	eq
   13732:	68ec      	ldreq	r4, [r5, #12]
   13734:	e7ec      	b.n	13710 <_fflush_r+0x1c>
   13736:	2000      	movs	r0, #0
   13738:	bd38      	pop	{r3, r4, r5, pc}
   1373a:	bf00      	nop
   1373c:	00014f98 	.word	0x00014f98
   13740:	00014fb8 	.word	0x00014fb8
   13744:	00014f78 	.word	0x00014f78

00013748 <_cleanup_r>:
   13748:	4901      	ldr	r1, [pc, #4]	; (13750 <_cleanup_r+0x8>)
   1374a:	f000 b8a9 	b.w	138a0 <_fwalk_reent>
   1374e:	bf00      	nop
   13750:	000136f5 	.word	0x000136f5

00013754 <std.isra.0>:
   13754:	2300      	movs	r3, #0
   13756:	b510      	push	{r4, lr}
   13758:	4604      	mov	r4, r0
   1375a:	6003      	str	r3, [r0, #0]
   1375c:	6043      	str	r3, [r0, #4]
   1375e:	6083      	str	r3, [r0, #8]
   13760:	8181      	strh	r1, [r0, #12]
   13762:	6643      	str	r3, [r0, #100]	; 0x64
   13764:	81c2      	strh	r2, [r0, #14]
   13766:	6103      	str	r3, [r0, #16]
   13768:	6143      	str	r3, [r0, #20]
   1376a:	6183      	str	r3, [r0, #24]
   1376c:	4619      	mov	r1, r3
   1376e:	2208      	movs	r2, #8
   13770:	305c      	adds	r0, #92	; 0x5c
   13772:	f7ff fbe6 	bl	12f42 <memset>
   13776:	4b05      	ldr	r3, [pc, #20]	; (1378c <std.isra.0+0x38>)
   13778:	6263      	str	r3, [r4, #36]	; 0x24
   1377a:	4b05      	ldr	r3, [pc, #20]	; (13790 <std.isra.0+0x3c>)
   1377c:	62a3      	str	r3, [r4, #40]	; 0x28
   1377e:	4b05      	ldr	r3, [pc, #20]	; (13794 <std.isra.0+0x40>)
   13780:	62e3      	str	r3, [r4, #44]	; 0x2c
   13782:	4b05      	ldr	r3, [pc, #20]	; (13798 <std.isra.0+0x44>)
   13784:	6224      	str	r4, [r4, #32]
   13786:	6323      	str	r3, [r4, #48]	; 0x30
   13788:	bd10      	pop	{r4, pc}
   1378a:	bf00      	nop
   1378c:	000141f1 	.word	0x000141f1
   13790:	00014213 	.word	0x00014213
   13794:	0001424b 	.word	0x0001424b
   13798:	0001426f 	.word	0x0001426f

0001379c <__sfmoreglue>:
   1379c:	b570      	push	{r4, r5, r6, lr}
   1379e:	1e4a      	subs	r2, r1, #1
   137a0:	2568      	movs	r5, #104	; 0x68
   137a2:	4355      	muls	r5, r2
   137a4:	460e      	mov	r6, r1
   137a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
   137aa:	f7ff fc21 	bl	12ff0 <_malloc_r>
   137ae:	4604      	mov	r4, r0
   137b0:	b140      	cbz	r0, 137c4 <__sfmoreglue+0x28>
   137b2:	2100      	movs	r1, #0
   137b4:	e880 0042 	stmia.w	r0, {r1, r6}
   137b8:	300c      	adds	r0, #12
   137ba:	60a0      	str	r0, [r4, #8]
   137bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
   137c0:	f7ff fbbf 	bl	12f42 <memset>
   137c4:	4620      	mov	r0, r4
   137c6:	bd70      	pop	{r4, r5, r6, pc}

000137c8 <__sinit>:
   137c8:	6983      	ldr	r3, [r0, #24]
   137ca:	b510      	push	{r4, lr}
   137cc:	4604      	mov	r4, r0
   137ce:	bb33      	cbnz	r3, 1381e <__sinit+0x56>
   137d0:	6483      	str	r3, [r0, #72]	; 0x48
   137d2:	64c3      	str	r3, [r0, #76]	; 0x4c
   137d4:	6503      	str	r3, [r0, #80]	; 0x50
   137d6:	4b12      	ldr	r3, [pc, #72]	; (13820 <__sinit+0x58>)
   137d8:	4a12      	ldr	r2, [pc, #72]	; (13824 <__sinit+0x5c>)
   137da:	681b      	ldr	r3, [r3, #0]
   137dc:	6282      	str	r2, [r0, #40]	; 0x28
   137de:	4298      	cmp	r0, r3
   137e0:	bf04      	itt	eq
   137e2:	2301      	moveq	r3, #1
   137e4:	6183      	streq	r3, [r0, #24]
   137e6:	f000 f81f 	bl	13828 <__sfp>
   137ea:	6060      	str	r0, [r4, #4]
   137ec:	4620      	mov	r0, r4
   137ee:	f000 f81b 	bl	13828 <__sfp>
   137f2:	60a0      	str	r0, [r4, #8]
   137f4:	4620      	mov	r0, r4
   137f6:	f000 f817 	bl	13828 <__sfp>
   137fa:	2200      	movs	r2, #0
   137fc:	60e0      	str	r0, [r4, #12]
   137fe:	2104      	movs	r1, #4
   13800:	6860      	ldr	r0, [r4, #4]
   13802:	f7ff ffa7 	bl	13754 <std.isra.0>
   13806:	2201      	movs	r2, #1
   13808:	2109      	movs	r1, #9
   1380a:	68a0      	ldr	r0, [r4, #8]
   1380c:	f7ff ffa2 	bl	13754 <std.isra.0>
   13810:	2202      	movs	r2, #2
   13812:	2112      	movs	r1, #18
   13814:	68e0      	ldr	r0, [r4, #12]
   13816:	f7ff ff9d 	bl	13754 <std.isra.0>
   1381a:	2301      	movs	r3, #1
   1381c:	61a3      	str	r3, [r4, #24]
   1381e:	bd10      	pop	{r4, pc}
   13820:	00014f74 	.word	0x00014f74
   13824:	00013749 	.word	0x00013749

00013828 <__sfp>:
   13828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1382a:	4b1c      	ldr	r3, [pc, #112]	; (1389c <__sfp+0x74>)
   1382c:	681e      	ldr	r6, [r3, #0]
   1382e:	69b3      	ldr	r3, [r6, #24]
   13830:	4607      	mov	r7, r0
   13832:	b913      	cbnz	r3, 1383a <__sfp+0x12>
   13834:	4630      	mov	r0, r6
   13836:	f7ff ffc7 	bl	137c8 <__sinit>
   1383a:	3648      	adds	r6, #72	; 0x48
   1383c:	68b4      	ldr	r4, [r6, #8]
   1383e:	6873      	ldr	r3, [r6, #4]
   13840:	3b01      	subs	r3, #1
   13842:	d503      	bpl.n	1384c <__sfp+0x24>
   13844:	6833      	ldr	r3, [r6, #0]
   13846:	b133      	cbz	r3, 13856 <__sfp+0x2e>
   13848:	6836      	ldr	r6, [r6, #0]
   1384a:	e7f7      	b.n	1383c <__sfp+0x14>
   1384c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   13850:	b16d      	cbz	r5, 1386e <__sfp+0x46>
   13852:	3468      	adds	r4, #104	; 0x68
   13854:	e7f4      	b.n	13840 <__sfp+0x18>
   13856:	2104      	movs	r1, #4
   13858:	4638      	mov	r0, r7
   1385a:	f7ff ff9f 	bl	1379c <__sfmoreglue>
   1385e:	6030      	str	r0, [r6, #0]
   13860:	2800      	cmp	r0, #0
   13862:	d1f1      	bne.n	13848 <__sfp+0x20>
   13864:	230c      	movs	r3, #12
   13866:	603b      	str	r3, [r7, #0]
   13868:	4604      	mov	r4, r0
   1386a:	4620      	mov	r0, r4
   1386c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1386e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   13872:	81e3      	strh	r3, [r4, #14]
   13874:	2301      	movs	r3, #1
   13876:	81a3      	strh	r3, [r4, #12]
   13878:	6665      	str	r5, [r4, #100]	; 0x64
   1387a:	6025      	str	r5, [r4, #0]
   1387c:	60a5      	str	r5, [r4, #8]
   1387e:	6065      	str	r5, [r4, #4]
   13880:	6125      	str	r5, [r4, #16]
   13882:	6165      	str	r5, [r4, #20]
   13884:	61a5      	str	r5, [r4, #24]
   13886:	2208      	movs	r2, #8
   13888:	4629      	mov	r1, r5
   1388a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   1388e:	f7ff fb58 	bl	12f42 <memset>
   13892:	6365      	str	r5, [r4, #52]	; 0x34
   13894:	63a5      	str	r5, [r4, #56]	; 0x38
   13896:	64a5      	str	r5, [r4, #72]	; 0x48
   13898:	64e5      	str	r5, [r4, #76]	; 0x4c
   1389a:	e7e6      	b.n	1386a <__sfp+0x42>
   1389c:	00014f74 	.word	0x00014f74

000138a0 <_fwalk_reent>:
   138a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   138a4:	4680      	mov	r8, r0
   138a6:	4689      	mov	r9, r1
   138a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
   138ac:	2600      	movs	r6, #0
   138ae:	b914      	cbnz	r4, 138b6 <_fwalk_reent+0x16>
   138b0:	4630      	mov	r0, r6
   138b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   138b6:	68a5      	ldr	r5, [r4, #8]
   138b8:	6867      	ldr	r7, [r4, #4]
   138ba:	3f01      	subs	r7, #1
   138bc:	d501      	bpl.n	138c2 <_fwalk_reent+0x22>
   138be:	6824      	ldr	r4, [r4, #0]
   138c0:	e7f5      	b.n	138ae <_fwalk_reent+0xe>
   138c2:	89ab      	ldrh	r3, [r5, #12]
   138c4:	2b01      	cmp	r3, #1
   138c6:	d907      	bls.n	138d8 <_fwalk_reent+0x38>
   138c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   138cc:	3301      	adds	r3, #1
   138ce:	d003      	beq.n	138d8 <_fwalk_reent+0x38>
   138d0:	4629      	mov	r1, r5
   138d2:	4640      	mov	r0, r8
   138d4:	47c8      	blx	r9
   138d6:	4306      	orrs	r6, r0
   138d8:	3568      	adds	r5, #104	; 0x68
   138da:	e7ee      	b.n	138ba <_fwalk_reent+0x1a>

000138dc <__swhatbuf_r>:
   138dc:	b570      	push	{r4, r5, r6, lr}
   138de:	460e      	mov	r6, r1
   138e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   138e4:	2900      	cmp	r1, #0
   138e6:	b090      	sub	sp, #64	; 0x40
   138e8:	4614      	mov	r4, r2
   138ea:	461d      	mov	r5, r3
   138ec:	da07      	bge.n	138fe <__swhatbuf_r+0x22>
   138ee:	2300      	movs	r3, #0
   138f0:	602b      	str	r3, [r5, #0]
   138f2:	89b3      	ldrh	r3, [r6, #12]
   138f4:	061a      	lsls	r2, r3, #24
   138f6:	d410      	bmi.n	1391a <__swhatbuf_r+0x3e>
   138f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   138fc:	e00e      	b.n	1391c <__swhatbuf_r+0x40>
   138fe:	aa01      	add	r2, sp, #4
   13900:	f000 fcdc 	bl	142bc <_fstat_r>
   13904:	2800      	cmp	r0, #0
   13906:	dbf2      	blt.n	138ee <__swhatbuf_r+0x12>
   13908:	9a02      	ldr	r2, [sp, #8]
   1390a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   1390e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   13912:	425a      	negs	r2, r3
   13914:	415a      	adcs	r2, r3
   13916:	602a      	str	r2, [r5, #0]
   13918:	e7ee      	b.n	138f8 <__swhatbuf_r+0x1c>
   1391a:	2340      	movs	r3, #64	; 0x40
   1391c:	2000      	movs	r0, #0
   1391e:	6023      	str	r3, [r4, #0]
   13920:	b010      	add	sp, #64	; 0x40
   13922:	bd70      	pop	{r4, r5, r6, pc}

00013924 <__smakebuf_r>:
   13924:	898b      	ldrh	r3, [r1, #12]
   13926:	b573      	push	{r0, r1, r4, r5, r6, lr}
   13928:	079d      	lsls	r5, r3, #30
   1392a:	4606      	mov	r6, r0
   1392c:	460c      	mov	r4, r1
   1392e:	d507      	bpl.n	13940 <__smakebuf_r+0x1c>
   13930:	f104 0347 	add.w	r3, r4, #71	; 0x47
   13934:	6023      	str	r3, [r4, #0]
   13936:	6123      	str	r3, [r4, #16]
   13938:	2301      	movs	r3, #1
   1393a:	6163      	str	r3, [r4, #20]
   1393c:	b002      	add	sp, #8
   1393e:	bd70      	pop	{r4, r5, r6, pc}
   13940:	ab01      	add	r3, sp, #4
   13942:	466a      	mov	r2, sp
   13944:	f7ff ffca 	bl	138dc <__swhatbuf_r>
   13948:	9900      	ldr	r1, [sp, #0]
   1394a:	4605      	mov	r5, r0
   1394c:	4630      	mov	r0, r6
   1394e:	f7ff fb4f 	bl	12ff0 <_malloc_r>
   13952:	b948      	cbnz	r0, 13968 <__smakebuf_r+0x44>
   13954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   13958:	059a      	lsls	r2, r3, #22
   1395a:	d4ef      	bmi.n	1393c <__smakebuf_r+0x18>
   1395c:	f023 0303 	bic.w	r3, r3, #3
   13960:	f043 0302 	orr.w	r3, r3, #2
   13964:	81a3      	strh	r3, [r4, #12]
   13966:	e7e3      	b.n	13930 <__smakebuf_r+0xc>
   13968:	4b0d      	ldr	r3, [pc, #52]	; (139a0 <__smakebuf_r+0x7c>)
   1396a:	62b3      	str	r3, [r6, #40]	; 0x28
   1396c:	89a3      	ldrh	r3, [r4, #12]
   1396e:	6020      	str	r0, [r4, #0]
   13970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   13974:	81a3      	strh	r3, [r4, #12]
   13976:	9b00      	ldr	r3, [sp, #0]
   13978:	6163      	str	r3, [r4, #20]
   1397a:	9b01      	ldr	r3, [sp, #4]
   1397c:	6120      	str	r0, [r4, #16]
   1397e:	b15b      	cbz	r3, 13998 <__smakebuf_r+0x74>
   13980:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   13984:	4630      	mov	r0, r6
   13986:	f000 fcab 	bl	142e0 <_isatty_r>
   1398a:	b128      	cbz	r0, 13998 <__smakebuf_r+0x74>
   1398c:	89a3      	ldrh	r3, [r4, #12]
   1398e:	f023 0303 	bic.w	r3, r3, #3
   13992:	f043 0301 	orr.w	r3, r3, #1
   13996:	81a3      	strh	r3, [r4, #12]
   13998:	89a3      	ldrh	r3, [r4, #12]
   1399a:	431d      	orrs	r5, r3
   1399c:	81a5      	strh	r5, [r4, #12]
   1399e:	e7cd      	b.n	1393c <__smakebuf_r+0x18>
   139a0:	00013749 	.word	0x00013749

000139a4 <__malloc_lock>:
   139a4:	4770      	bx	lr

000139a6 <__malloc_unlock>:
   139a6:	4770      	bx	lr

000139a8 <__ssputs_r>:
   139a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   139ac:	688e      	ldr	r6, [r1, #8]
   139ae:	429e      	cmp	r6, r3
   139b0:	4682      	mov	sl, r0
   139b2:	460c      	mov	r4, r1
   139b4:	4691      	mov	r9, r2
   139b6:	4698      	mov	r8, r3
   139b8:	d835      	bhi.n	13a26 <__ssputs_r+0x7e>
   139ba:	898a      	ldrh	r2, [r1, #12]
   139bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
   139c0:	d031      	beq.n	13a26 <__ssputs_r+0x7e>
   139c2:	6825      	ldr	r5, [r4, #0]
   139c4:	6909      	ldr	r1, [r1, #16]
   139c6:	1a6f      	subs	r7, r5, r1
   139c8:	6965      	ldr	r5, [r4, #20]
   139ca:	2302      	movs	r3, #2
   139cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   139d0:	fb95 f5f3 	sdiv	r5, r5, r3
   139d4:	f108 0301 	add.w	r3, r8, #1
   139d8:	443b      	add	r3, r7
   139da:	429d      	cmp	r5, r3
   139dc:	bf38      	it	cc
   139de:	461d      	movcc	r5, r3
   139e0:	0553      	lsls	r3, r2, #21
   139e2:	d531      	bpl.n	13a48 <__ssputs_r+0xa0>
   139e4:	4629      	mov	r1, r5
   139e6:	f7ff fb03 	bl	12ff0 <_malloc_r>
   139ea:	4606      	mov	r6, r0
   139ec:	b950      	cbnz	r0, 13a04 <__ssputs_r+0x5c>
   139ee:	230c      	movs	r3, #12
   139f0:	f8ca 3000 	str.w	r3, [sl]
   139f4:	89a3      	ldrh	r3, [r4, #12]
   139f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   139fa:	81a3      	strh	r3, [r4, #12]
   139fc:	f04f 30ff 	mov.w	r0, #4294967295
   13a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13a04:	463a      	mov	r2, r7
   13a06:	6921      	ldr	r1, [r4, #16]
   13a08:	f7ff fa90 	bl	12f2c <memcpy>
   13a0c:	89a3      	ldrh	r3, [r4, #12]
   13a0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   13a12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   13a16:	81a3      	strh	r3, [r4, #12]
   13a18:	6126      	str	r6, [r4, #16]
   13a1a:	6165      	str	r5, [r4, #20]
   13a1c:	443e      	add	r6, r7
   13a1e:	1bed      	subs	r5, r5, r7
   13a20:	6026      	str	r6, [r4, #0]
   13a22:	60a5      	str	r5, [r4, #8]
   13a24:	4646      	mov	r6, r8
   13a26:	4546      	cmp	r6, r8
   13a28:	bf28      	it	cs
   13a2a:	4646      	movcs	r6, r8
   13a2c:	4632      	mov	r2, r6
   13a2e:	4649      	mov	r1, r9
   13a30:	6820      	ldr	r0, [r4, #0]
   13a32:	f000 fccd 	bl	143d0 <memmove>
   13a36:	68a3      	ldr	r3, [r4, #8]
   13a38:	1b9b      	subs	r3, r3, r6
   13a3a:	60a3      	str	r3, [r4, #8]
   13a3c:	6823      	ldr	r3, [r4, #0]
   13a3e:	441e      	add	r6, r3
   13a40:	6026      	str	r6, [r4, #0]
   13a42:	2000      	movs	r0, #0
   13a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13a48:	462a      	mov	r2, r5
   13a4a:	f000 fcdb 	bl	14404 <_realloc_r>
   13a4e:	4606      	mov	r6, r0
   13a50:	2800      	cmp	r0, #0
   13a52:	d1e1      	bne.n	13a18 <__ssputs_r+0x70>
   13a54:	6921      	ldr	r1, [r4, #16]
   13a56:	4650      	mov	r0, sl
   13a58:	f7ff fa7c 	bl	12f54 <_free_r>
   13a5c:	e7c7      	b.n	139ee <__ssputs_r+0x46>
	...

00013a60 <_svfiprintf_r>:
   13a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a64:	b09d      	sub	sp, #116	; 0x74
   13a66:	4680      	mov	r8, r0
   13a68:	9303      	str	r3, [sp, #12]
   13a6a:	898b      	ldrh	r3, [r1, #12]
   13a6c:	061c      	lsls	r4, r3, #24
   13a6e:	460d      	mov	r5, r1
   13a70:	4616      	mov	r6, r2
   13a72:	d50f      	bpl.n	13a94 <_svfiprintf_r+0x34>
   13a74:	690b      	ldr	r3, [r1, #16]
   13a76:	b96b      	cbnz	r3, 13a94 <_svfiprintf_r+0x34>
   13a78:	2140      	movs	r1, #64	; 0x40
   13a7a:	f7ff fab9 	bl	12ff0 <_malloc_r>
   13a7e:	6028      	str	r0, [r5, #0]
   13a80:	6128      	str	r0, [r5, #16]
   13a82:	b928      	cbnz	r0, 13a90 <_svfiprintf_r+0x30>
   13a84:	230c      	movs	r3, #12
   13a86:	f8c8 3000 	str.w	r3, [r8]
   13a8a:	f04f 30ff 	mov.w	r0, #4294967295
   13a8e:	e0c5      	b.n	13c1c <_svfiprintf_r+0x1bc>
   13a90:	2340      	movs	r3, #64	; 0x40
   13a92:	616b      	str	r3, [r5, #20]
   13a94:	2300      	movs	r3, #0
   13a96:	9309      	str	r3, [sp, #36]	; 0x24
   13a98:	2320      	movs	r3, #32
   13a9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   13a9e:	2330      	movs	r3, #48	; 0x30
   13aa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   13aa4:	f04f 0b01 	mov.w	fp, #1
   13aa8:	4637      	mov	r7, r6
   13aaa:	463c      	mov	r4, r7
   13aac:	f814 3b01 	ldrb.w	r3, [r4], #1
   13ab0:	2b00      	cmp	r3, #0
   13ab2:	d13c      	bne.n	13b2e <_svfiprintf_r+0xce>
   13ab4:	ebb7 0a06 	subs.w	sl, r7, r6
   13ab8:	d00b      	beq.n	13ad2 <_svfiprintf_r+0x72>
   13aba:	4653      	mov	r3, sl
   13abc:	4632      	mov	r2, r6
   13abe:	4629      	mov	r1, r5
   13ac0:	4640      	mov	r0, r8
   13ac2:	f7ff ff71 	bl	139a8 <__ssputs_r>
   13ac6:	3001      	adds	r0, #1
   13ac8:	f000 80a3 	beq.w	13c12 <_svfiprintf_r+0x1b2>
   13acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13ace:	4453      	add	r3, sl
   13ad0:	9309      	str	r3, [sp, #36]	; 0x24
   13ad2:	783b      	ldrb	r3, [r7, #0]
   13ad4:	2b00      	cmp	r3, #0
   13ad6:	f000 809c 	beq.w	13c12 <_svfiprintf_r+0x1b2>
   13ada:	2300      	movs	r3, #0
   13adc:	f04f 32ff 	mov.w	r2, #4294967295
   13ae0:	9304      	str	r3, [sp, #16]
   13ae2:	9307      	str	r3, [sp, #28]
   13ae4:	9205      	str	r2, [sp, #20]
   13ae6:	9306      	str	r3, [sp, #24]
   13ae8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   13aec:	931a      	str	r3, [sp, #104]	; 0x68
   13aee:	2205      	movs	r2, #5
   13af0:	7821      	ldrb	r1, [r4, #0]
   13af2:	4850      	ldr	r0, [pc, #320]	; (13c34 <_svfiprintf_r+0x1d4>)
   13af4:	f000 fc1c 	bl	14330 <memchr>
   13af8:	1c67      	adds	r7, r4, #1
   13afa:	9b04      	ldr	r3, [sp, #16]
   13afc:	b9d8      	cbnz	r0, 13b36 <_svfiprintf_r+0xd6>
   13afe:	06d9      	lsls	r1, r3, #27
   13b00:	bf44      	itt	mi
   13b02:	2220      	movmi	r2, #32
   13b04:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   13b08:	071a      	lsls	r2, r3, #28
   13b0a:	bf44      	itt	mi
   13b0c:	222b      	movmi	r2, #43	; 0x2b
   13b0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   13b12:	7822      	ldrb	r2, [r4, #0]
   13b14:	2a2a      	cmp	r2, #42	; 0x2a
   13b16:	d016      	beq.n	13b46 <_svfiprintf_r+0xe6>
   13b18:	9a07      	ldr	r2, [sp, #28]
   13b1a:	2100      	movs	r1, #0
   13b1c:	200a      	movs	r0, #10
   13b1e:	4627      	mov	r7, r4
   13b20:	3401      	adds	r4, #1
   13b22:	783b      	ldrb	r3, [r7, #0]
   13b24:	3b30      	subs	r3, #48	; 0x30
   13b26:	2b09      	cmp	r3, #9
   13b28:	d951      	bls.n	13bce <_svfiprintf_r+0x16e>
   13b2a:	b1c9      	cbz	r1, 13b60 <_svfiprintf_r+0x100>
   13b2c:	e011      	b.n	13b52 <_svfiprintf_r+0xf2>
   13b2e:	2b25      	cmp	r3, #37	; 0x25
   13b30:	d0c0      	beq.n	13ab4 <_svfiprintf_r+0x54>
   13b32:	4627      	mov	r7, r4
   13b34:	e7b9      	b.n	13aaa <_svfiprintf_r+0x4a>
   13b36:	4a3f      	ldr	r2, [pc, #252]	; (13c34 <_svfiprintf_r+0x1d4>)
   13b38:	1a80      	subs	r0, r0, r2
   13b3a:	fa0b f000 	lsl.w	r0, fp, r0
   13b3e:	4318      	orrs	r0, r3
   13b40:	9004      	str	r0, [sp, #16]
   13b42:	463c      	mov	r4, r7
   13b44:	e7d3      	b.n	13aee <_svfiprintf_r+0x8e>
   13b46:	9a03      	ldr	r2, [sp, #12]
   13b48:	1d11      	adds	r1, r2, #4
   13b4a:	6812      	ldr	r2, [r2, #0]
   13b4c:	9103      	str	r1, [sp, #12]
   13b4e:	2a00      	cmp	r2, #0
   13b50:	db01      	blt.n	13b56 <_svfiprintf_r+0xf6>
   13b52:	9207      	str	r2, [sp, #28]
   13b54:	e004      	b.n	13b60 <_svfiprintf_r+0x100>
   13b56:	4252      	negs	r2, r2
   13b58:	f043 0302 	orr.w	r3, r3, #2
   13b5c:	9207      	str	r2, [sp, #28]
   13b5e:	9304      	str	r3, [sp, #16]
   13b60:	783b      	ldrb	r3, [r7, #0]
   13b62:	2b2e      	cmp	r3, #46	; 0x2e
   13b64:	d10e      	bne.n	13b84 <_svfiprintf_r+0x124>
   13b66:	787b      	ldrb	r3, [r7, #1]
   13b68:	2b2a      	cmp	r3, #42	; 0x2a
   13b6a:	f107 0101 	add.w	r1, r7, #1
   13b6e:	d132      	bne.n	13bd6 <_svfiprintf_r+0x176>
   13b70:	9b03      	ldr	r3, [sp, #12]
   13b72:	1d1a      	adds	r2, r3, #4
   13b74:	681b      	ldr	r3, [r3, #0]
   13b76:	9203      	str	r2, [sp, #12]
   13b78:	2b00      	cmp	r3, #0
   13b7a:	bfb8      	it	lt
   13b7c:	f04f 33ff 	movlt.w	r3, #4294967295
   13b80:	3702      	adds	r7, #2
   13b82:	9305      	str	r3, [sp, #20]
   13b84:	4c2c      	ldr	r4, [pc, #176]	; (13c38 <_svfiprintf_r+0x1d8>)
   13b86:	7839      	ldrb	r1, [r7, #0]
   13b88:	2203      	movs	r2, #3
   13b8a:	4620      	mov	r0, r4
   13b8c:	f000 fbd0 	bl	14330 <memchr>
   13b90:	b138      	cbz	r0, 13ba2 <_svfiprintf_r+0x142>
   13b92:	2340      	movs	r3, #64	; 0x40
   13b94:	1b00      	subs	r0, r0, r4
   13b96:	fa03 f000 	lsl.w	r0, r3, r0
   13b9a:	9b04      	ldr	r3, [sp, #16]
   13b9c:	4303      	orrs	r3, r0
   13b9e:	9304      	str	r3, [sp, #16]
   13ba0:	3701      	adds	r7, #1
   13ba2:	7839      	ldrb	r1, [r7, #0]
   13ba4:	4825      	ldr	r0, [pc, #148]	; (13c3c <_svfiprintf_r+0x1dc>)
   13ba6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   13baa:	2206      	movs	r2, #6
   13bac:	1c7e      	adds	r6, r7, #1
   13bae:	f000 fbbf 	bl	14330 <memchr>
   13bb2:	2800      	cmp	r0, #0
   13bb4:	d035      	beq.n	13c22 <_svfiprintf_r+0x1c2>
   13bb6:	4b22      	ldr	r3, [pc, #136]	; (13c40 <_svfiprintf_r+0x1e0>)
   13bb8:	b9fb      	cbnz	r3, 13bfa <_svfiprintf_r+0x19a>
   13bba:	9b03      	ldr	r3, [sp, #12]
   13bbc:	3307      	adds	r3, #7
   13bbe:	f023 0307 	bic.w	r3, r3, #7
   13bc2:	3308      	adds	r3, #8
   13bc4:	9303      	str	r3, [sp, #12]
   13bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13bc8:	444b      	add	r3, r9
   13bca:	9309      	str	r3, [sp, #36]	; 0x24
   13bcc:	e76c      	b.n	13aa8 <_svfiprintf_r+0x48>
   13bce:	fb00 3202 	mla	r2, r0, r2, r3
   13bd2:	2101      	movs	r1, #1
   13bd4:	e7a3      	b.n	13b1e <_svfiprintf_r+0xbe>
   13bd6:	2300      	movs	r3, #0
   13bd8:	9305      	str	r3, [sp, #20]
   13bda:	4618      	mov	r0, r3
   13bdc:	240a      	movs	r4, #10
   13bde:	460f      	mov	r7, r1
   13be0:	3101      	adds	r1, #1
   13be2:	783a      	ldrb	r2, [r7, #0]
   13be4:	3a30      	subs	r2, #48	; 0x30
   13be6:	2a09      	cmp	r2, #9
   13be8:	d903      	bls.n	13bf2 <_svfiprintf_r+0x192>
   13bea:	2b00      	cmp	r3, #0
   13bec:	d0ca      	beq.n	13b84 <_svfiprintf_r+0x124>
   13bee:	9005      	str	r0, [sp, #20]
   13bf0:	e7c8      	b.n	13b84 <_svfiprintf_r+0x124>
   13bf2:	fb04 2000 	mla	r0, r4, r0, r2
   13bf6:	2301      	movs	r3, #1
   13bf8:	e7f1      	b.n	13bde <_svfiprintf_r+0x17e>
   13bfa:	ab03      	add	r3, sp, #12
   13bfc:	9300      	str	r3, [sp, #0]
   13bfe:	462a      	mov	r2, r5
   13c00:	4b10      	ldr	r3, [pc, #64]	; (13c44 <_svfiprintf_r+0x1e4>)
   13c02:	a904      	add	r1, sp, #16
   13c04:	4640      	mov	r0, r8
   13c06:	f3af 8000 	nop.w
   13c0a:	f1b0 3fff 	cmp.w	r0, #4294967295
   13c0e:	4681      	mov	r9, r0
   13c10:	d1d9      	bne.n	13bc6 <_svfiprintf_r+0x166>
   13c12:	89ab      	ldrh	r3, [r5, #12]
   13c14:	065b      	lsls	r3, r3, #25
   13c16:	f53f af38 	bmi.w	13a8a <_svfiprintf_r+0x2a>
   13c1a:	9809      	ldr	r0, [sp, #36]	; 0x24
   13c1c:	b01d      	add	sp, #116	; 0x74
   13c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c22:	ab03      	add	r3, sp, #12
   13c24:	9300      	str	r3, [sp, #0]
   13c26:	462a      	mov	r2, r5
   13c28:	4b06      	ldr	r3, [pc, #24]	; (13c44 <_svfiprintf_r+0x1e4>)
   13c2a:	a904      	add	r1, sp, #16
   13c2c:	4640      	mov	r0, r8
   13c2e:	f000 f9bf 	bl	13fb0 <_printf_i>
   13c32:	e7ea      	b.n	13c0a <_svfiprintf_r+0x1aa>
   13c34:	00014fd8 	.word	0x00014fd8
   13c38:	00014fde 	.word	0x00014fde
   13c3c:	00014fe2 	.word	0x00014fe2
   13c40:	00000000 	.word	0x00000000
   13c44:	000139a9 	.word	0x000139a9

00013c48 <__sfputc_r>:
   13c48:	6893      	ldr	r3, [r2, #8]
   13c4a:	3b01      	subs	r3, #1
   13c4c:	2b00      	cmp	r3, #0
   13c4e:	b410      	push	{r4}
   13c50:	6093      	str	r3, [r2, #8]
   13c52:	da08      	bge.n	13c66 <__sfputc_r+0x1e>
   13c54:	6994      	ldr	r4, [r2, #24]
   13c56:	42a3      	cmp	r3, r4
   13c58:	db02      	blt.n	13c60 <__sfputc_r+0x18>
   13c5a:	b2cb      	uxtb	r3, r1
   13c5c:	2b0a      	cmp	r3, #10
   13c5e:	d102      	bne.n	13c66 <__sfputc_r+0x1e>
   13c60:	bc10      	pop	{r4}
   13c62:	f7ff bbff 	b.w	13464 <__swbuf_r>
   13c66:	6813      	ldr	r3, [r2, #0]
   13c68:	1c58      	adds	r0, r3, #1
   13c6a:	6010      	str	r0, [r2, #0]
   13c6c:	7019      	strb	r1, [r3, #0]
   13c6e:	b2c8      	uxtb	r0, r1
   13c70:	bc10      	pop	{r4}
   13c72:	4770      	bx	lr

00013c74 <__sfputs_r>:
   13c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   13c76:	4606      	mov	r6, r0
   13c78:	460f      	mov	r7, r1
   13c7a:	4614      	mov	r4, r2
   13c7c:	18d5      	adds	r5, r2, r3
   13c7e:	42ac      	cmp	r4, r5
   13c80:	d101      	bne.n	13c86 <__sfputs_r+0x12>
   13c82:	2000      	movs	r0, #0
   13c84:	e007      	b.n	13c96 <__sfputs_r+0x22>
   13c86:	463a      	mov	r2, r7
   13c88:	f814 1b01 	ldrb.w	r1, [r4], #1
   13c8c:	4630      	mov	r0, r6
   13c8e:	f7ff ffdb 	bl	13c48 <__sfputc_r>
   13c92:	1c43      	adds	r3, r0, #1
   13c94:	d1f3      	bne.n	13c7e <__sfputs_r+0xa>
   13c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00013c98 <_vfiprintf_r>:
   13c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c9c:	b09d      	sub	sp, #116	; 0x74
   13c9e:	460c      	mov	r4, r1
   13ca0:	4617      	mov	r7, r2
   13ca2:	9303      	str	r3, [sp, #12]
   13ca4:	4606      	mov	r6, r0
   13ca6:	b118      	cbz	r0, 13cb0 <_vfiprintf_r+0x18>
   13ca8:	6983      	ldr	r3, [r0, #24]
   13caa:	b90b      	cbnz	r3, 13cb0 <_vfiprintf_r+0x18>
   13cac:	f7ff fd8c 	bl	137c8 <__sinit>
   13cb0:	4b7c      	ldr	r3, [pc, #496]	; (13ea4 <_vfiprintf_r+0x20c>)
   13cb2:	429c      	cmp	r4, r3
   13cb4:	d157      	bne.n	13d66 <_vfiprintf_r+0xce>
   13cb6:	6874      	ldr	r4, [r6, #4]
   13cb8:	89a3      	ldrh	r3, [r4, #12]
   13cba:	0718      	lsls	r0, r3, #28
   13cbc:	d55d      	bpl.n	13d7a <_vfiprintf_r+0xe2>
   13cbe:	6923      	ldr	r3, [r4, #16]
   13cc0:	2b00      	cmp	r3, #0
   13cc2:	d05a      	beq.n	13d7a <_vfiprintf_r+0xe2>
   13cc4:	2300      	movs	r3, #0
   13cc6:	9309      	str	r3, [sp, #36]	; 0x24
   13cc8:	2320      	movs	r3, #32
   13cca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   13cce:	2330      	movs	r3, #48	; 0x30
   13cd0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   13cd4:	f04f 0b01 	mov.w	fp, #1
   13cd8:	46b8      	mov	r8, r7
   13cda:	4645      	mov	r5, r8
   13cdc:	f815 3b01 	ldrb.w	r3, [r5], #1
   13ce0:	2b00      	cmp	r3, #0
   13ce2:	d155      	bne.n	13d90 <_vfiprintf_r+0xf8>
   13ce4:	ebb8 0a07 	subs.w	sl, r8, r7
   13ce8:	d00b      	beq.n	13d02 <_vfiprintf_r+0x6a>
   13cea:	4653      	mov	r3, sl
   13cec:	463a      	mov	r2, r7
   13cee:	4621      	mov	r1, r4
   13cf0:	4630      	mov	r0, r6
   13cf2:	f7ff ffbf 	bl	13c74 <__sfputs_r>
   13cf6:	3001      	adds	r0, #1
   13cf8:	f000 80c4 	beq.w	13e84 <_vfiprintf_r+0x1ec>
   13cfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13cfe:	4453      	add	r3, sl
   13d00:	9309      	str	r3, [sp, #36]	; 0x24
   13d02:	f898 3000 	ldrb.w	r3, [r8]
   13d06:	2b00      	cmp	r3, #0
   13d08:	f000 80bc 	beq.w	13e84 <_vfiprintf_r+0x1ec>
   13d0c:	2300      	movs	r3, #0
   13d0e:	f04f 32ff 	mov.w	r2, #4294967295
   13d12:	9304      	str	r3, [sp, #16]
   13d14:	9307      	str	r3, [sp, #28]
   13d16:	9205      	str	r2, [sp, #20]
   13d18:	9306      	str	r3, [sp, #24]
   13d1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   13d1e:	931a      	str	r3, [sp, #104]	; 0x68
   13d20:	2205      	movs	r2, #5
   13d22:	7829      	ldrb	r1, [r5, #0]
   13d24:	4860      	ldr	r0, [pc, #384]	; (13ea8 <_vfiprintf_r+0x210>)
   13d26:	f000 fb03 	bl	14330 <memchr>
   13d2a:	f105 0801 	add.w	r8, r5, #1
   13d2e:	9b04      	ldr	r3, [sp, #16]
   13d30:	2800      	cmp	r0, #0
   13d32:	d131      	bne.n	13d98 <_vfiprintf_r+0x100>
   13d34:	06d9      	lsls	r1, r3, #27
   13d36:	bf44      	itt	mi
   13d38:	2220      	movmi	r2, #32
   13d3a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   13d3e:	071a      	lsls	r2, r3, #28
   13d40:	bf44      	itt	mi
   13d42:	222b      	movmi	r2, #43	; 0x2b
   13d44:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   13d48:	782a      	ldrb	r2, [r5, #0]
   13d4a:	2a2a      	cmp	r2, #42	; 0x2a
   13d4c:	d02c      	beq.n	13da8 <_vfiprintf_r+0x110>
   13d4e:	9a07      	ldr	r2, [sp, #28]
   13d50:	2100      	movs	r1, #0
   13d52:	200a      	movs	r0, #10
   13d54:	46a8      	mov	r8, r5
   13d56:	3501      	adds	r5, #1
   13d58:	f898 3000 	ldrb.w	r3, [r8]
   13d5c:	3b30      	subs	r3, #48	; 0x30
   13d5e:	2b09      	cmp	r3, #9
   13d60:	d96d      	bls.n	13e3e <_vfiprintf_r+0x1a6>
   13d62:	b371      	cbz	r1, 13dc2 <_vfiprintf_r+0x12a>
   13d64:	e026      	b.n	13db4 <_vfiprintf_r+0x11c>
   13d66:	4b51      	ldr	r3, [pc, #324]	; (13eac <_vfiprintf_r+0x214>)
   13d68:	429c      	cmp	r4, r3
   13d6a:	d101      	bne.n	13d70 <_vfiprintf_r+0xd8>
   13d6c:	68b4      	ldr	r4, [r6, #8]
   13d6e:	e7a3      	b.n	13cb8 <_vfiprintf_r+0x20>
   13d70:	4b4f      	ldr	r3, [pc, #316]	; (13eb0 <_vfiprintf_r+0x218>)
   13d72:	429c      	cmp	r4, r3
   13d74:	bf08      	it	eq
   13d76:	68f4      	ldreq	r4, [r6, #12]
   13d78:	e79e      	b.n	13cb8 <_vfiprintf_r+0x20>
   13d7a:	4621      	mov	r1, r4
   13d7c:	4630      	mov	r0, r6
   13d7e:	f7ff fbc3 	bl	13508 <__swsetup_r>
   13d82:	2800      	cmp	r0, #0
   13d84:	d09e      	beq.n	13cc4 <_vfiprintf_r+0x2c>
   13d86:	f04f 30ff 	mov.w	r0, #4294967295
   13d8a:	b01d      	add	sp, #116	; 0x74
   13d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d90:	2b25      	cmp	r3, #37	; 0x25
   13d92:	d0a7      	beq.n	13ce4 <_vfiprintf_r+0x4c>
   13d94:	46a8      	mov	r8, r5
   13d96:	e7a0      	b.n	13cda <_vfiprintf_r+0x42>
   13d98:	4a43      	ldr	r2, [pc, #268]	; (13ea8 <_vfiprintf_r+0x210>)
   13d9a:	1a80      	subs	r0, r0, r2
   13d9c:	fa0b f000 	lsl.w	r0, fp, r0
   13da0:	4318      	orrs	r0, r3
   13da2:	9004      	str	r0, [sp, #16]
   13da4:	4645      	mov	r5, r8
   13da6:	e7bb      	b.n	13d20 <_vfiprintf_r+0x88>
   13da8:	9a03      	ldr	r2, [sp, #12]
   13daa:	1d11      	adds	r1, r2, #4
   13dac:	6812      	ldr	r2, [r2, #0]
   13dae:	9103      	str	r1, [sp, #12]
   13db0:	2a00      	cmp	r2, #0
   13db2:	db01      	blt.n	13db8 <_vfiprintf_r+0x120>
   13db4:	9207      	str	r2, [sp, #28]
   13db6:	e004      	b.n	13dc2 <_vfiprintf_r+0x12a>
   13db8:	4252      	negs	r2, r2
   13dba:	f043 0302 	orr.w	r3, r3, #2
   13dbe:	9207      	str	r2, [sp, #28]
   13dc0:	9304      	str	r3, [sp, #16]
   13dc2:	f898 3000 	ldrb.w	r3, [r8]
   13dc6:	2b2e      	cmp	r3, #46	; 0x2e
   13dc8:	d110      	bne.n	13dec <_vfiprintf_r+0x154>
   13dca:	f898 3001 	ldrb.w	r3, [r8, #1]
   13dce:	2b2a      	cmp	r3, #42	; 0x2a
   13dd0:	f108 0101 	add.w	r1, r8, #1
   13dd4:	d137      	bne.n	13e46 <_vfiprintf_r+0x1ae>
   13dd6:	9b03      	ldr	r3, [sp, #12]
   13dd8:	1d1a      	adds	r2, r3, #4
   13dda:	681b      	ldr	r3, [r3, #0]
   13ddc:	9203      	str	r2, [sp, #12]
   13dde:	2b00      	cmp	r3, #0
   13de0:	bfb8      	it	lt
   13de2:	f04f 33ff 	movlt.w	r3, #4294967295
   13de6:	f108 0802 	add.w	r8, r8, #2
   13dea:	9305      	str	r3, [sp, #20]
   13dec:	4d31      	ldr	r5, [pc, #196]	; (13eb4 <_vfiprintf_r+0x21c>)
   13dee:	f898 1000 	ldrb.w	r1, [r8]
   13df2:	2203      	movs	r2, #3
   13df4:	4628      	mov	r0, r5
   13df6:	f000 fa9b 	bl	14330 <memchr>
   13dfa:	b140      	cbz	r0, 13e0e <_vfiprintf_r+0x176>
   13dfc:	2340      	movs	r3, #64	; 0x40
   13dfe:	1b40      	subs	r0, r0, r5
   13e00:	fa03 f000 	lsl.w	r0, r3, r0
   13e04:	9b04      	ldr	r3, [sp, #16]
   13e06:	4303      	orrs	r3, r0
   13e08:	9304      	str	r3, [sp, #16]
   13e0a:	f108 0801 	add.w	r8, r8, #1
   13e0e:	f898 1000 	ldrb.w	r1, [r8]
   13e12:	4829      	ldr	r0, [pc, #164]	; (13eb8 <_vfiprintf_r+0x220>)
   13e14:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   13e18:	2206      	movs	r2, #6
   13e1a:	f108 0701 	add.w	r7, r8, #1
   13e1e:	f000 fa87 	bl	14330 <memchr>
   13e22:	2800      	cmp	r0, #0
   13e24:	d034      	beq.n	13e90 <_vfiprintf_r+0x1f8>
   13e26:	4b25      	ldr	r3, [pc, #148]	; (13ebc <_vfiprintf_r+0x224>)
   13e28:	bb03      	cbnz	r3, 13e6c <_vfiprintf_r+0x1d4>
   13e2a:	9b03      	ldr	r3, [sp, #12]
   13e2c:	3307      	adds	r3, #7
   13e2e:	f023 0307 	bic.w	r3, r3, #7
   13e32:	3308      	adds	r3, #8
   13e34:	9303      	str	r3, [sp, #12]
   13e36:	9b09      	ldr	r3, [sp, #36]	; 0x24
   13e38:	444b      	add	r3, r9
   13e3a:	9309      	str	r3, [sp, #36]	; 0x24
   13e3c:	e74c      	b.n	13cd8 <_vfiprintf_r+0x40>
   13e3e:	fb00 3202 	mla	r2, r0, r2, r3
   13e42:	2101      	movs	r1, #1
   13e44:	e786      	b.n	13d54 <_vfiprintf_r+0xbc>
   13e46:	2300      	movs	r3, #0
   13e48:	9305      	str	r3, [sp, #20]
   13e4a:	4618      	mov	r0, r3
   13e4c:	250a      	movs	r5, #10
   13e4e:	4688      	mov	r8, r1
   13e50:	3101      	adds	r1, #1
   13e52:	f898 2000 	ldrb.w	r2, [r8]
   13e56:	3a30      	subs	r2, #48	; 0x30
   13e58:	2a09      	cmp	r2, #9
   13e5a:	d903      	bls.n	13e64 <_vfiprintf_r+0x1cc>
   13e5c:	2b00      	cmp	r3, #0
   13e5e:	d0c5      	beq.n	13dec <_vfiprintf_r+0x154>
   13e60:	9005      	str	r0, [sp, #20]
   13e62:	e7c3      	b.n	13dec <_vfiprintf_r+0x154>
   13e64:	fb05 2000 	mla	r0, r5, r0, r2
   13e68:	2301      	movs	r3, #1
   13e6a:	e7f0      	b.n	13e4e <_vfiprintf_r+0x1b6>
   13e6c:	ab03      	add	r3, sp, #12
   13e6e:	9300      	str	r3, [sp, #0]
   13e70:	4622      	mov	r2, r4
   13e72:	4b13      	ldr	r3, [pc, #76]	; (13ec0 <_vfiprintf_r+0x228>)
   13e74:	a904      	add	r1, sp, #16
   13e76:	4630      	mov	r0, r6
   13e78:	f3af 8000 	nop.w
   13e7c:	f1b0 3fff 	cmp.w	r0, #4294967295
   13e80:	4681      	mov	r9, r0
   13e82:	d1d8      	bne.n	13e36 <_vfiprintf_r+0x19e>
   13e84:	89a3      	ldrh	r3, [r4, #12]
   13e86:	065b      	lsls	r3, r3, #25
   13e88:	f53f af7d 	bmi.w	13d86 <_vfiprintf_r+0xee>
   13e8c:	9809      	ldr	r0, [sp, #36]	; 0x24
   13e8e:	e77c      	b.n	13d8a <_vfiprintf_r+0xf2>
   13e90:	ab03      	add	r3, sp, #12
   13e92:	9300      	str	r3, [sp, #0]
   13e94:	4622      	mov	r2, r4
   13e96:	4b0a      	ldr	r3, [pc, #40]	; (13ec0 <_vfiprintf_r+0x228>)
   13e98:	a904      	add	r1, sp, #16
   13e9a:	4630      	mov	r0, r6
   13e9c:	f000 f888 	bl	13fb0 <_printf_i>
   13ea0:	e7ec      	b.n	13e7c <_vfiprintf_r+0x1e4>
   13ea2:	bf00      	nop
   13ea4:	00014f98 	.word	0x00014f98
   13ea8:	00014fd8 	.word	0x00014fd8
   13eac:	00014fb8 	.word	0x00014fb8
   13eb0:	00014f78 	.word	0x00014f78
   13eb4:	00014fde 	.word	0x00014fde
   13eb8:	00014fe2 	.word	0x00014fe2
   13ebc:	00000000 	.word	0x00000000
   13ec0:	00013c75 	.word	0x00013c75

00013ec4 <_printf_common>:
   13ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13ec8:	4691      	mov	r9, r2
   13eca:	461f      	mov	r7, r3
   13ecc:	688a      	ldr	r2, [r1, #8]
   13ece:	690b      	ldr	r3, [r1, #16]
   13ed0:	f8dd 8020 	ldr.w	r8, [sp, #32]
   13ed4:	4293      	cmp	r3, r2
   13ed6:	bfb8      	it	lt
   13ed8:	4613      	movlt	r3, r2
   13eda:	f8c9 3000 	str.w	r3, [r9]
   13ede:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   13ee2:	4606      	mov	r6, r0
   13ee4:	460c      	mov	r4, r1
   13ee6:	b112      	cbz	r2, 13eee <_printf_common+0x2a>
   13ee8:	3301      	adds	r3, #1
   13eea:	f8c9 3000 	str.w	r3, [r9]
   13eee:	6823      	ldr	r3, [r4, #0]
   13ef0:	0699      	lsls	r1, r3, #26
   13ef2:	bf42      	ittt	mi
   13ef4:	f8d9 3000 	ldrmi.w	r3, [r9]
   13ef8:	3302      	addmi	r3, #2
   13efa:	f8c9 3000 	strmi.w	r3, [r9]
   13efe:	6825      	ldr	r5, [r4, #0]
   13f00:	f015 0506 	ands.w	r5, r5, #6
   13f04:	d107      	bne.n	13f16 <_printf_common+0x52>
   13f06:	f104 0a19 	add.w	sl, r4, #25
   13f0a:	68e3      	ldr	r3, [r4, #12]
   13f0c:	f8d9 2000 	ldr.w	r2, [r9]
   13f10:	1a9b      	subs	r3, r3, r2
   13f12:	429d      	cmp	r5, r3
   13f14:	db29      	blt.n	13f6a <_printf_common+0xa6>
   13f16:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   13f1a:	6822      	ldr	r2, [r4, #0]
   13f1c:	3300      	adds	r3, #0
   13f1e:	bf18      	it	ne
   13f20:	2301      	movne	r3, #1
   13f22:	0692      	lsls	r2, r2, #26
   13f24:	d42e      	bmi.n	13f84 <_printf_common+0xc0>
   13f26:	f104 0243 	add.w	r2, r4, #67	; 0x43
   13f2a:	4639      	mov	r1, r7
   13f2c:	4630      	mov	r0, r6
   13f2e:	47c0      	blx	r8
   13f30:	3001      	adds	r0, #1
   13f32:	d021      	beq.n	13f78 <_printf_common+0xb4>
   13f34:	6823      	ldr	r3, [r4, #0]
   13f36:	68e5      	ldr	r5, [r4, #12]
   13f38:	f8d9 2000 	ldr.w	r2, [r9]
   13f3c:	f003 0306 	and.w	r3, r3, #6
   13f40:	2b04      	cmp	r3, #4
   13f42:	bf08      	it	eq
   13f44:	1aad      	subeq	r5, r5, r2
   13f46:	68a3      	ldr	r3, [r4, #8]
   13f48:	6922      	ldr	r2, [r4, #16]
   13f4a:	bf0c      	ite	eq
   13f4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   13f50:	2500      	movne	r5, #0
   13f52:	4293      	cmp	r3, r2
   13f54:	bfc4      	itt	gt
   13f56:	1a9b      	subgt	r3, r3, r2
   13f58:	18ed      	addgt	r5, r5, r3
   13f5a:	f04f 0900 	mov.w	r9, #0
   13f5e:	341a      	adds	r4, #26
   13f60:	454d      	cmp	r5, r9
   13f62:	d11b      	bne.n	13f9c <_printf_common+0xd8>
   13f64:	2000      	movs	r0, #0
   13f66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13f6a:	2301      	movs	r3, #1
   13f6c:	4652      	mov	r2, sl
   13f6e:	4639      	mov	r1, r7
   13f70:	4630      	mov	r0, r6
   13f72:	47c0      	blx	r8
   13f74:	3001      	adds	r0, #1
   13f76:	d103      	bne.n	13f80 <_printf_common+0xbc>
   13f78:	f04f 30ff 	mov.w	r0, #4294967295
   13f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13f80:	3501      	adds	r5, #1
   13f82:	e7c2      	b.n	13f0a <_printf_common+0x46>
   13f84:	18e1      	adds	r1, r4, r3
   13f86:	1c5a      	adds	r2, r3, #1
   13f88:	2030      	movs	r0, #48	; 0x30
   13f8a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   13f8e:	4422      	add	r2, r4
   13f90:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   13f94:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   13f98:	3302      	adds	r3, #2
   13f9a:	e7c4      	b.n	13f26 <_printf_common+0x62>
   13f9c:	2301      	movs	r3, #1
   13f9e:	4622      	mov	r2, r4
   13fa0:	4639      	mov	r1, r7
   13fa2:	4630      	mov	r0, r6
   13fa4:	47c0      	blx	r8
   13fa6:	3001      	adds	r0, #1
   13fa8:	d0e6      	beq.n	13f78 <_printf_common+0xb4>
   13faa:	f109 0901 	add.w	r9, r9, #1
   13fae:	e7d7      	b.n	13f60 <_printf_common+0x9c>

00013fb0 <_printf_i>:
   13fb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   13fb4:	4617      	mov	r7, r2
   13fb6:	7e0a      	ldrb	r2, [r1, #24]
   13fb8:	b085      	sub	sp, #20
   13fba:	2a6e      	cmp	r2, #110	; 0x6e
   13fbc:	4698      	mov	r8, r3
   13fbe:	4606      	mov	r6, r0
   13fc0:	460c      	mov	r4, r1
   13fc2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   13fc4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
   13fc8:	f000 80bc 	beq.w	14144 <_printf_i+0x194>
   13fcc:	d81a      	bhi.n	14004 <_printf_i+0x54>
   13fce:	2a63      	cmp	r2, #99	; 0x63
   13fd0:	d02e      	beq.n	14030 <_printf_i+0x80>
   13fd2:	d80a      	bhi.n	13fea <_printf_i+0x3a>
   13fd4:	2a00      	cmp	r2, #0
   13fd6:	f000 80c8 	beq.w	1416a <_printf_i+0x1ba>
   13fda:	2a58      	cmp	r2, #88	; 0x58
   13fdc:	f000 808a 	beq.w	140f4 <_printf_i+0x144>
   13fe0:	f104 0542 	add.w	r5, r4, #66	; 0x42
   13fe4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
   13fe8:	e02a      	b.n	14040 <_printf_i+0x90>
   13fea:	2a64      	cmp	r2, #100	; 0x64
   13fec:	d001      	beq.n	13ff2 <_printf_i+0x42>
   13fee:	2a69      	cmp	r2, #105	; 0x69
   13ff0:	d1f6      	bne.n	13fe0 <_printf_i+0x30>
   13ff2:	6821      	ldr	r1, [r4, #0]
   13ff4:	681a      	ldr	r2, [r3, #0]
   13ff6:	f011 0f80 	tst.w	r1, #128	; 0x80
   13ffa:	d023      	beq.n	14044 <_printf_i+0x94>
   13ffc:	1d11      	adds	r1, r2, #4
   13ffe:	6019      	str	r1, [r3, #0]
   14000:	6813      	ldr	r3, [r2, #0]
   14002:	e027      	b.n	14054 <_printf_i+0xa4>
   14004:	2a73      	cmp	r2, #115	; 0x73
   14006:	f000 80b4 	beq.w	14172 <_printf_i+0x1c2>
   1400a:	d808      	bhi.n	1401e <_printf_i+0x6e>
   1400c:	2a6f      	cmp	r2, #111	; 0x6f
   1400e:	d02a      	beq.n	14066 <_printf_i+0xb6>
   14010:	2a70      	cmp	r2, #112	; 0x70
   14012:	d1e5      	bne.n	13fe0 <_printf_i+0x30>
   14014:	680a      	ldr	r2, [r1, #0]
   14016:	f042 0220 	orr.w	r2, r2, #32
   1401a:	600a      	str	r2, [r1, #0]
   1401c:	e003      	b.n	14026 <_printf_i+0x76>
   1401e:	2a75      	cmp	r2, #117	; 0x75
   14020:	d021      	beq.n	14066 <_printf_i+0xb6>
   14022:	2a78      	cmp	r2, #120	; 0x78
   14024:	d1dc      	bne.n	13fe0 <_printf_i+0x30>
   14026:	2278      	movs	r2, #120	; 0x78
   14028:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
   1402c:	496e      	ldr	r1, [pc, #440]	; (141e8 <_printf_i+0x238>)
   1402e:	e064      	b.n	140fa <_printf_i+0x14a>
   14030:	681a      	ldr	r2, [r3, #0]
   14032:	f101 0542 	add.w	r5, r1, #66	; 0x42
   14036:	1d11      	adds	r1, r2, #4
   14038:	6019      	str	r1, [r3, #0]
   1403a:	6813      	ldr	r3, [r2, #0]
   1403c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   14040:	2301      	movs	r3, #1
   14042:	e0a3      	b.n	1418c <_printf_i+0x1dc>
   14044:	f011 0f40 	tst.w	r1, #64	; 0x40
   14048:	f102 0104 	add.w	r1, r2, #4
   1404c:	6019      	str	r1, [r3, #0]
   1404e:	d0d7      	beq.n	14000 <_printf_i+0x50>
   14050:	f9b2 3000 	ldrsh.w	r3, [r2]
   14054:	2b00      	cmp	r3, #0
   14056:	da03      	bge.n	14060 <_printf_i+0xb0>
   14058:	222d      	movs	r2, #45	; 0x2d
   1405a:	425b      	negs	r3, r3
   1405c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
   14060:	4962      	ldr	r1, [pc, #392]	; (141ec <_printf_i+0x23c>)
   14062:	220a      	movs	r2, #10
   14064:	e017      	b.n	14096 <_printf_i+0xe6>
   14066:	6820      	ldr	r0, [r4, #0]
   14068:	6819      	ldr	r1, [r3, #0]
   1406a:	f010 0f80 	tst.w	r0, #128	; 0x80
   1406e:	d003      	beq.n	14078 <_printf_i+0xc8>
   14070:	1d08      	adds	r0, r1, #4
   14072:	6018      	str	r0, [r3, #0]
   14074:	680b      	ldr	r3, [r1, #0]
   14076:	e006      	b.n	14086 <_printf_i+0xd6>
   14078:	f010 0f40 	tst.w	r0, #64	; 0x40
   1407c:	f101 0004 	add.w	r0, r1, #4
   14080:	6018      	str	r0, [r3, #0]
   14082:	d0f7      	beq.n	14074 <_printf_i+0xc4>
   14084:	880b      	ldrh	r3, [r1, #0]
   14086:	4959      	ldr	r1, [pc, #356]	; (141ec <_printf_i+0x23c>)
   14088:	2a6f      	cmp	r2, #111	; 0x6f
   1408a:	bf14      	ite	ne
   1408c:	220a      	movne	r2, #10
   1408e:	2208      	moveq	r2, #8
   14090:	2000      	movs	r0, #0
   14092:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   14096:	6865      	ldr	r5, [r4, #4]
   14098:	60a5      	str	r5, [r4, #8]
   1409a:	2d00      	cmp	r5, #0
   1409c:	f2c0 809c 	blt.w	141d8 <_printf_i+0x228>
   140a0:	6820      	ldr	r0, [r4, #0]
   140a2:	f020 0004 	bic.w	r0, r0, #4
   140a6:	6020      	str	r0, [r4, #0]
   140a8:	2b00      	cmp	r3, #0
   140aa:	d13f      	bne.n	1412c <_printf_i+0x17c>
   140ac:	2d00      	cmp	r5, #0
   140ae:	f040 8095 	bne.w	141dc <_printf_i+0x22c>
   140b2:	4675      	mov	r5, lr
   140b4:	2a08      	cmp	r2, #8
   140b6:	d10b      	bne.n	140d0 <_printf_i+0x120>
   140b8:	6823      	ldr	r3, [r4, #0]
   140ba:	07da      	lsls	r2, r3, #31
   140bc:	d508      	bpl.n	140d0 <_printf_i+0x120>
   140be:	6923      	ldr	r3, [r4, #16]
   140c0:	6862      	ldr	r2, [r4, #4]
   140c2:	429a      	cmp	r2, r3
   140c4:	bfde      	ittt	le
   140c6:	2330      	movle	r3, #48	; 0x30
   140c8:	f805 3c01 	strble.w	r3, [r5, #-1]
   140cc:	f105 35ff 	addle.w	r5, r5, #4294967295
   140d0:	ebae 0305 	sub.w	r3, lr, r5
   140d4:	6123      	str	r3, [r4, #16]
   140d6:	f8cd 8000 	str.w	r8, [sp]
   140da:	463b      	mov	r3, r7
   140dc:	aa03      	add	r2, sp, #12
   140de:	4621      	mov	r1, r4
   140e0:	4630      	mov	r0, r6
   140e2:	f7ff feef 	bl	13ec4 <_printf_common>
   140e6:	3001      	adds	r0, #1
   140e8:	d155      	bne.n	14196 <_printf_i+0x1e6>
   140ea:	f04f 30ff 	mov.w	r0, #4294967295
   140ee:	b005      	add	sp, #20
   140f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   140f4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
   140f8:	493c      	ldr	r1, [pc, #240]	; (141ec <_printf_i+0x23c>)
   140fa:	6822      	ldr	r2, [r4, #0]
   140fc:	6818      	ldr	r0, [r3, #0]
   140fe:	f012 0f80 	tst.w	r2, #128	; 0x80
   14102:	f100 0504 	add.w	r5, r0, #4
   14106:	601d      	str	r5, [r3, #0]
   14108:	d001      	beq.n	1410e <_printf_i+0x15e>
   1410a:	6803      	ldr	r3, [r0, #0]
   1410c:	e002      	b.n	14114 <_printf_i+0x164>
   1410e:	0655      	lsls	r5, r2, #25
   14110:	d5fb      	bpl.n	1410a <_printf_i+0x15a>
   14112:	8803      	ldrh	r3, [r0, #0]
   14114:	07d0      	lsls	r0, r2, #31
   14116:	bf44      	itt	mi
   14118:	f042 0220 	orrmi.w	r2, r2, #32
   1411c:	6022      	strmi	r2, [r4, #0]
   1411e:	b91b      	cbnz	r3, 14128 <_printf_i+0x178>
   14120:	6822      	ldr	r2, [r4, #0]
   14122:	f022 0220 	bic.w	r2, r2, #32
   14126:	6022      	str	r2, [r4, #0]
   14128:	2210      	movs	r2, #16
   1412a:	e7b1      	b.n	14090 <_printf_i+0xe0>
   1412c:	4675      	mov	r5, lr
   1412e:	fbb3 f0f2 	udiv	r0, r3, r2
   14132:	fb02 3310 	mls	r3, r2, r0, r3
   14136:	5ccb      	ldrb	r3, [r1, r3]
   14138:	f805 3d01 	strb.w	r3, [r5, #-1]!
   1413c:	4603      	mov	r3, r0
   1413e:	2800      	cmp	r0, #0
   14140:	d1f5      	bne.n	1412e <_printf_i+0x17e>
   14142:	e7b7      	b.n	140b4 <_printf_i+0x104>
   14144:	6808      	ldr	r0, [r1, #0]
   14146:	681a      	ldr	r2, [r3, #0]
   14148:	6949      	ldr	r1, [r1, #20]
   1414a:	f010 0f80 	tst.w	r0, #128	; 0x80
   1414e:	d004      	beq.n	1415a <_printf_i+0x1aa>
   14150:	1d10      	adds	r0, r2, #4
   14152:	6018      	str	r0, [r3, #0]
   14154:	6813      	ldr	r3, [r2, #0]
   14156:	6019      	str	r1, [r3, #0]
   14158:	e007      	b.n	1416a <_printf_i+0x1ba>
   1415a:	f010 0f40 	tst.w	r0, #64	; 0x40
   1415e:	f102 0004 	add.w	r0, r2, #4
   14162:	6018      	str	r0, [r3, #0]
   14164:	6813      	ldr	r3, [r2, #0]
   14166:	d0f6      	beq.n	14156 <_printf_i+0x1a6>
   14168:	8019      	strh	r1, [r3, #0]
   1416a:	2300      	movs	r3, #0
   1416c:	6123      	str	r3, [r4, #16]
   1416e:	4675      	mov	r5, lr
   14170:	e7b1      	b.n	140d6 <_printf_i+0x126>
   14172:	681a      	ldr	r2, [r3, #0]
   14174:	1d11      	adds	r1, r2, #4
   14176:	6019      	str	r1, [r3, #0]
   14178:	6815      	ldr	r5, [r2, #0]
   1417a:	6862      	ldr	r2, [r4, #4]
   1417c:	2100      	movs	r1, #0
   1417e:	4628      	mov	r0, r5
   14180:	f000 f8d6 	bl	14330 <memchr>
   14184:	b108      	cbz	r0, 1418a <_printf_i+0x1da>
   14186:	1b40      	subs	r0, r0, r5
   14188:	6060      	str	r0, [r4, #4]
   1418a:	6863      	ldr	r3, [r4, #4]
   1418c:	6123      	str	r3, [r4, #16]
   1418e:	2300      	movs	r3, #0
   14190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   14194:	e79f      	b.n	140d6 <_printf_i+0x126>
   14196:	6923      	ldr	r3, [r4, #16]
   14198:	462a      	mov	r2, r5
   1419a:	4639      	mov	r1, r7
   1419c:	4630      	mov	r0, r6
   1419e:	47c0      	blx	r8
   141a0:	3001      	adds	r0, #1
   141a2:	d0a2      	beq.n	140ea <_printf_i+0x13a>
   141a4:	6823      	ldr	r3, [r4, #0]
   141a6:	079b      	lsls	r3, r3, #30
   141a8:	d507      	bpl.n	141ba <_printf_i+0x20a>
   141aa:	2500      	movs	r5, #0
   141ac:	f104 0919 	add.w	r9, r4, #25
   141b0:	68e3      	ldr	r3, [r4, #12]
   141b2:	9a03      	ldr	r2, [sp, #12]
   141b4:	1a9b      	subs	r3, r3, r2
   141b6:	429d      	cmp	r5, r3
   141b8:	db05      	blt.n	141c6 <_printf_i+0x216>
   141ba:	68e0      	ldr	r0, [r4, #12]
   141bc:	9b03      	ldr	r3, [sp, #12]
   141be:	4298      	cmp	r0, r3
   141c0:	bfb8      	it	lt
   141c2:	4618      	movlt	r0, r3
   141c4:	e793      	b.n	140ee <_printf_i+0x13e>
   141c6:	2301      	movs	r3, #1
   141c8:	464a      	mov	r2, r9
   141ca:	4639      	mov	r1, r7
   141cc:	4630      	mov	r0, r6
   141ce:	47c0      	blx	r8
   141d0:	3001      	adds	r0, #1
   141d2:	d08a      	beq.n	140ea <_printf_i+0x13a>
   141d4:	3501      	adds	r5, #1
   141d6:	e7eb      	b.n	141b0 <_printf_i+0x200>
   141d8:	2b00      	cmp	r3, #0
   141da:	d1a7      	bne.n	1412c <_printf_i+0x17c>
   141dc:	780b      	ldrb	r3, [r1, #0]
   141de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   141e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
   141e6:	e765      	b.n	140b4 <_printf_i+0x104>
   141e8:	00014ffa 	.word	0x00014ffa
   141ec:	00014fe9 	.word	0x00014fe9

000141f0 <__sread>:
   141f0:	b510      	push	{r4, lr}
   141f2:	460c      	mov	r4, r1
   141f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   141f8:	f000 f92a 	bl	14450 <_read_r>
   141fc:	2800      	cmp	r0, #0
   141fe:	bfab      	itete	ge
   14200:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   14202:	89a3      	ldrhlt	r3, [r4, #12]
   14204:	181b      	addge	r3, r3, r0
   14206:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   1420a:	bfac      	ite	ge
   1420c:	6563      	strge	r3, [r4, #84]	; 0x54
   1420e:	81a3      	strhlt	r3, [r4, #12]
   14210:	bd10      	pop	{r4, pc}

00014212 <__swrite>:
   14212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14216:	461f      	mov	r7, r3
   14218:	898b      	ldrh	r3, [r1, #12]
   1421a:	05db      	lsls	r3, r3, #23
   1421c:	4605      	mov	r5, r0
   1421e:	460c      	mov	r4, r1
   14220:	4616      	mov	r6, r2
   14222:	d505      	bpl.n	14230 <__swrite+0x1e>
   14224:	2302      	movs	r3, #2
   14226:	2200      	movs	r2, #0
   14228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1422c:	f000 f868 	bl	14300 <_lseek_r>
   14230:	89a3      	ldrh	r3, [r4, #12]
   14232:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   14236:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   1423a:	81a3      	strh	r3, [r4, #12]
   1423c:	4632      	mov	r2, r6
   1423e:	463b      	mov	r3, r7
   14240:	4628      	mov	r0, r5
   14242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   14246:	f000 b817 	b.w	14278 <_write_r>

0001424a <__sseek>:
   1424a:	b510      	push	{r4, lr}
   1424c:	460c      	mov	r4, r1
   1424e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14252:	f000 f855 	bl	14300 <_lseek_r>
   14256:	1c43      	adds	r3, r0, #1
   14258:	89a3      	ldrh	r3, [r4, #12]
   1425a:	bf15      	itete	ne
   1425c:	6560      	strne	r0, [r4, #84]	; 0x54
   1425e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   14262:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   14266:	81a3      	strheq	r3, [r4, #12]
   14268:	bf18      	it	ne
   1426a:	81a3      	strhne	r3, [r4, #12]
   1426c:	bd10      	pop	{r4, pc}

0001426e <__sclose>:
   1426e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14272:	f000 b813 	b.w	1429c <_close_r>
	...

00014278 <_write_r>:
   14278:	b538      	push	{r3, r4, r5, lr}
   1427a:	4c07      	ldr	r4, [pc, #28]	; (14298 <_write_r+0x20>)
   1427c:	4605      	mov	r5, r0
   1427e:	4608      	mov	r0, r1
   14280:	4611      	mov	r1, r2
   14282:	2200      	movs	r2, #0
   14284:	6022      	str	r2, [r4, #0]
   14286:	461a      	mov	r2, r3
   14288:	f7fc ff9a 	bl	111c0 <_write>
   1428c:	1c43      	adds	r3, r0, #1
   1428e:	d102      	bne.n	14296 <_write_r+0x1e>
   14290:	6823      	ldr	r3, [r4, #0]
   14292:	b103      	cbz	r3, 14296 <_write_r+0x1e>
   14294:	602b      	str	r3, [r5, #0]
   14296:	bd38      	pop	{r3, r4, r5, pc}
   14298:	2001433c 	.word	0x2001433c

0001429c <_close_r>:
   1429c:	b538      	push	{r3, r4, r5, lr}
   1429e:	4c06      	ldr	r4, [pc, #24]	; (142b8 <_close_r+0x1c>)
   142a0:	2300      	movs	r3, #0
   142a2:	4605      	mov	r5, r0
   142a4:	4608      	mov	r0, r1
   142a6:	6023      	str	r3, [r4, #0]
   142a8:	f7f9 f862 	bl	d370 <_close>
   142ac:	1c43      	adds	r3, r0, #1
   142ae:	d102      	bne.n	142b6 <_close_r+0x1a>
   142b0:	6823      	ldr	r3, [r4, #0]
   142b2:	b103      	cbz	r3, 142b6 <_close_r+0x1a>
   142b4:	602b      	str	r3, [r5, #0]
   142b6:	bd38      	pop	{r3, r4, r5, pc}
   142b8:	2001433c 	.word	0x2001433c

000142bc <_fstat_r>:
   142bc:	b538      	push	{r3, r4, r5, lr}
   142be:	4c07      	ldr	r4, [pc, #28]	; (142dc <_fstat_r+0x20>)
   142c0:	2300      	movs	r3, #0
   142c2:	4605      	mov	r5, r0
   142c4:	4608      	mov	r0, r1
   142c6:	4611      	mov	r1, r2
   142c8:	6023      	str	r3, [r4, #0]
   142ca:	f7f9 f854 	bl	d376 <_fstat>
   142ce:	1c43      	adds	r3, r0, #1
   142d0:	d102      	bne.n	142d8 <_fstat_r+0x1c>
   142d2:	6823      	ldr	r3, [r4, #0]
   142d4:	b103      	cbz	r3, 142d8 <_fstat_r+0x1c>
   142d6:	602b      	str	r3, [r5, #0]
   142d8:	bd38      	pop	{r3, r4, r5, pc}
   142da:	bf00      	nop
   142dc:	2001433c 	.word	0x2001433c

000142e0 <_isatty_r>:
   142e0:	b538      	push	{r3, r4, r5, lr}
   142e2:	4c06      	ldr	r4, [pc, #24]	; (142fc <_isatty_r+0x1c>)
   142e4:	2300      	movs	r3, #0
   142e6:	4605      	mov	r5, r0
   142e8:	4608      	mov	r0, r1
   142ea:	6023      	str	r3, [r4, #0]
   142ec:	f7f9 f848 	bl	d380 <_isatty>
   142f0:	1c43      	adds	r3, r0, #1
   142f2:	d102      	bne.n	142fa <_isatty_r+0x1a>
   142f4:	6823      	ldr	r3, [r4, #0]
   142f6:	b103      	cbz	r3, 142fa <_isatty_r+0x1a>
   142f8:	602b      	str	r3, [r5, #0]
   142fa:	bd38      	pop	{r3, r4, r5, pc}
   142fc:	2001433c 	.word	0x2001433c

00014300 <_lseek_r>:
   14300:	b538      	push	{r3, r4, r5, lr}
   14302:	4c07      	ldr	r4, [pc, #28]	; (14320 <_lseek_r+0x20>)
   14304:	4605      	mov	r5, r0
   14306:	4608      	mov	r0, r1
   14308:	4611      	mov	r1, r2
   1430a:	2200      	movs	r2, #0
   1430c:	6022      	str	r2, [r4, #0]
   1430e:	461a      	mov	r2, r3
   14310:	f7f9 f838 	bl	d384 <_lseek>
   14314:	1c43      	adds	r3, r0, #1
   14316:	d102      	bne.n	1431e <_lseek_r+0x1e>
   14318:	6823      	ldr	r3, [r4, #0]
   1431a:	b103      	cbz	r3, 1431e <_lseek_r+0x1e>
   1431c:	602b      	str	r3, [r5, #0]
   1431e:	bd38      	pop	{r3, r4, r5, pc}
   14320:	2001433c 	.word	0x2001433c
	...

00014330 <memchr>:
   14330:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   14334:	2a10      	cmp	r2, #16
   14336:	db2b      	blt.n	14390 <memchr+0x60>
   14338:	f010 0f07 	tst.w	r0, #7
   1433c:	d008      	beq.n	14350 <memchr+0x20>
   1433e:	f810 3b01 	ldrb.w	r3, [r0], #1
   14342:	3a01      	subs	r2, #1
   14344:	428b      	cmp	r3, r1
   14346:	d02d      	beq.n	143a4 <memchr+0x74>
   14348:	f010 0f07 	tst.w	r0, #7
   1434c:	b342      	cbz	r2, 143a0 <memchr+0x70>
   1434e:	d1f6      	bne.n	1433e <memchr+0xe>
   14350:	b4f0      	push	{r4, r5, r6, r7}
   14352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   14356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   1435a:	f022 0407 	bic.w	r4, r2, #7
   1435e:	f07f 0700 	mvns.w	r7, #0
   14362:	2300      	movs	r3, #0
   14364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
   14368:	3c08      	subs	r4, #8
   1436a:	ea85 0501 	eor.w	r5, r5, r1
   1436e:	ea86 0601 	eor.w	r6, r6, r1
   14372:	fa85 f547 	uadd8	r5, r5, r7
   14376:	faa3 f587 	sel	r5, r3, r7
   1437a:	fa86 f647 	uadd8	r6, r6, r7
   1437e:	faa5 f687 	sel	r6, r5, r7
   14382:	b98e      	cbnz	r6, 143a8 <memchr+0x78>
   14384:	d1ee      	bne.n	14364 <memchr+0x34>
   14386:	bcf0      	pop	{r4, r5, r6, r7}
   14388:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   1438c:	f002 0207 	and.w	r2, r2, #7
   14390:	b132      	cbz	r2, 143a0 <memchr+0x70>
   14392:	f810 3b01 	ldrb.w	r3, [r0], #1
   14396:	3a01      	subs	r2, #1
   14398:	ea83 0301 	eor.w	r3, r3, r1
   1439c:	b113      	cbz	r3, 143a4 <memchr+0x74>
   1439e:	d1f8      	bne.n	14392 <memchr+0x62>
   143a0:	2000      	movs	r0, #0
   143a2:	4770      	bx	lr
   143a4:	3801      	subs	r0, #1
   143a6:	4770      	bx	lr
   143a8:	2d00      	cmp	r5, #0
   143aa:	bf06      	itte	eq
   143ac:	4635      	moveq	r5, r6
   143ae:	3803      	subeq	r0, #3
   143b0:	3807      	subne	r0, #7
   143b2:	f015 0f01 	tst.w	r5, #1
   143b6:	d107      	bne.n	143c8 <memchr+0x98>
   143b8:	3001      	adds	r0, #1
   143ba:	f415 7f80 	tst.w	r5, #256	; 0x100
   143be:	bf02      	ittt	eq
   143c0:	3001      	addeq	r0, #1
   143c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
   143c6:	3001      	addeq	r0, #1
   143c8:	bcf0      	pop	{r4, r5, r6, r7}
   143ca:	3801      	subs	r0, #1
   143cc:	4770      	bx	lr
   143ce:	bf00      	nop

000143d0 <memmove>:
   143d0:	4288      	cmp	r0, r1
   143d2:	b510      	push	{r4, lr}
   143d4:	eb01 0302 	add.w	r3, r1, r2
   143d8:	d803      	bhi.n	143e2 <memmove+0x12>
   143da:	1e42      	subs	r2, r0, #1
   143dc:	4299      	cmp	r1, r3
   143de:	d10c      	bne.n	143fa <memmove+0x2a>
   143e0:	bd10      	pop	{r4, pc}
   143e2:	4298      	cmp	r0, r3
   143e4:	d2f9      	bcs.n	143da <memmove+0xa>
   143e6:	1881      	adds	r1, r0, r2
   143e8:	1ad2      	subs	r2, r2, r3
   143ea:	42d3      	cmn	r3, r2
   143ec:	d100      	bne.n	143f0 <memmove+0x20>
   143ee:	bd10      	pop	{r4, pc}
   143f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   143f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
   143f8:	e7f7      	b.n	143ea <memmove+0x1a>
   143fa:	f811 4b01 	ldrb.w	r4, [r1], #1
   143fe:	f802 4f01 	strb.w	r4, [r2, #1]!
   14402:	e7eb      	b.n	143dc <memmove+0xc>

00014404 <_realloc_r>:
   14404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14406:	4607      	mov	r7, r0
   14408:	4614      	mov	r4, r2
   1440a:	460e      	mov	r6, r1
   1440c:	b921      	cbnz	r1, 14418 <_realloc_r+0x14>
   1440e:	4611      	mov	r1, r2
   14410:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   14414:	f7fe bdec 	b.w	12ff0 <_malloc_r>
   14418:	b922      	cbnz	r2, 14424 <_realloc_r+0x20>
   1441a:	f7fe fd9b 	bl	12f54 <_free_r>
   1441e:	4625      	mov	r5, r4
   14420:	4628      	mov	r0, r5
   14422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14424:	f000 f826 	bl	14474 <_malloc_usable_size_r>
   14428:	4284      	cmp	r4, r0
   1442a:	d90f      	bls.n	1444c <_realloc_r+0x48>
   1442c:	4621      	mov	r1, r4
   1442e:	4638      	mov	r0, r7
   14430:	f7fe fdde 	bl	12ff0 <_malloc_r>
   14434:	4605      	mov	r5, r0
   14436:	2800      	cmp	r0, #0
   14438:	d0f2      	beq.n	14420 <_realloc_r+0x1c>
   1443a:	4631      	mov	r1, r6
   1443c:	4622      	mov	r2, r4
   1443e:	f7fe fd75 	bl	12f2c <memcpy>
   14442:	4631      	mov	r1, r6
   14444:	4638      	mov	r0, r7
   14446:	f7fe fd85 	bl	12f54 <_free_r>
   1444a:	e7e9      	b.n	14420 <_realloc_r+0x1c>
   1444c:	4635      	mov	r5, r6
   1444e:	e7e7      	b.n	14420 <_realloc_r+0x1c>

00014450 <_read_r>:
   14450:	b538      	push	{r3, r4, r5, lr}
   14452:	4c07      	ldr	r4, [pc, #28]	; (14470 <_read_r+0x20>)
   14454:	4605      	mov	r5, r0
   14456:	4608      	mov	r0, r1
   14458:	4611      	mov	r1, r2
   1445a:	2200      	movs	r2, #0
   1445c:	6022      	str	r2, [r4, #0]
   1445e:	461a      	mov	r2, r3
   14460:	f7fc fe9e 	bl	111a0 <_read>
   14464:	1c43      	adds	r3, r0, #1
   14466:	d102      	bne.n	1446e <_read_r+0x1e>
   14468:	6823      	ldr	r3, [r4, #0]
   1446a:	b103      	cbz	r3, 1446e <_read_r+0x1e>
   1446c:	602b      	str	r3, [r5, #0]
   1446e:	bd38      	pop	{r3, r4, r5, pc}
   14470:	2001433c 	.word	0x2001433c

00014474 <_malloc_usable_size_r>:
   14474:	f851 0c04 	ldr.w	r0, [r1, #-4]
   14478:	2800      	cmp	r0, #0
   1447a:	f1a0 0004 	sub.w	r0, r0, #4
   1447e:	bfbc      	itt	lt
   14480:	580b      	ldrlt	r3, [r1, r0]
   14482:	18c0      	addlt	r0, r0, r3
   14484:	4770      	bx	lr
   14486:	0000      	movs	r0, r0
   14488:	7974227b 	.word	0x7974227b
   1448c:	3a226570 	.word	0x3a226570
   14490:	43574822 	.word	0x43574822
   14494:	2c224746 	.word	0x2c224746
   14498:	61642220 	.word	0x61642220
   1449c:	3a226174 	.word	0x3a226174
   144a0:	64252220 	.word	0x64252220
   144a4:	0a0d7d22 	.word	0x0a0d7d22
   144a8:	00000000 	.word	0x00000000
   144ac:	55204f4e 	.word	0x55204f4e
   144b0:	20524553 	.word	0x20524553
   144b4:	20574f52 	.word	0x20574f52
   144b8:	43454843 	.word	0x43454843
   144bc:	0000214b 	.word	0x0000214b
   144c0:	7974227b 	.word	0x7974227b
   144c4:	3a226570 	.word	0x3a226570
   144c8:	52415722 	.word	0x52415722
   144cc:	474e494e 	.word	0x474e494e
   144d0:	22202c22 	.word	0x22202c22
   144d4:	61746164 	.word	0x61746164
   144d8:	5b203a22 	.word	0x5b203a22
   144dc:	22732522 	.word	0x22732522
   144e0:	0a0d7d5d 	.word	0x0a0d7d5d
   144e4:	00000000 	.word	0x00000000
   144e8:	55206f4e 	.word	0x55206f4e
   144ec:	2074696e 	.word	0x2074696e
   144f0:	74736554 	.word	0x74736554
   144f4:	00000000 	.word	0x00000000
   144f8:	64616552 	.word	0x64616552
   144fc:	20676e69 	.word	0x20676e69
   14500:	72657355 	.word	0x72657355
   14504:	776f5220 	.word	0x776f5220
   14508:	00000000 	.word	0x00000000
   1450c:	7974227b 	.word	0x7974227b
   14510:	3a226570 	.word	0x3a226570
   14514:	474f4c22 	.word	0x474f4c22
   14518:	22202c22 	.word	0x22202c22
   1451c:	61746164 	.word	0x61746164
   14520:	5b203a22 	.word	0x5b203a22
   14524:	22732522 	.word	0x22732522
   14528:	0a0d7d5d 	.word	0x0a0d7d5d
   1452c:	00000000 	.word	0x00000000
   14530:	69726556 	.word	0x69726556
   14534:	6e697966 	.word	0x6e697966
   14538:	73552067 	.word	0x73552067
   1453c:	52207265 	.word	0x52207265
   14540:	0000776f 	.word	0x0000776f
   14544:	61647055 	.word	0x61647055
   14548:	676e6974 	.word	0x676e6974
   1454c:	65735520 	.word	0x65735520
   14550:	6f522072 	.word	0x6f522072
   14554:	00000077 	.word	0x00000077
   14558:	74737953 	.word	0x74737953
   1455c:	52206d65 	.word	0x52206d65
   14560:	74657365 	.word	0x74657365
   14564:	00000000 	.word	0x00000000
   14568:	68636e55 	.word	0x68636e55
   1456c:	65676e61 	.word	0x65676e61
   14570:	73552064 	.word	0x73552064
   14574:	52207265 	.word	0x52207265
   14578:	0000776f 	.word	0x0000776f
   1457c:	64726148 	.word	0x64726148
   14580:	65726177 	.word	0x65726177
   14584:	73655420 	.word	0x73655420
   14588:	6e492074 	.word	0x6e492074
   1458c:	00007469 	.word	0x00007469
   14590:	63256325 	.word	0x63256325
   14594:	2e2e2e2e 	.word	0x2e2e2e2e
   14598:	2e2e2e2e 	.word	0x2e2e2e2e
   1459c:	2e2e2e2e 	.word	0x2e2e2e2e
   145a0:	00006325 	.word	0x00006325
   145a4:	78323025 	.word	0x78323025
   145a8:	0000000a 	.word	0x0000000a
   145ac:	30256325 	.word	0x30256325
   145b0:	25657833 	.word	0x25657833
   145b4:	00000063 	.word	0x00000063
   145b8:	6d617246 	.word	0x6d617246
   145bc:	74532065 	.word	0x74532065
   145c0:	20747261 	.word	0x20747261
   145c4:	7366664f 	.word	0x7366664f
   145c8:	00007465 	.word	0x00007465
   145cc:	6e6e6f43 	.word	0x6e6e6f43
   145d0:	00746365 	.word	0x00746365
   145d4:	7974227b 	.word	0x7974227b
   145d8:	3a226570 	.word	0x3a226570
   145dc:	41572220 	.word	0x41572220
   145e0:	4e494e52 	.word	0x4e494e52
   145e4:	202c2247 	.word	0x202c2247
   145e8:	74616422 	.word	0x74616422
   145ec:	203a2261 	.word	0x203a2261
   145f0:	6e55225b 	.word	0x6e55225b
   145f4:	776f6e6b 	.word	0x776f6e6b
   145f8:	73654d20 	.word	0x73654d20
   145fc:	65676173 	.word	0x65676173
   14600:	70795420 	.word	0x70795420
   14604:	7d5d2265 	.word	0x7d5d2265
   14608:	0000000d 	.word	0x0000000d
   1460c:	7974227b 	.word	0x7974227b
   14610:	3a226570 	.word	0x3a226570
   14614:	41572220 	.word	0x41572220
   14618:	4e494e52 	.word	0x4e494e52
   1461c:	202c2247 	.word	0x202c2247
   14620:	74616422 	.word	0x74616422
   14624:	203a2261 	.word	0x203a2261
   14628:	6e49225b 	.word	0x6e49225b
   1462c:	696c6176 	.word	0x696c6176
   14630:	68432064 	.word	0x68432064
   14634:	736b6365 	.word	0x736b6365
   14638:	5d226d75 	.word	0x5d226d75
   1463c:	00000d7d 	.word	0x00000d7d
   14640:	656d6954 	.word	0x656d6954
   14644:	2074756f 	.word	0x2074756f
   14648:	63736944 	.word	0x63736944
   1464c:	656e6e6f 	.word	0x656e6e6f
   14650:	26207463 	.word	0x26207463
   14654:	73655220 	.word	0x73655220
   14658:	52207465 	.word	0x52207465
   1465c:	69656365 	.word	0x69656365
   14660:	00726576 	.word	0x00726576
   14664:	656d6954 	.word	0x656d6954
   14668:	2074756f 	.word	0x2074756f
   1466c:	65522026 	.word	0x65522026
   14670:	20746573 	.word	0x20746573
   14674:	65636552 	.word	0x65636552
   14678:	72657669 	.word	0x72657669
   1467c:	00000000 	.word	0x00000000
   14680:	645f7872 	.word	0x645f7872
   14684:	6c62756f 	.word	0x6c62756f
   14688:	75625f65 	.word	0x75625f65
   1468c:	72656666 	.word	0x72656666
   14690:	65766f20 	.word	0x65766f20
   14694:	6e757272 	.word	0x6e757272
   14698:	00000000 	.word	0x00000000
   1469c:	63256325 	.word	0x63256325
   146a0:	63256325 	.word	0x63256325
   146a4:	78323025 	.word	0x78323025
   146a8:	78323025 	.word	0x78323025
   146ac:	78323025 	.word	0x78323025
   146b0:	30306325 	.word	0x30306325
   146b4:	0000000a 	.word	0x0000000a
   146b8:	30256325 	.word	0x30256325
   146bc:	2e5f7833 	.word	0x2e5f7833
   146c0:	2e2e2e2e 	.word	0x2e2e2e2e
   146c4:	2e2e2e2e 	.word	0x2e2e2e2e
   146c8:	2e2e2e2e 	.word	0x2e2e2e2e
   146cc:	2e2e2e2e 	.word	0x2e2e2e2e
   146d0:	2e2e2e2e 	.word	0x2e2e2e2e
   146d4:	2e2e2e2e 	.word	0x2e2e2e2e
   146d8:	2e2e2e2e 	.word	0x2e2e2e2e
   146dc:	252e2e2e 	.word	0x252e2e2e
   146e0:	00000063 	.word	0x00000063
   146e4:	30256325 	.word	0x30256325
   146e8:	2e5f7833 	.word	0x2e5f7833
   146ec:	2e2e2e2e 	.word	0x2e2e2e2e
   146f0:	252e2e2e 	.word	0x252e2e2e
   146f4:	00000063 	.word	0x00000063
   146f8:	30256325 	.word	0x30256325
   146fc:	2e5f7833 	.word	0x2e5f7833
   14700:	0063252e 	.word	0x0063252e
   14704:	30256325 	.word	0x30256325
   14708:	2e5f7833 	.word	0x2e5f7833
   1470c:	2e2e2e2e 	.word	0x2e2e2e2e
   14710:	0063252e 	.word	0x0063252e
   14714:	30353002 	.word	0x30353002
   14718:	30305a65 	.word	0x30305a65
   1471c:	30633030 	.word	0x30633030
   14720:	00000330 	.word	0x00000330
   14724:	30353002 	.word	0x30353002
   14728:	30305a65 	.word	0x30305a65
   1472c:	5a383030 	.word	0x5a383030
   14730:	30020334 	.word	0x30020334
   14734:	5a653033 	.word	0x5a653033
   14738:	00000335 	.word	0x00000335
   1473c:	30353002 	.word	0x30353002
   14740:	30305a65 	.word	0x30305a65
   14744:	5a393030 	.word	0x5a393030
   14748:	00000334 	.word	0x00000334
   1474c:	30353002 	.word	0x30353002
   14750:	30305a65 	.word	0x30305a65
   14754:	5a613030 	.word	0x5a613030
   14758:	30020334 	.word	0x30020334
   1475c:	5a653033 	.word	0x5a653033
   14760:	00000330 	.word	0x00000330
   14764:	30353002 	.word	0x30353002
   14768:	30305a65 	.word	0x30305a65
   1476c:	5a623030 	.word	0x5a623030
   14770:	30020334 	.word	0x30020334
   14774:	5a663033 	.word	0x5a663033
   14778:	00000330 	.word	0x00000330
   1477c:	50204955 	.word	0x50204955
   14780:	7265776f 	.word	0x7265776f
   14784:	616e4520 	.word	0x616e4520
   14788:	00656c62 	.word	0x00656c62
   1478c:	74696e49 	.word	0x74696e49
   14790:	646f4d20 	.word	0x646f4d20
   14794:	3a656c75 	.word	0x3a656c75
   14798:	314f5020 	.word	0x314f5020
   1479c:	00000036 	.word	0x00000036
   147a0:	74696e49 	.word	0x74696e49
   147a4:	646f4d20 	.word	0x646f4d20
   147a8:	3a656c75 	.word	0x3a656c75
   147ac:	31554220 	.word	0x31554220
   147b0:	00000036 	.word	0x00000036
   147b4:	74696e49 	.word	0x74696e49
   147b8:	646f4d20 	.word	0x646f4d20
   147bc:	3a656c75 	.word	0x3a656c75
   147c0:	46425020 	.word	0x46425020
   147c4:	00000034 	.word	0x00000034
   147c8:	74696e49 	.word	0x74696e49
   147cc:	646f4d20 	.word	0x646f4d20
   147d0:	3a656c75 	.word	0x3a656c75
   147d4:	314e4520 	.word	0x314e4520
   147d8:	00000036 	.word	0x00000036
   147dc:	74696e49 	.word	0x74696e49
   147e0:	646f4d20 	.word	0x646f4d20
   147e4:	3a656c75 	.word	0x3a656c75
   147e8:	6b6e5520 	.word	0x6b6e5520
   147ec:	6e776f6e 	.word	0x6e776f6e
   147f0:	646f4d20 	.word	0x646f4d20
   147f4:	00656c75 	.word	0x00656c75
   147f8:	46435748 	.word	0x46435748
   147fc:	694d2047 	.word	0x694d2047
   14800:	74616d73 	.word	0x74616d73
   14804:	00006863 	.word	0x00006863
   14808:	0f0e0d0c 	.word	0x0f0e0d0c
   1480c:	0b0a0908 	.word	0x0b0a0908
   14810:	07060504 	.word	0x07060504
   14814:	03020100 	.word	0x03020100
   14818:	0f0e0d0c 	.word	0x0f0e0d0c
   1481c:	0b0a0908 	.word	0x0b0a0908
   14820:	07060504 	.word	0x07060504
   14824:	03020100 	.word	0x03020100
   14828:	0f0e0d0c 	.word	0x0f0e0d0c
   1482c:	0b0a0908 	.word	0x0b0a0908
   14830:	07060504 	.word	0x07060504
   14834:	03020100 	.word	0x03020100
   14838:	0f0e0d0c 	.word	0x0f0e0d0c
   1483c:	0b0a0908 	.word	0x0b0a0908
   14840:	07060504 	.word	0x07060504
   14844:	03020100 	.word	0x03020100
   14848:	30256325 	.word	0x30256325
   1484c:	2e5f7833 	.word	0x2e5f7833
   14850:	252e2e2e 	.word	0x252e2e2e
   14854:	00000063 	.word	0x00000063
   14858:	30256325 	.word	0x30256325
   1485c:	00657833 	.word	0x00657833
   14860:	00002023 	.word	0x00002023
   14864:	00002320 	.word	0x00002320
   14868:	78383025 	.word	0x78383025
   1486c:	00000000 	.word	0x00000000
   14870:	64697267 	.word	0x64697267
   14874:	7379735f 	.word	0x7379735f
   14878:	68633a3a 	.word	0x68633a3a
   1487c:	736b6365 	.word	0x736b6365
   14880:	00006d75 	.word	0x00006d75
   14884:	63656843 	.word	0x63656843
   14888:	6d75736b 	.word	0x6d75736b
   1488c:	61655220 	.word	0x61655220
   14890:	61432f64 	.word	0x61432f64
   14894:	6c75636c 	.word	0x6c75636c
   14898:	00657461 	.word	0x00657461
   1489c:	6b636170 	.word	0x6b636170
   148a0:	257b7465 	.word	0x257b7465
   148a4:	25202c64 	.word	0x25202c64
   148a8:	25202c64 	.word	0x25202c64
   148ac:	25202c64 	.word	0x25202c64
   148b0:	25202c64 	.word	0x25202c64
   148b4:	25202c64 	.word	0x25202c64
   148b8:	25202c64 	.word	0x25202c64
   148bc:	25202c64 	.word	0x25202c64
   148c0:	52207d64 	.word	0x52207d64
   148c4:	3a646165 	.word	0x3a646165
   148c8:	2c642520 	.word	0x2c642520
   148cc:	6c614320 	.word	0x6c614320
   148d0:	616c7563 	.word	0x616c7563
   148d4:	203a6574 	.word	0x203a6574
   148d8:	00006425 	.word	0x00006425
   148dc:	63656843 	.word	0x63656843
   148e0:	6d75736b 	.word	0x6d75736b
   148e4:	69725720 	.word	0x69725720
   148e8:	432f6574 	.word	0x432f6574
   148ec:	75636c61 	.word	0x75636c61
   148f0:	6574616c 	.word	0x6574616c
   148f4:	00000000 	.word	0x00000000
   148f8:	63656843 	.word	0x63656843
   148fc:	6d75736b 	.word	0x6d75736b
   14900:	65764f20 	.word	0x65764f20
   14904:	69727772 	.word	0x69727772
   14908:	00006574 	.word	0x00006574
   1490c:	61726150 	.word	0x61726150
   14910:	72706170 	.word	0x72706170
   14914:	73616b69 	.word	0x73616b69
   14918:	00000000 	.word	0x00000000
   1491c:	200013a8 	.word	0x200013a8
   14920:	20010f38 	.word	0x20010f38
   14924:	2000af9c 	.word	0x2000af9c
   14928:	20007b9c 	.word	0x20007b9c
   1492c:	30256325 	.word	0x30256325
   14930:	2e5f7833 	.word	0x2e5f7833
   14934:	2e2e2e2e 	.word	0x2e2e2e2e
   14938:	0000002e 	.word	0x0000002e
   1493c:	31343002 	.word	0x31343002
   14940:	30304265 	.word	0x30304265
   14944:	5a315a31 	.word	0x5a315a31
   14948:	03335a32 	.word	0x03335a32
   1494c:	00000000 	.word	0x00000000
   14950:	30303002 	.word	0x30303002
   14954:	39303065 	.word	0x39303065
   14958:	42304230 	.word	0x42304230
   1495c:	30020332 	.word	0x30020332
   14960:	42653034 	.word	0x42653034
   14964:	42313030 	.word	0x42313030
   14968:	00000332 	.word	0x00000332
   1496c:	30303002 	.word	0x30303002
   14970:	38303065 	.word	0x38303065
   14974:	42304230 	.word	0x42304230
   14978:	30020332 	.word	0x30020332
   1497c:	42653034 	.word	0x42653034
   14980:	42313030 	.word	0x42313030
   14984:	00000332 	.word	0x00000332
   14988:	30303002 	.word	0x30303002
   1498c:	62303065 	.word	0x62303065
   14990:	50305030 	.word	0x50305030
   14994:	30020332 	.word	0x30020332
   14998:	50653034 	.word	0x50653034
   1499c:	50313030 	.word	0x50313030
   149a0:	00000332 	.word	0x00000332
   149a4:	31343002 	.word	0x31343002
   149a8:	30304565 	.word	0x30304565
   149ac:	5a315a31 	.word	0x5a315a31
   149b0:	03335a32 	.word	0x03335a32
   149b4:	31343002 	.word	0x31343002
   149b8:	30304265 	.word	0x30304265
   149bc:	5a315a32 	.word	0x5a315a32
   149c0:	03335a32 	.word	0x03335a32
   149c4:	30343002 	.word	0x30343002
   149c8:	30304565 	.word	0x30304565
   149cc:	03324531 	.word	0x03324531
   149d0:	00000000 	.word	0x00000000
   149d4:	30303002 	.word	0x30303002
   149d8:	62303065 	.word	0x62303065
   149dc:	45304530 	.word	0x45304530
   149e0:	30020332 	.word	0x30020332
   149e4:	45653034 	.word	0x45653034
   149e8:	45313030 	.word	0x45313030
   149ec:	00000332 	.word	0x00000332
   149f0:	30303002 	.word	0x30303002
   149f4:	39303065 	.word	0x39303065
   149f8:	42304230 	.word	0x42304230
   149fc:	30020332 	.word	0x30020332
   14a00:	42653034 	.word	0x42653034
   14a04:	42323030 	.word	0x42323030
   14a08:	00000332 	.word	0x00000332
   14a0c:	30303002 	.word	0x30303002
   14a10:	38303065 	.word	0x38303065
   14a14:	42304230 	.word	0x42304230
   14a18:	30020332 	.word	0x30020332
   14a1c:	42653034 	.word	0x42653034
   14a20:	42323030 	.word	0x42323030
   14a24:	00000332 	.word	0x00000332
   14a28:	69676552 	.word	0x69676552
   14a2c:	72657473 	.word	0x72657473
   14a30:	74634120 	.word	0x74634120
   14a34:	006e6f69 	.word	0x006e6f69
   14a38:	6e657645 	.word	0x6e657645
   14a3c:	6f4e2074 	.word	0x6f4e2074
   14a40:	6f462074 	.word	0x6f462074
   14a44:	00646e75 	.word	0x00646e75
   14a48:	63734520 	.word	0x63734520
   14a4c:	64657061 	.word	0x64657061
   14a50:	61684320 	.word	0x61684320
   14a54:	6f462072 	.word	0x6f462072
   14a58:	20646e75 	.word	0x20646e75
   14a5c:	00000000 	.word	0x00000000
   14a60:	30353002 	.word	0x30353002
   14a64:	42305a65 	.word	0x42305a65
   14a68:	30303030 	.word	0x30303030
   14a6c:	00000330 	.word	0x00000330
   14a70:	30353002 	.word	0x30353002
   14a74:	42305a65 	.word	0x42305a65
   14a78:	42343030 	.word	0x42343030
   14a7c:	00000332 	.word	0x00000332
   14a80:	30353002 	.word	0x30353002
   14a84:	42305a65 	.word	0x42305a65
   14a88:	42353030 	.word	0x42353030
   14a8c:	00000332 	.word	0x00000332
   14a90:	30353002 	.word	0x30353002
   14a94:	50305a65 	.word	0x50305a65
   14a98:	30303030 	.word	0x30303030
   14a9c:	00000330 	.word	0x00000330
   14aa0:	30353002 	.word	0x30353002
   14aa4:	50305a65 	.word	0x50305a65
   14aa8:	50313030 	.word	0x50313030
   14aac:	00000332 	.word	0x00000332
   14ab0:	30353002 	.word	0x30353002
   14ab4:	45305a65 	.word	0x45305a65
   14ab8:	30303030 	.word	0x30303030
   14abc:	00000330 	.word	0x00000330

00014ac0 <_adcs>:
   14ac0:	01000000 0003000c 00041807 00000000     ................
   14ad0:	0014080b 00010000 000c0100 18040003     ................
   14ae0:	00000004 080b0000 00000014              ............

00014aec <_cfgs>:
   14aec:	00200600 08068000 00200400 08068000     .. ....... .....
   14afc:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
   14b1c:	00200b00 14000003 00200a00 08000002     .. ....... .....
   14b2c:	00201300 14000003 00000000 00000000     .. .............
	...
   14bdc:	00005400 1c000000 00005300 0c000000     .T.......S......

00014bec <user_mux_confs>:
	...
   14c18:	04030201 04030201 00000000 00000000     ................
	...

00014c30 <channel_confs>:
   14c30:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

00014c70 <interrupt_cfg>:
   14c70:	00000002 00000002 00000002 00000002     ................
	...
   14cf0:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
   14d00:	43000000 43000400 43000800 43000c00     ...C...C...C...C

00014d10 <_usarts>:
   14d10:	00000000 40100004 00030000 00700002     .......@......p.
   14d20:	0000aaaa 00000000 00000001 40100004     ...............@
   14d30:	00030000 00700002 0000aaaa 00000000     ......p.........
   14d40:	00000002 40100004 00030000 00700002     .......@......p.
   14d50:	00005555 00000000 00000004 40100004     UU.............@
   14d60:	00030000 00700002 0000aaaa 00000000     ......p.........
   14d70:	00000006 40100004 00030000 00700002     .......@......p.
   14d80:	0000aaaa 00000000                       ........

00014d88 <_i2cms>:
   14d88:	00000005 00200014 00000100 0000e6e5     ...... .........
   14d98:	00d70000 02dc6c00                       .....l..

00014da0 <sercomspi_regs>:
   14da0:	3020000c 00020000 00000000 01ff0005     .. 0............
   14db0:	20000c03 00000000 00000000 ff000600     ... ............
   14dc0:	00000701 40003800 40003c00 4101a000     .....8.@.<.@...A
   14dd0:	4101c000 42001400 42001800 43001400     ...A...B...B...C
   14de0:	43001800                                ...C

00014de4 <_tcs>:
   14de4:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
   14df4:	00000000 006c0001 00000308 00000021     ......l.....!...
   14e04:	00003a98 00000000 006d0002 00000308     .:........m.....
   14e14:	00000021 00003a98 00000000 006e0003     !....:........n.
   14e24:	00000308 00000021 00003a98 00000000     ....!....:......

00014e34 <_usb_ep_cfgs>:
   14e34:	20000eb4 00000000 00000040 00000000     ... ....@.......
	...
   14e4c:	20000eac 00000000 00000008 20000e6c     ... ........l.. 
   14e5c:	20000e64 00080040 00000000 00000000     d.. @...........
	...
   14e74:	20000e24 00400000 72617453 6e492074     $.. ..@.Start In
   14e84:	61697469 657a696c 00000064 20313544     itialized...D51 
   14e94:	74696e49 00000000 706d6f43 7469736f     Init....Composit
   14ea4:	65442065 65636976 696e4920 6c616974     e Device Initial
   14eb4:	64657a69 00000000 64697247 646f4d20     ized....Grid Mod
   14ec4:	20656c75 74696e49 696c6169 0064657a     ule Initialized.
   14ed4:	65746e45 676e6972 69614d20 6f4c206e     Entering Main Lo
   14ee4:	0000706f 706d6f43 7469736f 65442065     op..Composite De
   14ef4:	65636976 6e6f4320 7463656e 00006465     vice Connected..

00014f04 <keyboard_report_desc>:
   14f04:	06090105 070501a1 e729e019 01250015     ..........)...%.
   14f14:	08950175 01810281 65290019 65250015     u.........)e..%e
   14f24:	06950875 08050081 05290119 01250015     u.........)...%.
   14f34:	05950175 03950291 00c00191              u...........

00014f40 <mouse_report_desc>:
   14f40:	02090105 010901a1 090500a1 03290119     ..............).
   14f50:	01250015 03950175 05750281 01810195     ..%.u.....u.....
   14f60:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
   14f70:	c0c00681                                ....

00014f74 <_global_impure_ptr>:
   14f74:	2000054c                                L.. 

00014f78 <__sf_fake_stderr>:
	...

00014f98 <__sf_fake_stdin>:
	...

00014fb8 <__sf_fake_stdout>:
	...
   14fd8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   14fe8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   14ff8:	31300046 35343332 39383736 64636261     F.0123456789abcd
   15008:	00006665                                ef..

0001500c <_init>:
   1500c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1500e:	bf00      	nop
   15010:	bcf8      	pop	{r3, r4, r5, r6, r7}
   15012:	bc08      	pop	{r3}
   15014:	469e      	mov	lr, r3
   15016:	4770      	bx	lr

00015018 <__init_array_start>:
   15018:	00004289 	.word	0x00004289

0001501c <_fini>:
   1501c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1501e:	bf00      	nop
   15020:	bcf8      	pop	{r3, r4, r5, r6, r7}
   15022:	bc08      	pop	{r3}
   15024:	469e      	mov	lr, r3
   15026:	4770      	bx	lr

00015028 <__fini_array_start>:
   15028:	00004265 	.word	0x00004265
