
---------- Begin Simulation Statistics ----------
final_tick                               1049176654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194902                       # Simulator instruction rate (inst/s)
host_mem_usage                                1006060                       # Number of bytes of host memory used
host_op_rate                                   388816                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1452.01                       # Real time elapsed on the host
host_tick_rate                              722566957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   283000005                       # Number of instructions simulated
sim_ops                                     564565358                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.049177                       # Number of seconds simulated
sim_ticks                                1049176654000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              87.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        87.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     52656356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     36157626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     88813983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       125000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 64266.298770                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 80099.371480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74719.961235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       123000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 62266.298770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 79302.783833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69989.776609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     50471866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     31912575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        82384441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       125000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 140389087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 340025917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 480415129000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.117404                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072393                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2184490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4245051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6429542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2433412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2433412                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 136020107000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 143668016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 279688246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.041486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.050104                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044994                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2184490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1811639                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3996130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     19594908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data      8614980                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28209890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       130000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 71304.586293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 59951.653130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67761.562817                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       128000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69304.586293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57820.684394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65776.110897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     19382318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      8518529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27900848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       130000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  15158642000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   5782396896                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20941168896                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.011196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010955                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       212590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        96451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       309042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       128000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  14733462000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   5452374897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20185964897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010946                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010879                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       212590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        94298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306889                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.933823                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.178902                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             82733                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      5041238                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        67595                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     72251264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     44772606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117023873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64890.503863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 79651.768880                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74400.838202                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62890.503863                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78239.937048                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69689.260237                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     69854184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     40431104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110285289                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       255000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 155547729000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 345808313896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 501356297896                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.096968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057583                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2397080                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4341502                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6738584                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2435565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2435565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       251000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 150753569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 149120390897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 299874210897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.033177                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.042569                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036770                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2397080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1905937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4303019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     72251264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     44772606                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117023873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       127500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64890.503863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 79651.768880                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74400.838202                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       125500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62890.503863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78239.937048                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69689.260237                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     69854184                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     40431104                       # number of overall hits
system.cpu.dcache.overall_hits::total       110285289                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       255000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 155547729000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 345808313896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 501356297896                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.096968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057583                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2397080                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4341502                       # number of overall misses
system.cpu.dcache.overall_misses::total       6738584                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2435565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2435565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       251000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 150753569000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 149120390897                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 299874210897                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.033177                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.042569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036770                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2397080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1905937                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4303019                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                4299595                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             26.644680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        238348365                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000807                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   828.406687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   195.397681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.808991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.190818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           4300619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         238348365                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.805176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           114588617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       836089                       # number of writebacks
system.cpu.dcache.writebacks::total            836089                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003831                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.068966                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    225593627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     20759675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    246353307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        79400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31477.474032                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 33846.678457                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32540.906068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        70250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 29477.474032                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 32915.155838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30925.901064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    222126473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     17936175                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       240062648                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       397000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 109137250000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  95566096624                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 204703743624                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.136009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      3467154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2823500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6290659                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       299056                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       299057                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       281000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 102202942000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  83092467665                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 185295690665                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.121603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      3467154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      2524444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5991602                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.472792                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs              8674                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       108189                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    225593627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     20759675                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    246353307                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31477.474032                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 33846.678457                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32540.906068                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 29477.474032                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 32915.155838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30925.901064                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst    222126473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     17936175                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        240062648                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       397000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 109137250000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  95566096624                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 204703743624                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.136009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025535                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      3467154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2823500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6290659                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       299056                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       299057                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 102202942000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  83092467665                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 185295690665                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.121603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      3467154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      2524444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5991602                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    225593627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     20759675                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    246353307                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        79400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31477.474032                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 33846.678457                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32540.906068                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        70250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 29477.474032                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 32915.155838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30925.901064                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst    222126473                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     17936175                       # number of overall hits
system.cpu.icache.overall_hits::total       240062648                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       397000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 109137250000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  95566096624                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 204703743624                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.136009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025535                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      3467154                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2823500                       # number of overall misses
system.cpu.icache.overall_misses::total       6290659                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       299056                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       299057                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       281000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 102202942000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  83092467665                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 185295690665                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.121603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      3467154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      2524444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5991602                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                5990079                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             41.066521                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        498698216                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   207.059522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    48.922275                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.808826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.191103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           5991602                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         498698216                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.982234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           246054250                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      5990079                       # number of writebacks
system.cpu.icache.writebacks::total           5990079                       # number of writebacks
system.cpu.idleCycles                             212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.080460                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.076628                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.011494                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011494                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.091954                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              261                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1049168588000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   173                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks       185718                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        185718                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73966.556786                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73966.556786                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 101982351734                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 101982351734                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1378763                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1378763                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      3467154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      2521076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5988234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       113500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 115444.153196                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 110392.846197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112670.833393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        93500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 95444.153196                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 90751.022283                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92878.602152                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus.inst      3268011                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      2278630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5546643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       227000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  22989895000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst  26764303989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  49754425989                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.057437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.096168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.073743                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       199143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst       242446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           441591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst         2308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       187000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  19007035000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst  21792768989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  40799990989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.057437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.095252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.073358                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       199143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst       240138                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       439283                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       212590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        92106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            304697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 159253.898733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 107017.598541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141168.480139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data       105000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 139151.509927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 87036.065102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121111.472228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       142952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        55228                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                198180                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11090123000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   3946594999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15036842999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.327569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.400387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.349583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        69638                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        36878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              106517                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.switch_cpus.data           32                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.switch_cpus_1.data           28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               60                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data       105000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9685780000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3207278999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12893163999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.327419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.400083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.349386                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        69606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        36850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         106457                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2184490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1811431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3995922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       120000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 111980.384230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 107341.033568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109395.516698                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91980.098662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 89586.697476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90698.400037                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1266810                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       656838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1923648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       120000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 102762159000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 123935205970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 226697484970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.420089                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.637393                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.518597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       917680                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1154593                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2072274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data        96581                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        96584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data       100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  84408021000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  94783800970                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 179191921970                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.420088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.584075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.494427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       917677                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1058012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1975690                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         2400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data 11731.343284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11731.343284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 29059.701493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 29059.701493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2266                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data      1572000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1572000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.055833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.055833                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.switch_cpus_1.data          134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                134                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      3894000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3894000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.055833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.055833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           134                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      5961121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5961121                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5961121                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5961121                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       836089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       836089                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       836089                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           836089                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      3467154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2397080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      2521076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1903537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10288853                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 115444.153196                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 115314.703064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 110392.846197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 107331.022718                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111239.030782                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 95444.153196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 95305.804921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 90751.022283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 89500.850307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92362.301138                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.inst      3268011                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1409762                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      2278630                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       712066                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7668471                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst  22989895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 113852282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst  26764303989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 127881800969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     291488753958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.057437                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.411884                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.096168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.625925                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.254682                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       199143                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       987318                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst       242446                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1191471                       # number of demand (read+write) misses
system.l2.demand_misses::total                2620382                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus.data           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.inst         2308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data        96609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               98952                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       205000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  19007035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  94093801000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst  21792768989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  97991079969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 232885076958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.057437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.411869                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.095252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.575172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.245064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst       199143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       987283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst       240138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1094862                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2521430                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      3467154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2397080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      2521076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1903537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10288853                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       113500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       122500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 115444.153196                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 115314.703064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 110392.846197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 107331.022718                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111239.030782                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        93500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data       102500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73966.556786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 95444.153196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 95305.804921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 90751.022283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 89500.850307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85859.194325                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.switch_cpus.inst      3268011                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1409762                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      2278630                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       712066                       # number of overall hits
system.l2.overall_hits::total                 7668471                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       227000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  22989895000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 113852282000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst  26764303989                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 127881800969                       # number of overall miss cycles
system.l2.overall_miss_latency::total    291488753958                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.057437                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.411884                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.096168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.625925                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.254682                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       199143                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       987318                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst       242446                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1191471                       # number of overall misses
system.l2.overall_misses::total               2620382                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus.data           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.inst         2308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data        96609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              98952                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       205000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 101982351734                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  19007035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  94093801000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst  21792768989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  97991079969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 334867428692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.057437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.411869                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.095252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.575172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.379070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1378763                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       199143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       987283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst       240138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1094862                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3900193                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued          1779461                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                25928                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1841991                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 43125                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        4092311                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2975                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.281877                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                168463143                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     304.613441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.001797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.006625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1133.010545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   468.811213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1686.387654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   107.510393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   393.344543                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.276614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.114456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.411716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.026248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.096031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999435                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           998                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3098                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.243652                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.756348                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   4096407                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 168463143                       # Number of tag accesses
system.l2.tags.tagsinuse                  4093.686211                       # Cycle average of tags in use
system.l2.tags.total_refs                    21636717                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    670869                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              253368                       # number of writebacks
system.l2.writebacks::total                    253368                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     252786.46                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42092.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    252732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1373190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    199143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    974688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples    240120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1086264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23342.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       236.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    237.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        15.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     12147766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     14648469                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26796357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     83867486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     12147766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     60224474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     14648469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     66833298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             237721736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15455502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     83867486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     12147766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     60224474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     14648469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     66833298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            253177239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15455502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15455502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      1012497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.812498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.012620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.250216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       367812     36.33%     36.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       301932     29.82%     66.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       113161     11.18%     77.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        66649      6.58%     83.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        39141      3.87%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25875      2.56%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19205      1.90%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14353      1.42%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64369      6.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1012497                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              247898176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               249412096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1513920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16173696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             16215552                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     12745152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst     15368832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28114112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     87991808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     12745152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     63186112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst     15368832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     70119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          249412096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16215552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16215552                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1374872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       199143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       987283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst       240138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1095624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43307.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     44032.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44086.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39310.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     38119.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     87884160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     12745152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     62380032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst     15367680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     69520896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 122.000427203558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 122.000427203558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 83764883.315827190876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 12147765.537299117073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 59456176.195090971887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 14647371.290059223771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 66262336.027923092246                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  59542476743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   8768835761                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  43525956446                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst   9440041570                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  41764460425                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       253368                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  98266543.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     16173696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 15415607.980160031468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 24897597515915                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        14792                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             7949111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             239457                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        14792                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1374872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       199143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       987283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst       240138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1095624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3897064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       253368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             253368                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    75.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            325735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            176096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            253866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            248893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            276128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            299865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            290306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            174163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           298984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           185271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           194663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           205684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           205910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             18702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28909                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008786569250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        14792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     261.847215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    151.923603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.058430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10758     72.73%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2592     17.52%     90.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          659      4.46%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          230      1.55%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          142      0.96%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           98      0.66%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           67      0.45%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           57      0.39%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           39      0.26%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           32      0.22%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           19      0.13%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           17      0.11%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           20      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           11      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           15      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           10      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           14      0.09%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            7      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2055038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  828422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  617817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  167800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   99810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   53337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   30868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   3897064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3897064                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     3897064                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.56                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2965386                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  23655                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                19367045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  1049173029000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            163041956695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  90415537945                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        14792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.084505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.046884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.141955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7358     49.74%     49.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              261      1.76%     51.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6000     40.56%     92.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              927      6.27%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              231      1.56%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   253368                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               253368                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     253368                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                58.66                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  148240                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          39408349920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               3948798420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    232700249640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            474.812790                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4151547250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   26111693250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 263732417500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 181808992300                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   63068777456                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 510303226244                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           2636136960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2098836135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     69814569120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             14972301540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         61728295200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      70250645940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           498162494355                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         955844636044                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              585757080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          36414584520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               3280430160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    240768322050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            481.348692                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4552376000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   27330420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 226731865750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 207193148170                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   55371953244                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 527996890836                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           2819683200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1743589980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     79561879680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             12683838720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         64609112880.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      62381540580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           505019810520                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         961919589506                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              733410000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     11686184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11686184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11686184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    265627648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    265627648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               265627648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          8867178105                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        20420595304                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3897212                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3897212    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3897212                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3893057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7789120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            3790621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       253368                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3638540                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              148                       # Transaction distribution
system.membus.trans_dist::ReadExReq            106443                       # Transaction distribution
system.membus.trans_dist::ReadExResp           106443                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3790621                       # Transaction distribution
system.switch_cpus.Branches                  44611974                       # Number of branches fetched
system.switch_cpus.committedInsts           183000002                       # Number of instructions committed
system.switch_cpus.committedOps             363046258                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            52656356                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                842035                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            19594908                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 92957                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000008                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses           225593627                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                487007                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999992                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                848618021                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       848611496.881367                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    211144622                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    131986647                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     36330799                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         140760                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                140760                       # number of float instructions
system.switch_cpus.num_fp_register_reads       161774                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        40869                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             5794098                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6524.118633                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     361422712                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            361422712                       # number of integer instructions
system.switch_cpus.num_int_register_reads    709612788                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    299935482                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            52648783                       # Number of load instructions
system.switch_cpus.num_mem_refs              72222893                       # number of memory refs
system.switch_cpus.num_store_insts           19574110                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass       1490964      0.41%      0.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         287854005     79.29%     79.70% # Class of executed instruction
system.switch_cpus.op_class::IntMult           475651      0.13%     79.83% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            968208      0.27%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            3847      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1360      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               26      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1660      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp               24      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1398      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           25478      0.01%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             24      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            5      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          494      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            1      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          220      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::MemRead         52643530     14.50%     94.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        19477224      5.36%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5253      0.00%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        96886      0.03%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          363046258                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 1049176654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     40070194                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect       687646                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3717921                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     44574976                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     14370795                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40070194                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     25699399                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      44574976                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2943963                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2556368                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       141132689                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       91065361                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3751508                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         25807933                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     13991757                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         7322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     94518632                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    201519092                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    167495755                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.203130                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.453589                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    122795128     73.31%     73.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      8811917      5.26%     78.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      4340620      2.59%     81.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8504903      5.08%     86.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3947497      2.36%     88.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1787925      1.07%     89.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1364499      0.81%     90.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1951509      1.17%     91.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     13991757      8.35%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    167495755                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts            51385                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1347629                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       200510377                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            29559657                       # Number of loads committed
system.switch_cpus_1.commit.membars              4860                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       955326      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    161853721     80.32%     80.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       170303      0.08%     80.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       363522      0.18%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         1423      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         9979      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           18      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            9      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     29559648     14.67%     95.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      8566610      4.25%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            9      0.00%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite        38524      0.02%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    201519092                       # Class of committed instruction
system.switch_cpus_1.commit.refs             38164791                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           201519092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.005506                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.005506                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     80823942                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    331972606                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51130110                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        40834713                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3756696                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6236855                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          38449544                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              947184                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          10828210                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               87319                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          44574976                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        20759801                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           121995283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1933312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles         9836                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            175819264                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles        43001                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles           35                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles       272436                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7513392                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.222263                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     56705031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     17314758                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.876683                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    182782324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.919322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.214402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      129122743     70.64%     70.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        2746698      1.50%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2873394      1.57%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2335709      1.28%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2761022      1.51%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2995294      1.64%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2596300      1.42%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5090179      2.78%     82.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       32260985     17.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    182782324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          142645                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          60125                       # number of floating regfile writes
system.switch_cpus_1.idleCycles              17768243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4758198                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       30575482                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.290992                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           49319814                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         10817162                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      50591231                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     45746028                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        84153                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       252916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     13361681                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    296021410                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     38502652                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      6824208                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    258909213                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       580330                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       448043                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3756696                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1379860                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        37801                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      1872636                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        51679                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         7209                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         4456                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     16186369                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      4756546                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7209                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3417021                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1341177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       300960354                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           254823303                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628145                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       189046784                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.270619                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            256552389                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      368068106                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     213546601                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.498627                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.498627                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2109540      0.79%      0.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    211508516     79.59%     80.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       186084      0.07%     80.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       407031      0.15%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         1558      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6664      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          181      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     80.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        28027      0.01%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        19482      0.01%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         6141      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     40006530     15.06%     95.69% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     11406197      4.29%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         8748      0.00%     99.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite        38722      0.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    265733421                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        111133                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       222236                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       108111                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       248183                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7882755                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.029664                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7555681     95.85%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     95.85% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       202361      2.57%     98.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       124556      1.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           80      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           76      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    271395503                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    722723658                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    254715192                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    390282015                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        295769231                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       265733421                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       252179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     94502301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       813973                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       244857                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    129860400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    182782324                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.453825                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.285279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    113315202     61.99%     61.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     12672559      6.93%     68.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     11654225      6.38%     75.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      9731485      5.32%     80.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8931153      4.89%     85.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      7286802      3.99%     89.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8834841      4.83%     94.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7458167      4.08%     98.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2897890      1.59%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    182782324                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.325020                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          20805793                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses              315446                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       783461                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       609244                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     45746028                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     13361681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     113776371                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles              200550567                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 1049176654000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles      67898371                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    244768205                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8607326                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54142628                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       907102                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       825255                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    804208872                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    320193152                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    375617167                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        43470790                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      2164189                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3756696                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     13506454                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      130848937                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       239892                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    476063584                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7378                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          985                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        25902586                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          980                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          449541722                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         607620746                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1057867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     17969915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12905633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30875548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    766612032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    328749312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1095361344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1049176654000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34238248467                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17976827976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12907069185                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  16431104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16460104                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.162157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16018842     97.32%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 440113      2.67%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1149      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16460104                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        48528                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1149                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10291829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       391569                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20585380                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         392718                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         6168764                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           9987524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1089457                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5990079                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7302449                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2073085                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2400                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           304697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          304697                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5991602                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3995922                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
