Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  1 09:56:03 2024
| Host         : LAPTOP-90IBO783 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.154        0.000                      0                12609        0.032        0.000                      0                12609        2.387        0.000                       0                  5744  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          17.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.154        0.000                      0                12609        0.032        0.000                      0                12609        2.387        0.000                       0                  5739  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0_0  
(none)                         clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.543ns  (logic 2.600ns (39.739%)  route 3.943ns (60.261%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/Q
                         net (fo=2, routed)           1.300     3.413    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0_0[1]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.537    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8_n_3
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_n_3
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0/CO[3]
                         net (fo=2, routed)           0.883     5.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.174 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0/O
                         net (fo=41, routed)          0.957     6.130    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0_n_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140[0]_i_2/O
                         net (fo=8, routed)           0.803     7.057    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[3]_0[0]
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.637 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.752    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.866    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.200 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.200    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U_n_39
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.657     8.394    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[13]/C
                         clock pessimism              0.014     8.408    
                         clock uncertainty           -0.116     8.292    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.062     8.354    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[13]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 2.579ns (39.545%)  route 3.943ns (60.455%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/Q
                         net (fo=2, routed)           1.300     3.413    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0_0[1]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.537    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8_n_3
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_n_3
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0/CO[3]
                         net (fo=2, routed)           0.883     5.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.174 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0/O
                         net (fo=41, routed)          0.957     6.130    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0_n_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140[0]_i_2/O
                         net (fo=8, routed)           0.803     7.057    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[3]_0[0]
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.637 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.752    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.866    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.179 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.179    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U_n_37
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.657     8.394    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[15]/C
                         clock pessimism              0.014     8.408    
                         clock uncertainty           -0.116     8.292    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.062     8.354    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[15]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 2.878ns (46.060%)  route 3.370ns (53.940%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 8.206 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X42Y95         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     2.135 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/Q
                         net (fo=6, routed)           0.844     2.979    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.301     3.280 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3_n_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.830 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.830    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_n_3
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.944 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.944    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1_n_3
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.278 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2/O[1]
                         net (fo=1, routed)           0.707     4.985    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2_n_9
    SLICE_X43Y103        LUT2 (Prop_lut2_I1_O)        0.303     5.288 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2/O
                         net (fo=1, routed)           0.000     5.288    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2_n_3
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.110     6.948    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2_n_3
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.072 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6/O
                         net (fo=11, routed)          0.709     7.781    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3
    SLICE_X51Y94         LUT5 (Prop_lut5_I1_O)        0.124     7.905 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[5]_i_1/O
                         net (fo=1, routed)           0.000     7.905    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[5]_i_1_n_3
    SLICE_X51Y94         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.469     8.206    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X51Y94         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[5]/C
                         clock pessimism              0.014     8.220    
                         clock uncertainty           -0.116     8.104    
    SLICE_X51Y94         FDSE (Setup_fdse_C_D)        0.029     8.133    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[5]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 2.878ns (46.083%)  route 3.367ns (53.917%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 8.206 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X42Y95         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     2.135 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/Q
                         net (fo=6, routed)           0.844     2.979    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.301     3.280 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3_n_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.830 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.830    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_n_3
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.944 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.944    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1_n_3
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.278 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2/O[1]
                         net (fo=1, routed)           0.707     4.985    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2_n_9
    SLICE_X43Y103        LUT2 (Prop_lut2_I1_O)        0.303     5.288 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2/O
                         net (fo=1, routed)           0.000     5.288    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2_n_3
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.110     6.948    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2_n_3
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.072 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6/O
                         net (fo=11, routed)          0.706     7.778    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_6_n_3
    SLICE_X51Y94         LUT5 (Prop_lut5_I1_O)        0.124     7.902 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[6]_i_1/O
                         net (fo=1, routed)           0.000     7.902    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[6]_i_1_n_3
    SLICE_X51Y94         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.469     8.206    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X51Y94         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[6]/C
                         clock pessimism              0.014     8.220    
                         clock uncertainty           -0.116     8.104    
    SLICE_X51Y94         FDSE (Setup_fdse_C_D)        0.031     8.135    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[6]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -7.902    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.448ns  (logic 2.505ns (38.851%)  route 3.943ns (61.149%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/Q
                         net (fo=2, routed)           1.300     3.413    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0_0[1]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.537    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8_n_3
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_n_3
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0/CO[3]
                         net (fo=2, routed)           0.883     5.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.174 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0/O
                         net (fo=41, routed)          0.957     6.130    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0_n_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140[0]_i_2/O
                         net (fo=8, routed)           0.803     7.057    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[3]_0[0]
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.637 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.752    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.866    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.105 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.105    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U_n_38
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.657     8.394    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[14]/C
                         clock pessimism              0.014     8.408    
                         clock uncertainty           -0.116     8.292    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.062     8.354    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[14]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 2.489ns (38.699%)  route 3.943ns (61.301%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/Q
                         net (fo=2, routed)           1.300     3.413    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0_0[1]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.537    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8_n_3
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_n_3
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0/CO[3]
                         net (fo=2, routed)           0.883     5.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.174 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0/O
                         net (fo=41, routed)          0.957     6.130    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0_n_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140[0]_i_2/O
                         net (fo=8, routed)           0.803     7.057    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[3]_0[0]
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.637 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.752    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.866 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.866    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1_n_3
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.089 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.089    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U_n_40
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.657     8.394    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X39Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[12]/C
                         clock pessimism              0.014     8.408    
                         clock uncertainty           -0.116     8.292    
    SLICE_X39Y102        FDRE (Setup_fdre_C_D)        0.062     8.354    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[12]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 2.486ns (38.670%)  route 3.943ns (61.330%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/Q
                         net (fo=2, routed)           1.300     3.413    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0_0[1]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.537    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8_n_3
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_n_3
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0/CO[3]
                         net (fo=2, routed)           0.883     5.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.174 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0/O
                         net (fo=41, routed)          0.957     6.130    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0_n_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140[0]_i_2/O
                         net (fo=8, routed)           0.803     7.057    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[3]_0[0]
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.637 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.752    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.086 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.086    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U_n_35
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.657     8.394    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[9]/C
                         clock pessimism              0.014     8.408    
                         clock uncertainty           -0.116     8.292    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)        0.062     8.354    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[9]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 2.465ns (38.469%)  route 3.943ns (61.531%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.660ns = ( 8.394 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X44Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     2.113 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/hMax_reg_512_reg[1]/Q
                         net (fo=2, routed)           1.300     3.413    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0_0[1]
    SLICE_X42Y100        LUT4 (Prop_lut4_I0_O)        0.124     3.537 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.537    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_i_8_n_3
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.050 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry_n_3
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.167 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2_carry__0/CO[3]
                         net (fo=2, routed)           0.883     5.050    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln1889_fu_464_p2
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124     5.174 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0/O
                         net (fo=41, routed)          0.957     6.130    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry_i_6__0_n_3
    SLICE_X41Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.254 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140[0]_i_2/O
                         net (fo=8, routed)           0.803     7.057    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[3]_0[0]
    SLICE_X39Y99         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.637 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.638    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[0]_i_1_n_3
    SLICE_X39Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.752    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[4]_i_1_n_3
    SLICE_X39Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.065 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/boxHCoord_loc_1_fu_140_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.065    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U_n_33
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.657     8.394    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X39Y101        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[11]/C
                         clock pessimism              0.014     8.408    
                         clock uncertainty           -0.116     8.292    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)        0.062     8.354    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxHCoord_loc_1_fu_140_reg[11]
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.878ns (46.569%)  route 3.302ns (53.431%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 8.205 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X42Y95         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     2.135 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/Q
                         net (fo=6, routed)           0.844     2.979    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.301     3.280 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3_n_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.830 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.830    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_n_3
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.944 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.944    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1_n_3
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.278 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2/O[1]
                         net (fo=1, routed)           0.707     4.985    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2_n_9
    SLICE_X43Y103        LUT2 (Prop_lut2_I1_O)        0.303     5.288 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2/O
                         net (fo=1, routed)           0.000     5.288    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2_n_3
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.106     6.944    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2_n_3
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2/O
                         net (fo=13, routed)          0.645     7.713    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3
    SLICE_X51Y92         LUT4 (Prop_lut4_I2_O)        0.124     7.837 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[1]_i_1/O
                         net (fo=1, routed)           0.000     7.837    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[1]_i_1_n_3
    SLICE_X51Y92         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.468     8.205    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X51Y92         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[1]/C
                         clock pessimism              0.014     8.219    
                         clock uncertainty           -0.116     8.103    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)        0.029     8.132    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382_reg[1]
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.878ns (46.554%)  route 3.304ns (53.446%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 8.206 - 6.734 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.654     1.657    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X42Y95         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478     2.135 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[5]/Q
                         net (fo=6, routed)           0.844     2.979    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/Q[5]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.301     3.280 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.280    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_i_3_n_3
    SLICE_X44Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.830 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.001     3.830    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__0_n_3
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.944 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.944    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__1_n_3
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.278 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2/O[1]
                         net (fo=1, routed)           0.707     4.985    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/boxBottom_fu_634_p2_carry__2_n_9
    SLICE_X43Y103        LUT2 (Prop_lut2_I1_O)        0.303     5.288 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2/O
                         net (fo=1, routed)           0.000     5.288    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/i__carry__2_i_3__2_n_3
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.838 f  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2/CO[3]
                         net (fo=3, routed)           1.106     6.944    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/_inferred__1/i__carry__2_n_3
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.124     7.068 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2/O
                         net (fo=13, routed)          0.647     7.715    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[3]_i_2_n_3
    SLICE_X52Y94         LUT4 (Prop_lut4_I2_O)        0.124     7.839 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_346[1]_i_1/O
                         net (fo=1, routed)           0.000     7.839    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_346[1]_i_1_n_3
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.734 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     8.346    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.921 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.646    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.469     8.206    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[1]/C
                         clock pessimism              0.014     8.220    
                         clock uncertainty           -0.116     8.104    
    SLICE_X52Y94         FDRE (Setup_fdre_C_D)        0.031     8.135    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_4_reg_346_reg[1]
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/full_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.332%)  route 0.287ns (60.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.555     0.557    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/ap_clk
    SLICE_X52Y99         FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/mOutPtr_reg[0]/Q
                         net (fo=21, routed)          0.287     0.985    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/mOutPtr[0]
    SLICE_X52Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.030 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/full_n_i_1__1/O
                         net (fo=1, routed)           0.000     1.030    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/full_n_i_1__1_n_3
    SLICE_X52Y100        FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.909     0.911    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/ap_clk
    SLICE_X52Y100        FDSE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/full_n_reg/C
                         clock pessimism             -0.005     0.906    
    SLICE_X52Y100        FDSE (Hold_fdse_C_D)         0.092     0.998    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c24_U/full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.023%)  route 0.174ns (53.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.541     0.543    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.148     0.691 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[24]/Q
                         net (fo=2, routed)           0.174     0.864    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie[24]
    SLICE_X49Y74         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.810     0.812    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_clk
    SLICE_X49Y74         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[23]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X49Y74         FDRE (Hold_fdre_C_D)         0.013     0.820    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/gSerie_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.272ns (54.045%)  route 0.231ns (45.955%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.579     0.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X54Y98         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][15]/Q
                         net (fo=5, routed)           0.231     0.976    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/D[15]
    SLICE_X55Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.084 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/loopWidth_reg_517_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.084    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[15]_0[15]
    SLICE_X55Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.934     0.936    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/ap_clk
    SLICE_X55Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[15]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.102     1.033    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_reg_887_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.377ns (70.547%)  route 0.157ns (29.453%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.579     0.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/ap_clk
    SLICE_X55Y99         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[0]/Q
                         net (fo=2, routed)           0.157     0.879    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.045     0.924 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U/icmp_ln2052_fu_369_p2_carry_i_8/O
                         net (fo=1, routed)           0.000     0.924    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/flow_control_loop_pipe_sequential_init_U_n_141
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.076 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_fu_369_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.076    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_fu_369_p2_carry_n_3
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.115 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_fu_369_p2_carry__0/CO[3]
                         net (fo=5, routed)           0.000     1.115    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_fu_369_p2
    SLICE_X57Y101        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_reg_887_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.936     0.938    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/ap_clk
    SLICE_X57Y101        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_reg_887_reg[0]/C
                         clock pessimism             -0.005     0.933    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.130     1.063    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190/icmp_ln2052_reg_887_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/p_0_0_0_0_0214_lcssa221_fu_202_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.252%)  route 0.344ns (67.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.548     0.550    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/ap_clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/p_0_0_0_0_0214_lcssa221_fu_202_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/p_0_0_0_0_0214_lcssa221_fu_202_reg[7]/Q
                         net (fo=2, routed)           0.344     1.058    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/in[7]
    SLICE_X50Y88         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.820     0.822    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/ap_clk
    SLICE_X50Y88         SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16/CLK
                         clock pessimism             -0.005     0.817    
    SLICE_X50Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.000    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg/SRL_SIG_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/colorFormat_read_reg_709_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.034%)  route 0.115ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.641     0.643    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X44Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/colorFormat_read_reg_709_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  design_1_i/v_tpg_0/inst/colorFormat_read_reg_709_reg[7]/Q
                         net (fo=2, routed)           0.115     0.899    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/colorFormat_val_read_reg_453_reg[7][7]
    SLICE_X46Y103        SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.912     0.914    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/ap_clk
    SLICE_X46Y103        SRL16E                                       r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3/CLK
                         clock pessimism             -0.256     0.658    
    SLICE_X46Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.841    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/colorFormat_val_c25_U/U_design_1_v_tpg_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/loopHeight_reg_476_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.251ns (48.164%)  route 0.270ns (51.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.555     0.557    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X52Y97         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/loopHeight_reg_476_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/loopHeight_reg_476_reg[9]/Q
                         net (fo=5, routed)           0.270     0.968    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/loopHeight_reg_476[9]
    SLICE_X45Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.013 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.013    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p2_carry__1_i_3_n_3
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.078 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p2_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.078    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p20_out[9]
    SLICE_X45Y100        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.913     0.915    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[9]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.275ns (53.138%)  route 0.243ns (46.862%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.579     0.581    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X54Y98         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.164     0.745 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/Q
                         net (fo=5, routed)           0.243     0.987    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/D[14]
    SLICE_X55Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.098 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/width_val12_c22_U/U_design_1_v_tpg_0_0_fifo_w16_d2_S_ShiftReg/loopWidth_reg_517_reg[15]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.098    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[15]_0[14]
    SLICE_X55Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.934     0.936    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/ap_clk
    SLICE_X55Y102        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[14]/C
                         clock pessimism             -0.005     0.931    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.102     1.033    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_hcresampler_core_U0/loopWidth_reg_517_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.275ns (52.314%)  route 0.251ns (47.686%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.558     0.560    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X42Y96         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[10]/Q
                         net (fo=6, routed)           0.251     0.974    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/boxSize_val_read_reg_436_reg[12]_0[10]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.019 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.019    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p2_carry__1_i_2_n_3
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.085 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p2_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.085    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_fu_344_p20_out[10]
    SLICE_X45Y100        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.913     0.915    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/ap_clk
    SLICE_X45Y100        FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[10]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgForeground_U0/vMax_reg_517_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgSinTableArray_9bit_4_load_reg_3980_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_reg_4045_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.408%)  route 0.242ns (56.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.550     0.552    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_clk
    SLICE_X52Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgSinTableArray_9bit_4_load_reg_3980_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tpgSinTableArray_9bit_4_load_reg_3980_reg[3]/Q
                         net (fo=1, routed)           0.242     0.935    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/sparsemux_11_3_9_1_1_U32/Q[3]
    SLICE_X40Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.980 r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/sparsemux_11_3_9_1_1_U32/tmp_reg_4045[3]_i_1/O
                         net (fo=1, routed)           0.000     0.980    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_fu_1802_p13[3]
    SLICE_X40Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_reg_4045_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.820     0.822    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/ap_clk
    SLICE_X40Y65         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_reg_4045_reg[3]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X40Y65         FDRE (Hold_fdre_C_D)         0.092     0.909    design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_reg_4045_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.734       2.850      DSP48_X2Y27      design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/mul_11ns_13ns_23_2_1_U29/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.734       2.850      DSP48_X3Y28      design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/mul_11ns_13ns_23_2_1_U30/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         6.734       2.850      DSP48_X3Y29      design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/mul_11ns_13ns_23_2_1_U31/buff0_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y20     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/linebuf_c_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X3Y21     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/v_vcresampler_core_U0/linebuf_c_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y22     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y22     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y14     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter14_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y28     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/lshr_ln3_reg_3845_pp0_iter14_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X4Y28     design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_405/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_404/tmp_13_reg_3875_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X34Y105    design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.589ns  (logic 0.124ns (4.789%)  route 2.465ns (95.211%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.465     2.465    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y121        LUT1 (Prop_lut1_I0_O)        0.124     2.589 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.589    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y121        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.644     1.647    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y121        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.045ns (4.265%)  route 1.010ns (95.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.010     1.010    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X41Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.055    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X41Y121        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.900     0.902    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X41Y121        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           533 Endpoints
Min Delay           533 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.232ns (31.303%)  route 2.704ns (68.697%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.653     1.656    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[5]/Q
                         net (fo=3, routed)           1.157     3.232    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[7]_0[5]
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.297     3.529 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_8/O
                         net (fo=1, routed)           0.000     3.529    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_8_n_3
    SLICE_X43Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     3.746 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]_i_3/O
                         net (fo=1, routed)           0.942     4.689    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]_i_3_n_3
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.299     4.988 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_1/O
                         net (fo=1, routed)           0.604     5.592    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[5]_i_1_n_3
    SLICE_X36Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.480     1.483    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X36Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.759ns  (logic 1.434ns (38.153%)  route 2.325ns (61.847%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.653     1.656    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X42Y91         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     2.134 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX_reg[7]/Q
                         net (fo=3, routed)           1.540     3.674    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX_reg[15]_0[7]
    SLICE_X45Y89         LUT5 (Prop_lut5_I0_O)        0.298     3.972 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_10/O
                         net (fo=1, routed)           0.000     3.972    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_10_n_3
    SLICE_X45Y89         MUXF7 (Prop_muxf7_I0_O)      0.238     4.210 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     4.210    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]_i_8_n_3
    SLICE_X45Y89         MUXF8 (Prop_muxf8_I0_O)      0.104     4.314 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.784     5.099    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]_i_3_n_3
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.316     5.415 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     5.415    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[7]_i_1_n_3
    SLICE_X37Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.480     1.483    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X37Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.536ns  (logic 1.090ns (30.823%)  route 2.446ns (69.177%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.648     1.651    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.419     2.070 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[13]/Q
                         net (fo=3, routed)           0.940     3.010    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart_reg[15]_0[13]
    SLICE_X48Y89         LUT6 (Prop_lut6_I0_O)        0.299     3.309 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_7/O
                         net (fo=1, routed)           0.591     3.899    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_7_n_3
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.023 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_6/O
                         net (fo=1, routed)           0.621     4.644    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_6_n_3
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124     4.768 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_2/O
                         net (fo=1, routed)           0.295     5.063    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_2_n_3
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.187 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     5.187    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[13]_i_1_n_3
    SLICE_X36Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.477     1.480    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.493ns  (logic 1.207ns (34.553%)  route 2.286ns (65.447%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.653     1.656    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[2]/Q
                         net (fo=3, routed)           1.653     3.765    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[7]_0[2]
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124     3.889 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_10/O
                         net (fo=1, routed)           0.000     3.889    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_10_n_3
    SLICE_X45Y88         MUXF7 (Prop_muxf7_I1_O)      0.217     4.106 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]_i_6/O
                         net (fo=1, routed)           0.000     4.106    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]_i_6_n_3
    SLICE_X45Y88         MUXF8 (Prop_muxf8_I1_O)      0.094     4.200 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]_i_2/O
                         net (fo=1, routed)           0.633     4.833    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]_i_2_n_3
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.316     5.149 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     5.149    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[2]_i_1_n_3
    SLICE_X37Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.480     1.483    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X37Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.404ns  (logic 1.014ns (29.790%)  route 2.390ns (70.210%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.652     1.655    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X46Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.518     2.173 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[10]/Q
                         net (fo=3, routed)           0.870     3.043    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[15]_0[10]
    SLICE_X47Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.167 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_7/O
                         net (fo=1, routed)           0.314     3.482    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_7_n_3
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.606 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_6/O
                         net (fo=1, routed)           0.607     4.213    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_6_n_3
    SLICE_X42Y84         LUT6 (Prop_lut6_I5_O)        0.124     4.337 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_2/O
                         net (fo=1, routed)           0.598     4.935    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_2_n_3
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     5.059 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     5.059    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[10]_i_1_n_3
    SLICE_X36Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.477     1.480    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 1.090ns (32.200%)  route 2.295ns (67.800%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.647     1.650    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y84         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.419     2.069 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[11]/Q
                         net (fo=3, routed)           0.843     2.912    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[15]_0[11]
    SLICE_X43Y84         LUT4 (Prop_lut4_I2_O)        0.299     3.211 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_7/O
                         net (fo=1, routed)           0.593     3.804    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_7_n_3
    SLICE_X42Y86         LUT6 (Prop_lut6_I5_O)        0.124     3.928 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_5/O
                         net (fo=1, routed)           0.288     4.216    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_5_n_3
    SLICE_X41Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.340 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_3/O
                         net (fo=1, routed)           0.571     4.911    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_3_n_3
    SLICE_X36Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.035 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     5.035    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[11]_i_1_n_3
    SLICE_X36Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.477     1.480    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 1.419ns (43.423%)  route 1.849ns (56.577%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.649     1.652    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X42Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDRE (Prop_fdre_C_Q)         0.478     2.130 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[9]/Q
                         net (fo=3, routed)           0.961     3.091    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[15]_0[9]
    SLICE_X40Y85         LUT4 (Prop_lut4_I3_O)        0.301     3.392 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_8/O
                         net (fo=1, routed)           0.417     3.809    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_8_n_3
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.933 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_6/O
                         net (fo=1, routed)           0.000     3.933    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_6_n_3
    SLICE_X40Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     4.150 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.471     4.621    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]_i_2_n_3
    SLICE_X39Y87         LUT6 (Prop_lut6_I0_O)        0.299     4.920 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.920    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_1_n_3
    SLICE_X39Y87         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.478     1.481    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.235ns  (logic 1.014ns (31.347%)  route 2.221ns (68.653%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.650     1.653    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X46Y87         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.518     2.171 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[8]/Q
                         net (fo=3, routed)           0.837     3.008    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height_reg[15]_0[8]
    SLICE_X48Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_7/O
                         net (fo=1, routed)           0.483     3.615    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_7_n_3
    SLICE_X42Y88         LUT6 (Prop_lut6_I0_O)        0.124     3.739 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_6/O
                         net (fo=1, routed)           0.452     4.191    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_6_n_3
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.124     4.315 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_2/O
                         net (fo=1, routed)           0.449     4.764    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_2_n_3
    SLICE_X36Y88         LUT6 (Prop_lut6_I0_O)        0.124     4.888 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.888    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[8]_i_1_n_3
    SLICE_X36Y88         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.479     1.482    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X36Y88         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.212ns  (logic 0.952ns (29.637%)  route 2.260ns (70.363%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.650     1.653    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X39Y85         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.456     2.109 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[14]/Q
                         net (fo=3, routed)           0.961     3.070    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta_reg[15]_0[14]
    SLICE_X39Y84         LUT4 (Prop_lut4_I0_O)        0.124     3.194 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_7/O
                         net (fo=1, routed)           0.565     3.759    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_7_n_3
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     3.883 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_5/O
                         net (fo=1, routed)           0.432     4.315    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_5_n_3
    SLICE_X41Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.439 f  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_3/O
                         net (fo=1, routed)           0.302     4.741    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_3_n_3
    SLICE_X39Y87         LUT6 (Prop_lut6_I2_O)        0.124     4.865 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.865    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[14]_i_1_n_3
    SLICE_X39Y87         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.478     1.481    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.196ns  (logic 1.345ns (42.080%)  route 1.851ns (57.920%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.653     1.656    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.419     2.075 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[1]/Q
                         net (fo=3, routed)           1.391     3.466    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[7]_0[1]
    SLICE_X43Y89         LUT6 (Prop_lut6_I5_O)        0.299     3.765 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[1]_i_14/O
                         net (fo=1, routed)           0.000     3.765    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[1]_i_14_n_3
    SLICE_X43Y89         MUXF7 (Prop_muxf7_I1_O)      0.217     3.982 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]_i_6/O
                         net (fo=1, routed)           0.000     3.982    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]_i_6_n_3
    SLICE_X43Y89         MUXF8 (Prop_muxf8_I1_O)      0.094     4.076 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.460     4.536    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]_i_2_n_3
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.316     4.852 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.852    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[1]
    SLICE_X37Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.480     1.483    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X37Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.220%)  route 0.074ns (36.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.556     0.558    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X37Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[7]/Q
                         net (fo=3, routed)           0.074     0.760    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[15]_0[7]
    SLICE_X36Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.824     0.826    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/ap_clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.128ns (59.053%)  route 0.089ns (40.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.556     0.558    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X37Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[5]/Q
                         net (fo=3, routed)           0.089     0.774    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[15]_0[5]
    SLICE_X36Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.824     0.826    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/ap_clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.559%)  route 0.077ns (35.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.556     0.558    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X37Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en_reg[2]/Q
                         net (fo=3, routed)           0.077     0.776    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[15]_0[2]
    SLICE_X36Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.824     0.826    design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/ap_clk
    SLICE_X36Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_568/d_read_reg_22_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/crossHairY_read_reg_719_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.016%)  route 0.093ns (41.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.557     0.559    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X45Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[3]/Q
                         net (fo=3, routed)           0.093     0.779    design_1_i/v_tpg_0/inst/crossHairY[3]
    SLICE_X44Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/crossHairY_read_reg_719_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.825     0.827    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/crossHairY_read_reg_719_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/ZplateVerContStart_read_reg_734_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.148ns (62.493%)  route 0.089ns (37.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.554     0.556    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X38Y84         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.148     0.704 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart_reg[15]/Q
                         net (fo=3, routed)           0.089     0.793    design_1_i/v_tpg_0/inst/ZplateVerContStart[15]
    SLICE_X39Y84         FDRE                                         r  design_1_i/v_tpg_0/inst/ZplateVerContStart_read_reg_734_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.820     0.822    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X39Y84         FDRE                                         r  design_1_i/v_tpg_0/inst/ZplateVerContStart_read_reg_734_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/maskId_read_reg_699_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.537%)  route 0.120ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.556     0.558    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[7]/Q
                         net (fo=3, routed)           0.120     0.806    design_1_i/v_tpg_0/inst/maskId[7]
    SLICE_X46Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/maskId_read_reg_699_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.824     0.826    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X46Y89         FDRE                                         r  design_1_i/v_tpg_0/inst/maskId_read_reg_699_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/maskId_read_reg_699_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.317%)  route 0.132ns (50.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.557     0.559    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y91         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId_reg[1]/Q
                         net (fo=3, routed)           0.132     0.818    design_1_i/v_tpg_0/inst/maskId[1]
    SLICE_X47Y92         FDRE                                         r  design_1_i/v_tpg_0/inst/maskId_read_reg_699_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.825     0.827    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X47Y92         FDRE                                         r  design_1_i/v_tpg_0/inst/maskId_read_reg_699_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/crossHairY_read_reg_719_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.132%)  route 0.119ns (45.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.557     0.559    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X45Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY_reg[2]/Q
                         net (fo=3, routed)           0.119     0.819    design_1_i/v_tpg_0/inst/crossHairY[2]
    SLICE_X47Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/crossHairY_read_reg_719_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.825     0.827    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X47Y90         FDRE                                         r  design_1_i/v_tpg_0/inst/crossHairY_read_reg_719_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/dpYUVCoef_read_reg_764_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.088%)  route 0.116ns (43.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.557     0.559    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X36Y91         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef_reg[1]/Q
                         net (fo=3, routed)           0.116     0.823    design_1_i/v_tpg_0/inst/dpYUVCoef[1]
    SLICE_X38Y92         FDRE                                         r  design_1_i/v_tpg_0/inst/dpYUVCoef_read_reg_764_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.825     0.827    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X38Y92         FDRE                                         r  design_1_i/v_tpg_0/inst/dpYUVCoef_read_reg_764_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tpg_0/inst/bckgndId_read_reg_689_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.498%)  route 0.141ns (52.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.554     0.556    design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]/Q
                         net (fo=3, routed)           0.141     0.825    design_1_i/v_tpg_0/inst/bckgndId[1]
    SLICE_X45Y86         FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndId_read_reg_689_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.821     0.823    design_1_i/v_tpg_0/inst/ap_clk
    SLICE_X45Y86         FDRE                                         r  design_1_i/v_tpg_0/inst/bckgndId_read_reg_689_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            IIC_0_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 3.645ns (37.724%)  route 6.017ns (62.276%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.894     1.897    design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.456     2.353 r  design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          1.000     3.353    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X28Y107        LUT4 (Prop_lut4_I2_O)        0.124     3.477 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Scl_T_inferred_i_1/O
                         net (fo=1, routed)           5.018     8.494    IIC_0_scl_iobuf/T
    W11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.065    11.560 r  IIC_0_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.560    IIC_0_scl_io
    W11                                                               r  IIC_0_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.653ns  (logic 3.375ns (34.966%)  route 6.278ns (65.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X39Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.456     2.303 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/Q
                         net (fo=1, routed)           6.278     8.581    vid_data_OBUF[10]
    W18                  OBUF (Prop_obuf_I_O)         2.919    11.500 r  vid_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.500    vid_data[10]
    W18                                                               r  vid_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.544ns  (logic 3.455ns (36.202%)  route 6.089ns (63.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/Q
                         net (fo=1, routed)           6.089     8.454    vid_data_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         2.937    11.391 r  vid_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.391    vid_data[1]
    AA21                                                              r  vid_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            IIC_0_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 3.623ns (38.308%)  route 5.834ns (61.692%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.891     1.894    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X28Y111        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.456     2.350 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/Q
                         net (fo=26, routed)          1.043     3.393    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/arb_lost
    SLICE_X28Y109        LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Sda_T_inferred_i_1/O
                         net (fo=1, routed)           4.792     8.308    IIC_0_sda_iobuf/T
    W8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.043    11.351 r  IIC_0_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    11.351    IIC_0_sda_io
    W8                                                                r  IIC_0_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.424ns  (logic 3.361ns (35.663%)  route 6.063ns (64.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X37Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456     2.303 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/Q
                         net (fo=1, routed)           6.063     8.366    vid_data_OBUF[7]
    U20                  OBUF (Prop_obuf_I_O)         2.905    11.271 r  vid_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.271    vid_data[7]
    U20                                                               r  vid_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.358ns  (logic 3.393ns (36.256%)  route 5.965ns (63.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X37Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456     2.303 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[3]/Q
                         net (fo=1, routed)           5.965     8.268    vid_data_OBUF[3]
    AA22                 OBUF (Prop_obuf_I_O)         2.937    11.205 r  vid_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.205    vid_data[3]
    AA22                                                              r  vid_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.337ns  (logic 3.465ns (37.106%)  route 5.872ns (62.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[2]/Q
                         net (fo=1, routed)           5.872     8.237    vid_data_OBUF[2]
    AB22                 OBUF (Prop_obuf_I_O)         2.947    11.184 r  vid_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.184    vid_data[2]
    AB22                                                              r  vid_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.309ns  (logic 3.466ns (37.237%)  route 5.842ns (62.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X42Y109        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[0]/Q
                         net (fo=1, routed)           5.842     8.207    vid_data_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         2.948    11.156 r  vid_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.156    vid_data[0]
    AB21                                                              r  vid_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 3.443ns (37.279%)  route 5.793ns (62.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.844     1.847    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X38Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y111        FDRE (Prop_fdre_C_Q)         0.518     2.365 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[8]/Q
                         net (fo=1, routed)           5.793     8.158    vid_data_OBUF[8]
    W21                  OBUF (Prop_obuf_I_O)         2.925    11.083 r  vid_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.083    vid_data[8]
    W21                                                               r  vid_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 3.384ns (36.821%)  route 5.806ns (63.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.845     1.848    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X37Y110        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.456     2.304 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[6]/Q
                         net (fo=1, routed)           5.806     8.110    vid_data_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         2.928    11.037 r  vid_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.037    vid_data[6]
    V20                                                               r  vid_data[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            hdmi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.197ns (47.531%)  route 1.321ns (52.469%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.792     0.794    hdmi_clk_OBUF
    L16                  OBUF (Prop_obuf_I_O)         1.171     1.965 r  hdmi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.965    hdmi_clk
    L16                                                               r  hdmi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_vsync_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.315ns (52.690%)  route 1.181ns (47.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.659     0.661    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X60Y114        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_vsync_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_vsync_mux_reg[0]/Q
                         net (fo=1, routed)           1.181     1.983    vid_vsync_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.174     3.157 r  vid_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.157    vid_vsync
    H15                                                               r  vid_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.067ns  (logic 1.309ns (42.695%)  route 1.757ns (57.305%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.659     0.661    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X60Y114        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg[0]/Q
                         net (fo=1, routed)           1.757     2.559    vid_hsync_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.168     3.728 r  vid_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    vid_hsync
    R18                                                               r  vid_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.343ns (43.093%)  route 1.774ns (56.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.638     0.640    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X37Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[9]/Q
                         net (fo=1, routed)           1.774     2.555    vid_data_OBUF[9]
    W20                  OBUF (Prop_obuf_I_O)         1.202     3.757 r  vid_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.757    vid_data[9]
    W20                                                               r  vid_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_active_video
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.319ns (42.388%)  route 1.793ns (57.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.659     0.661    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X60Y114        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y114        FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_reg[0]/Q
                         net (fo=1, routed)           1.793     2.595    vid_active_video_OBUF
    T18                  OBUF (Prop_obuf_I_O)         1.178     3.773 r  vid_active_video_OBUF_inst/O
                         net (fo=0)                   0.000     3.773    vid_active_video
    T18                                                               r  vid_active_video (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            IIC_0_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.188ns  (logic 1.010ns (31.678%)  route 2.178ns (68.322%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.658     0.660    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X31Y110        FDSE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDSE (Prop_fdse_C_Q)         0.141     0.801 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg/Q
                         net (fo=1, routed)           0.143     0.944    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/slave_sda_reg_n_0
    SLICE_X28Y109        LUT5 (Prop_lut5_I3_O)        0.045     0.989 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Sda_T_inferred_i_1/O
                         net (fo=1, routed)           2.036     3.024    IIC_0_sda_iobuf/T
    W8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.848 r  IIC_0_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.848    IIC_0_sda_io
    W8                                                                r  IIC_0_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.340ns (40.046%)  route 2.006ns (59.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.638     0.640    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X36Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/Q
                         net (fo=1, routed)           2.006     2.810    vid_data_OBUF[13]
    R19                  OBUF (Prop_obuf_I_O)         1.176     3.985 r  vid_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.985    vid_data[13]
    R19                                                               r  vid_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.357ns  (logic 1.342ns (39.994%)  route 2.014ns (60.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.638     0.640    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X36Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.164     0.804 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/Q
                         net (fo=1, routed)           2.014     2.818    vid_data_OBUF[11]
    T19                  OBUF (Prop_obuf_I_O)         1.178     3.997 r  vid_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.997    vid_data[11]
    T19                                                               r  vid_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vid_data[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.307ns (38.864%)  route 2.057ns (61.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.638     0.640    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X39Y111        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[12]/Q
                         net (fo=1, routed)           2.057     2.838    vid_data_OBUF[12]
    U19                  OBUF (Prop_obuf_I_O)         1.166     4.004 r  vid_data_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.004    vid_data[12]
    U19                                                               r  vid_data[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            IIC_0_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.356ns  (logic 1.010ns (30.093%)  route 2.346ns (69.907%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.659     0.661    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X31Y109        FDSE                                         r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        FDSE (Prop_fdse_C_Q)         0.141     0.802 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg_reg/Q
                         net (fo=1, routed)           0.197     0.999    design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_cout_reg
    SLICE_X28Y107        LUT4 (Prop_lut4_I1_O)        0.045     1.044 r  design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Scl_T_inferred_i_1/O
                         net (fo=1, routed)           2.150     3.193    IIC_0_scl_iobuf/T
    W11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.017 r  IIC_0_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.017    IIC_0_scl_io
    W11                                                               r  IIC_0_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806    21.806    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.013 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.902    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    20.003 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.806    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_0_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 1.443ns (28.409%)  route 3.636ns (71.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  IIC_0_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_sda_iobuf/IO
    W8                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  IIC_0_sda_iobuf/IBUF/O
                         net (fo=1, routed)           3.636     5.079    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X29Y107        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.701     1.704    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X29Y107        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_0_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.874ns  (logic 1.465ns (30.060%)  route 3.409ns (69.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.359ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  IIC_0_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_scl_iobuf/IO
    W11                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  IIC_0_scl_iobuf/IBUF/O
                         net (fo=1, routed)           3.409     4.874    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X26Y105        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        1.698     1.701    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X26Y105        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IIC_0_scl_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.000ns  (logic 0.541ns (27.041%)  route 1.459ns (72.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  IIC_0_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_scl_iobuf/IO
    W11                  IBUF (Prop_ibuf_I_O)         0.541     0.541 r  IIC_0_scl_iobuf/IBUF/O
                         net (fo=1, routed)           1.459     2.000    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X26Y105        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.931     0.933    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X26Y105        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 IIC_0_sda_io
                            (input port)
  Destination:            design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.519ns (23.762%)  route 1.664ns (76.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  IIC_0_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    IIC_0_sda_iobuf/IO
    W8                   IBUF (Prop_ibuf_I_O)         0.519     0.519 r  IIC_0_sda_iobuf/IBUF/O
                         net (fo=1, routed)           1.664     2.182    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X29Y107        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5739, routed)        0.931     0.933    design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X29Y107        FDRE                                         r  design_1_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





