// Seed: 2539309831
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2#(.id_13(1)),
    inout supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wire id_6,
    input wire id_7
    , id_14,
    output uwire id_8,
    input uwire id_9,
    output tri id_10,
    output tri id_11
);
  always @(*);
  module_0 modCall_1 (id_14);
  always begin : LABEL_0
    id_2 = id_14;
  end
  wire id_15 = id_6;
endmodule
