

================================================================
== Vivado HLS Report for 'dense_resource_2'
================================================================
* Date:           Wed Mar 31 15:04:12 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.740 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       34|       35| 0.170 us | 0.175 us |   32|   32| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       34|       34|         4|          1|          1|    32|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    312|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     27|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     270|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     270|    482|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |myproject_axi_muxkbM_U530  |myproject_axi_muxkbM  |        0|      0|  0|  27|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+
    |Total                      |                      |        0|      0|  0|  27|    0|
    +---------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |w11_V_U  |dense_resource_2_lbW  |        1|  0|   0|    0|    32|   35|     1|         1120|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        1|  0|   0|    0|    32|   35|     1|         1120|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_20_fu_771_p2  |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_21_fu_790_p2  |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_22_fu_809_p2  |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_23_fu_828_p2  |     *    |      0|  0|  33|           7|           7|
    |mul_ln1118_fu_752_p2     |     *    |      0|  0|  33|           7|           7|
    |acc_0_V_fu_847_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_857_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_867_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_877_p2        |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_887_p2        |     +    |      0|  0|  23|          16|          16|
    |w_index_fu_690_p2        |     +    |      0|  0|  15|           1|           5|
    |ap_condition_176         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln64_fu_696_p2      |   icmp   |      0|  0|  11|           5|           2|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 312|         124|         126|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |acc_V_0_013_reg_417                 |   9|          2|   16|         32|
    |acc_V_1_011_reg_431                 |   9|          2|   16|         32|
    |acc_V_2_09_reg_445                  |   9|          2|   16|         32|
    |acc_V_3_07_reg_459                  |   9|          2|   16|         32|
    |acc_V_4_05_reg_473                  |   9|          2|   16|         32|
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3             |   9|          2|    1|          2|
    |ap_phi_mux_w_index15_phi_fu_392_p6  |  15|          3|    5|         15|
    |w_index15_reg_388                   |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 111|         24|   94|        194|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |acc_V_0_013_reg_417          |  16|   0|   16|          0|
    |acc_V_1_011_reg_431          |  16|   0|   16|          0|
    |acc_V_2_09_reg_445           |  16|   0|   16|          0|
    |acc_V_3_07_reg_459           |  16|   0|   16|          0|
    |acc_V_4_05_reg_473           |  16|   0|   16|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |icmp_ln64_reg_911            |   1|   0|    1|          0|
    |tmp_4_reg_896                |   7|   0|    7|          0|
    |tmp_4_reg_896_pp0_iter1_reg  |   7|   0|    7|          0|
    |tmp_5_reg_920                |   7|   0|    7|          0|
    |tmp_6_reg_925                |   7|   0|    7|          0|
    |tmp_7_reg_930                |   7|   0|    7|          0|
    |tmp_8_reg_935                |   7|   0|    7|          0|
    |trunc_ln708_107_reg_950      |  12|   0|   12|          0|
    |trunc_ln708_108_reg_955      |  12|   0|   12|          0|
    |trunc_ln708_109_reg_960      |  12|   0|   12|          0|
    |trunc_ln708_s_reg_945        |  12|   0|   12|          0|
    |trunc_ln76_reg_915           |   7|   0|    7|          0|
    |trunc_ln_reg_940             |  12|   0|   12|          0|
    |w_index15_reg_388            |   5|   0|    5|          0|
    |w_index_reg_906              |   5|   0|    5|          0|
    |icmp_ln64_reg_911            |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 270|  32|  207|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dense_resource.2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dense_resource.2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dense_resource.2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | dense_resource.2 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | dense_resource.2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dense_resource.2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dense_resource.2 | return value |
|data_0_V        |  in |    6|   ap_none  |     data_0_V     |    pointer   |
|data_1_V        |  in |    6|   ap_none  |     data_1_V     |    pointer   |
|data_2_V        |  in |    6|   ap_none  |     data_2_V     |    pointer   |
|data_3_V        |  in |    6|   ap_none  |     data_3_V     |    pointer   |
|data_4_V        |  in |    6|   ap_none  |     data_4_V     |    pointer   |
|data_5_V        |  in |    6|   ap_none  |     data_5_V     |    pointer   |
|data_6_V        |  in |    6|   ap_none  |     data_6_V     |    pointer   |
|data_7_V        |  in |    6|   ap_none  |     data_7_V     |    pointer   |
|data_8_V        |  in |    6|   ap_none  |     data_8_V     |    pointer   |
|data_9_V        |  in |    6|   ap_none  |     data_9_V     |    pointer   |
|data_10_V       |  in |    6|   ap_none  |     data_10_V    |    pointer   |
|data_11_V       |  in |    6|   ap_none  |     data_11_V    |    pointer   |
|data_12_V       |  in |    6|   ap_none  |     data_12_V    |    pointer   |
|data_13_V       |  in |    6|   ap_none  |     data_13_V    |    pointer   |
|data_14_V       |  in |    6|   ap_none  |     data_14_V    |    pointer   |
|data_15_V       |  in |    6|   ap_none  |     data_15_V    |    pointer   |
|data_16_V       |  in |    6|   ap_none  |     data_16_V    |    pointer   |
|data_17_V       |  in |    6|   ap_none  |     data_17_V    |    pointer   |
|data_18_V       |  in |    6|   ap_none  |     data_18_V    |    pointer   |
|data_19_V       |  in |    6|   ap_none  |     data_19_V    |    pointer   |
|data_20_V       |  in |    6|   ap_none  |     data_20_V    |    pointer   |
|data_21_V       |  in |    6|   ap_none  |     data_21_V    |    pointer   |
|data_22_V       |  in |    6|   ap_none  |     data_22_V    |    pointer   |
|data_23_V       |  in |    6|   ap_none  |     data_23_V    |    pointer   |
|data_24_V       |  in |    6|   ap_none  |     data_24_V    |    pointer   |
|data_25_V       |  in |    6|   ap_none  |     data_25_V    |    pointer   |
|data_26_V       |  in |    6|   ap_none  |     data_26_V    |    pointer   |
|data_27_V       |  in |    6|   ap_none  |     data_27_V    |    pointer   |
|data_28_V       |  in |    6|   ap_none  |     data_28_V    |    pointer   |
|data_29_V       |  in |    6|   ap_none  |     data_29_V    |    pointer   |
|data_30_V       |  in |    6|   ap_none  |     data_30_V    |    pointer   |
|data_31_V       |  in |    6|   ap_none  |     data_31_V    |    pointer   |
|res_0_V         | out |   16|   ap_vld   |      res_0_V     |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |      res_0_V     |    pointer   |
|res_1_V         | out |   16|   ap_vld   |      res_1_V     |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |      res_1_V     |    pointer   |
|res_2_V         | out |   16|   ap_vld   |      res_2_V     |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |      res_2_V     |    pointer   |
|res_3_V         | out |   16|   ap_vld   |      res_3_V     |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |      res_3_V     |    pointer   |
|res_4_V         | out |   16|   ap_vld   |      res_4_V     |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |      res_4_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

