name: rfsoc4x2
manufacturer: Xilinx
fpga: xczu48dr-ffvg1517-2-e
family: rfsoc
config_voltage: 1.8
cfgbvs: GND
backend_target: vivado
mmbus_architecture: AXI4-Lite
mmbus_base_address: 0xA0000000
# How to address each 32-bit (i.e. 4 indicates byte-addressable)
mmbus_address_alignment: 4
sources: []
constraints: []

rfdc:
  # gen3 devices can internally route their input refclk or the output of the RFPLL
  # as the sample clock for adjacent tiles. See PG269. For such configurations,
  # tile 225 is the preferred tile when available.
  #
  # For gen1 and gen2 devices the `adc_clk_src` is the same as the tile index
  # ADC
  tile224:
    has_adc_clk: True
    adc_clk_src: 2
  tile225:
    has_adc_clk: False
    adc_clk_src: 2
  tile226:
    has_adc_clk: True
    adc_clk_src: 2
  tile227:
    has_adc_clk: False
    adc_clk_src: 2
  # DAC
  tile228:
    has_dac_clk: True
    dac_clk_src: 6
  tile229:
    has_dac_clk: False
    dac_clk_src: 6
  tile230:
    has_dac_clk: True
    dac_clk_src: 6
  tile231:
    has_dac_clk: False
    dac_clk_src: 6


onehundredgbe:
  refclk_freq_str: "156.25"
  include_rs_fec: 1
  ncommon: 1
  management_interface: [modprsl_ls, intl_ls]
  # UG1075 v1.9 Fig. 1-54
  cmac_loc:
    # xczu48dr has 2 cmac locations, rfsoc4x2 places only one physical QSFP28
    - CMACE4_X0Y0


provides:
  - adc_clk
  - axil_clk
  - sysref_in


pins:
  clk_100_p:
    iostd: LVDS
    loc: AM15
  clk_100_n:
    iostd: LVDS
    loc: AN15
  ddr_clk_p:
    iostd: DIFF_SSTL12
    loc: G12
  ddr_clk_n:
    iostd: DIFF_SSTL12
    loc: G13
  qsfp_refclk_n:    # 156.25 MHz
    iostd: LVDS
    loc: AL17
  qsfp_refclk_p:    # 156.25 MHz
    iostd: LVDS
    loc: AM17
  irig_trig:
    iostd: LVCMOS18
    loc: AH13
  irig_comp:
    iostd: LVCMOS18
    loc: AJ13

# RFDC
  sysref_p:
    loc: D2
  sysref_n:
    loc: D1

  # `SYSREF_FPGA_P/N` on HP bank 66, VCCO is 1.8 but LVDS_25 still
  # supported, see UG571 SelectIO Resources table 3-2 and DS926 tables 23, 24,
  # and 2
  pl_sysref_p:
    iostd: LVDS
    loc: AP18
  pl_sysref_n:
    iostd: LVDS
    loc: AR18

  # `FPGA_REFCLK_IN_P/N` on HP bank 65
  pl_clk_p:
    iostd: LVDS
    loc: AN11
  pl_clk_n:
    iostd: LVDS
    loc: AP11

  # Do not instantiate clock buffer inputs in the user design, part of the RF-ADC [PG269 v2.4 pg.153]
  adc_clk_224_p:
    loc: BA3
  adc_clk_224_n:
    loc: BB3


# 100 GbE
  qsfp_mgt_ref_clk_p:
    loc:
      - AA33
  qsfp_mgt_ref_clk_n:
    loc:
      - AA34
  qsfp_mgt_tx_p:
    # bank 128
    loc: [Y35 ,T35 ,V35 ,R33]
  qsfp_mgt_tx_n:
    # bank 128
    loc: [Y36 ,T36 ,V36 ,R34]
  qsfp_mgt_rx_p:
    # bank 128
    loc: [R38, W38, U38, AA38]
  qsfp_mgt_rx_n:
    # bank 128
    loc: [R39, W39, U39, AA39]

  qsfp_modsel:
    iostd: LVCMOS18
    loc: [AK22]
  qsfp_modprsl_ls:
    iostd: LVCMOS18
    loc: [AL22]
  qsfp_sda:
    iostd: LVCMOS18
    loc: [None, None]
  qsfp_scl:
    iostd: LVCMOS18
    loc: [None, None]
  qsfp_intl_ls:
    iostd: LVCMOS18
    loc: [AM22]
  qsfp_reset_ls:
    iostd: LVCMOS18
    loc: [AL21]
  qsfp_lpmode_ls:
    iostd: LVCMOS18
    loc: [AN22]


  led:
    drive_strength: 8 #HP banks don't support the default of 12
    iostd: LVCMOS18
    # [USER_LED(4), RGB_0(3), RGB_1(3)]
    loc: [AR11, AW10, AT11, AU10, AM8, AM7, AN8, AR12, AP8, AT10]


  gpio:
    iostd: LVCMOS18
    loc:
      # switches
      - AN13 # SW0
      - AU12 # SW1
      - AW11 # SW2
      - AV11 # SW3
      # buttons
      - AN12 # User Reset
      - AV12 # PB0
      - AV10 # PB1
      - AW9  # PB2
      - AT12 # PB3


  pmod:
    iostd: LVCMOS18
    loc: [AF16, AG17, AJ16, AK17, AF15, AF17, AH17, AK16, AW13, AR13, AU13,
          AV13, AU15, AP14, AT15, AU14, AW16, AW15, AW14, AR16, AV16, AT16]


  # The IO standard is determined by the setting of VCCPSYZYGY
  # modify the iostd lines below to reflect the actual standard
  syzygy_p2c_clk_p:
    iostd: LVCMOS18
    loc:
      - AV6
  syzygy_p2c_clk_n:
    iostd: LVCMOS18
    loc:
      - B10
  syzygy_c2p_clk_p:
    iostd: LVCMOS18
    loc:
      - B9
  syzygy_c2p_clk_n:
    iostd: LVCMOS18
    loc:
      - AV5
  syzygy_d_p:
    iostd: LVCMOS18
    # D0-D7
    loc: [AU2, A7, AV3, C8, AW4, E9, AT7, F6]
  syzygy_d_n:
    iostd: LVCMOS18
    # D0-D7
    loc: [AU1, A6, AV2, C7, AW3, E8, AT6, E6]
  syzygy_s:
    iostd: LVCMOS18
    # S16-S27
    loc: [B8, AR6, D6, AR7, C6, AU7, B5, AV7, A5, AU8, C5, AV8]
