{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723172797655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723172797655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 08 21:06:37 2024 " "Processing started: Thu Aug 08 21:06:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723172797655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1723172797655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RestadorParametrizado -c RestadorParametrizado --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RestadorParametrizado -c RestadorParametrizado --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1723172797655 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1723172798338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1723172798338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorparametrizado.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorparametrizado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RestadorParametrizado " "Found entity 1: RestadorParametrizado" {  } { { "RestadorParametrizado.sv" "" { Text "C:/Users/Usuario II 2024/Documents/GitHub/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_1/Problema_3_RestadorParametrizado/RestadorParametrizado.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723172808222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723172808222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restadorparametrizado_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file restadorparametrizado_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RestadorParametrizado_tb " "Found entity 1: RestadorParametrizado_tb" {  } { { "RestadorParametrizado_tb.sv" "" { Text "C:/Users/Usuario II 2024/Documents/GitHub/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_1/Problema_3_RestadorParametrizado/RestadorParametrizado_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723172808227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1723172808227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RestadorParametrizado " "Elaborating entity \"RestadorParametrizado\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1723172808406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 RestadorParametrizado.sv(16) " "Verilog HDL assignment warning at RestadorParametrizado.sv(16): truncated value with size 32 to match size of target (6)" {  } { { "RestadorParametrizado.sv" "" { Text "C:/Users/Usuario II 2024/Documents/GitHub/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_1/Problema_3_RestadorParametrizado/RestadorParametrizado.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723172808408 "|RestadorParametrizado"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723172808569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 08 21:06:48 2024 " "Processing ended: Thu Aug 08 21:06:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723172808569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723172808569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723172808569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1723172808569 ""}
