Classic Timing Analyzer report for InsCycOp
Tue Nov 17 18:17:27 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                           ;
+------------------------------+-------+---------------+-------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.283 ns    ; inputIR[4]                ; Register:IR_reg|Output[4] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.008 ns   ; Register:IR_reg|Output[2] ; outputIR[2]               ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.099 ns   ; inputIR[7]                ; Register:IR_reg|Output[7] ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+---------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+------------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                        ; To Clock ;
+-------+--------------+------------+------------+---------------------------+----------+
; N/A   ; None         ; 4.283 ns   ; inputIR[4] ; Register:IR_reg|Output[4] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[0] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[1] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[2] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[3] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[4] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[5] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[6] ; Clock    ;
; N/A   ; None         ; 3.941 ns   ; IRload     ; Register:IR_reg|Output[7] ; Clock    ;
; N/A   ; None         ; 3.792 ns   ; inputIR[3] ; Register:IR_reg|Output[3] ; Clock    ;
; N/A   ; None         ; 3.695 ns   ; inputIR[6] ; Register:IR_reg|Output[6] ; Clock    ;
; N/A   ; None         ; 3.678 ns   ; inputIR[5] ; Register:IR_reg|Output[5] ; Clock    ;
; N/A   ; None         ; 3.667 ns   ; inputIR[2] ; Register:IR_reg|Output[2] ; Clock    ;
; N/A   ; None         ; 3.620 ns   ; inputIR[0] ; Register:IR_reg|Output[0] ; Clock    ;
; N/A   ; None         ; 3.465 ns   ; inputIR[1] ; Register:IR_reg|Output[1] ; Clock    ;
; N/A   ; None         ; 3.347 ns   ; inputIR[7] ; Register:IR_reg|Output[7] ; Clock    ;
+-------+--------------+------------+------------+---------------------------+----------+


+------------------------------------------------------------------------------------------+
; tco                                                                                      ;
+-------+--------------+------------+---------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To          ; From Clock ;
+-------+--------------+------------+---------------------------+-------------+------------+
; N/A   ; None         ; 10.008 ns  ; Register:IR_reg|Output[2] ; outputIR[2] ; Clock      ;
; N/A   ; None         ; 9.405 ns   ; Register:IR_reg|Output[2] ; IR[7]       ; Clock      ;
; N/A   ; None         ; 9.303 ns   ; Register:IR_reg|Output[1] ; outputIR[1] ; Clock      ;
; N/A   ; None         ; 9.063 ns   ; Register:IR_reg|Output[5] ; outputIR[5] ; Clock      ;
; N/A   ; None         ; 9.022 ns   ; Register:IR_reg|Output[0] ; outputIR[0] ; Clock      ;
; N/A   ; None         ; 8.772 ns   ; Register:IR_reg|Output[1] ; IR[6]       ; Clock      ;
; N/A   ; None         ; 8.739 ns   ; Register:IR_reg|Output[0] ; IR[5]       ; Clock      ;
; N/A   ; None         ; 7.515 ns   ; Register:IR_reg|Output[3] ; outputIR[3] ; Clock      ;
; N/A   ; None         ; 7.153 ns   ; Register:IR_reg|Output[6] ; outputIR[6] ; Clock      ;
; N/A   ; None         ; 6.835 ns   ; Register:IR_reg|Output[7] ; outputIR[7] ; Clock      ;
; N/A   ; None         ; 6.775 ns   ; Register:IR_reg|Output[4] ; outputIR[4] ; Clock      ;
+-------+--------------+------------+---------------------------+-------------+------------+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                        ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------+----------+
; N/A           ; None        ; -3.099 ns ; inputIR[7] ; Register:IR_reg|Output[7] ; Clock    ;
; N/A           ; None        ; -3.217 ns ; inputIR[1] ; Register:IR_reg|Output[1] ; Clock    ;
; N/A           ; None        ; -3.372 ns ; inputIR[0] ; Register:IR_reg|Output[0] ; Clock    ;
; N/A           ; None        ; -3.419 ns ; inputIR[2] ; Register:IR_reg|Output[2] ; Clock    ;
; N/A           ; None        ; -3.430 ns ; inputIR[5] ; Register:IR_reg|Output[5] ; Clock    ;
; N/A           ; None        ; -3.447 ns ; inputIR[6] ; Register:IR_reg|Output[6] ; Clock    ;
; N/A           ; None        ; -3.544 ns ; inputIR[3] ; Register:IR_reg|Output[3] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[0] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[1] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[2] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[3] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[4] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[5] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[6] ; Clock    ;
; N/A           ; None        ; -3.693 ns ; IRload     ; Register:IR_reg|Output[7] ; Clock    ;
; N/A           ; None        ; -4.035 ns ; inputIR[4] ; Register:IR_reg|Output[4] ; Clock    ;
+---------------+-------------+-----------+------------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 17 18:17:26 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InsCycOp -c InsCycOp --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "Register:IR_reg|Output[4]" (data pin = "inputIR[4]", clock pin = "Clock") is 4.283 ns
    Info: + Longest pin to register delay is 7.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_U13; Fanout = 1; PIN Node = 'inputIR[4]'
        Info: 2: + IC(6.068 ns) + CELL(0.178 ns) = 7.089 ns; Loc. = LCCOMB_X47_Y4_N16; Fanout = 1; COMB Node = 'Register:IR_reg|Output[4]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.185 ns; Loc. = LCFF_X47_Y4_N17; Fanout = 1; REG Node = 'Register:IR_reg|Output[4]'
        Info: Total cell delay = 1.117 ns ( 15.55 % )
        Info: Total interconnect delay = 6.068 ns ( 84.45 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X47_Y4_N17; Fanout = 1; REG Node = 'Register:IR_reg|Output[4]'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
Info: tco from clock "Clock" to destination pin "outputIR[2]" through register "Register:IR_reg|Output[2]" is 10.008 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X47_Y4_N5; Fanout = 2; REG Node = 'Register:IR_reg|Output[2]'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y4_N5; Fanout = 2; REG Node = 'Register:IR_reg|Output[2]'
        Info: 2: + IC(4.007 ns) + CELL(2.860 ns) = 6.867 ns; Loc. = PIN_Y1; Fanout = 0; PIN Node = 'outputIR[2]'
        Info: Total cell delay = 2.860 ns ( 41.65 % )
        Info: Total interconnect delay = 4.007 ns ( 58.35 % )
Info: th for register "Register:IR_reg|Output[7]" (data pin = "inputIR[7]", clock pin = "Clock") is -3.099 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.864 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X47_Y4_N23; Fanout = 1; REG Node = 'Register:IR_reg|Output[7]'
        Info: Total cell delay = 1.628 ns ( 56.84 % )
        Info: Total interconnect delay = 1.236 ns ( 43.16 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.249 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_V20; Fanout = 1; PIN Node = 'inputIR[7]'
        Info: 2: + IC(5.111 ns) + CELL(0.178 ns) = 6.153 ns; Loc. = LCCOMB_X47_Y4_N22; Fanout = 1; COMB Node = 'Register:IR_reg|Output[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.249 ns; Loc. = LCFF_X47_Y4_N23; Fanout = 1; REG Node = 'Register:IR_reg|Output[7]'
        Info: Total cell delay = 1.138 ns ( 18.21 % )
        Info: Total interconnect delay = 5.111 ns ( 81.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Nov 17 18:17:27 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


