
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 626358                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380764                       # Number of bytes of host memory used
host_op_rate                                   727431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7421.68                       # Real time elapsed on the host
host_tick_rate                              543382487                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4648625223                       # Number of instructions simulated
sim_ops                                    5398759043                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.032811                       # Number of seconds simulated
sim_ticks                                4032811241666                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    49                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10447621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      20895241                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 564499775                       # Number of branches fetched
system.switch_cpus.committedInsts          2648625222                       # Number of instructions committed
system.switch_cpus.committedOps            3081462019                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9671010171                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9671010171                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1016334849                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    948010731                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    450011425                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            84797853                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    2745529222                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           2745529222                       # number of integer instructions
system.switch_cpus.num_int_register_reads   3894551761                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2262773492                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           598759500                       # Number of load instructions
system.switch_cpus.num_mem_refs            1052130861                       # number of memory refs
system.switch_cpus.num_store_insts          453371361                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      50024366                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             50024366                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     33349561                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     16674805                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1908951516     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult        120379691      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        598759500     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       453371361     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3081462068                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10447620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10447619                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20895240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10447619                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10447522                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2405387                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8042234                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10447522                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     16119512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     15223349                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     31342861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31342861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    842739968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    802444928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1645184896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1645184896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10447620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10447620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10447620                       # Request fanout histogram
system.membus.reqLayer0.occupancy         25397849361                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         24398600630                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        99305887681                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10447522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4810773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18489853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               98                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              98                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10447522                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31342860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31342860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1645184768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1645184768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12853006                       # Total snoops (count)
system.tol2bus.snoopTraffic                 307889536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23300626                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448384                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497329                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12853007     55.16%     55.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10447619     44.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23300626                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12725498928                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21783287700                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    687766016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         687766016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    154973952                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      154973952                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      5373172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            5373172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1210734                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1210734                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    170542576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            170542576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      38428268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            38428268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      38428268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    170542576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           208970844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2421468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  10746344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000377115928                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       136646                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       136646                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           18344878                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2286917                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    5373172                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1210734                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 10746344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2421468                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           457536                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           533964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           482944                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           476790                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           826164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           889686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1302874                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           959526                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           718050                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           552864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          813434                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          870546                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          425738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          463886                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          406796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          565546                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            25612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           254160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           406656                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           406802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           413064                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           139820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            63560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          406683                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          304992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              98                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.88                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                226808807926                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               53731720000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           428302757926                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21105.67                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39855.67                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 6315533                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2176863                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                58.77                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.90                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             10746344                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2421468                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                5373172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                5373172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                117546                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                117546                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                136656                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                136657                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                136647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                136647                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                136646                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      4675395                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   180.249717                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   153.151496                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   160.517482                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        14562      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      3907892     83.58%     83.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       376232      8.05%     91.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       125741      2.69%     94.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        73551      1.57%     96.21% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        52019      1.11%     97.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        15724      0.34%     97.65% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        15862      0.34%     97.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        93812      2.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      4675395                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       136646                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     78.643253                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    75.651823                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    22.154287                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         7932      5.80%      5.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         9617      7.04%     12.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        11076      8.11%     20.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        30197     22.10%     43.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        17430     12.76%     55.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        20673     15.13%     70.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        12700      9.29%     80.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         9535      6.98%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         3182      2.33%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         3200      2.34%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         4776      3.50%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         6327      4.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       136646                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       136646                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.720585                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.706213                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.693807                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           19101     13.98%     13.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          117534     86.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       136646                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             687766016                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              154972608                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              687766016                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           154973952                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      170.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       38.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   170.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    38.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.63                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4032804923757                       # Total gap between requests
system.mem_ctrls0.avgGap                    612524.68                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    687766016                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    154972608                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 170542575.584538429976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 38427934.935030348599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     10746344                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2421468                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 428302757926                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 92976836029907                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39855.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  38396888.18                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   64.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         15664246080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          8325744240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        34392380400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4777098660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    1169942794830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    563381541600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2114830447410                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       524.406009                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1453771129862                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 2444375711804                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         17718074220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          9417379785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        42336515760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7862854680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1532491574700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    258078408000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2186251448745                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       542.115988                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 656793785510                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3241353056156                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    649529344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         649529344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    152915584                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      152915584                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      5074448                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5074448                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1194653                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1194653                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    161061182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            161061182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      37917863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            37917863                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      37917863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    161061182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           198979045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2389306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  10148896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000442390270                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       135033                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       135033                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           17425189                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2258943                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    5074448                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1194653                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 10148896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2389306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           413048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           546874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           362206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           597324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           622824                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           826042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1302874                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           927760                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           565550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           527438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          908848                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          686250                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          482942                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          444816                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          533776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          400324                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             6354                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           254160                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           406656                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           406704                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           406699                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           133472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            69916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          406684                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          298638                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.08                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                207167875086                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               50744480000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           397459675086                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20412.85                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39162.85                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5986850                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2150783                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                58.99                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.02                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             10148896                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2389306                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                5074448                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                5074448                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                114378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                114378                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                135034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                135034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                135034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                135034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                135034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                135034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                135033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      4400544                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   182.350909                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   154.008026                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   164.775319                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        14719      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      3659018     83.15%     83.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       369698      8.40%     91.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       107510      2.44%     94.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        66814      1.52%     95.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        55564      1.26%     97.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        14448      0.33%     97.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        21895      0.50%     97.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        90878      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      4400544                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       135033                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     75.158384                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.942314                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.519625                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         3202      2.37%      2.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         7889      5.84%      8.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        15885     11.76%     19.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        13483      9.98%     29.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        23156     17.15%     47.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        26868     19.90%     67.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         6407      4.74%     71.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95        11938      8.84%     80.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         8731      6.47%     87.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         9531      7.06%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         1590      1.18%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         1588      1.18%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         2405      1.78%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143         1589      1.18%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151          771      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       135033                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       135033                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.694067                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.678600                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.719928                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           20656     15.30%     15.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          114376     84.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       135033                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             649529344                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              152914112                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              649529344                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           152915584                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      161.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       37.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   161.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    37.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4032803821626                       # Total gap between requests
system.mem_ctrls1.avgGap                    643282.64                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    649529344                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    152914112                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 161061181.661374300718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 37917497.952824950218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     10148896                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2389306                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 397459675086                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 92835478266446                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39162.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  38854578.81                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   64.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         14543780160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          7730202480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        32486600160                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4743466200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    1153299202380                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    577397198400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2108547091380                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       522.847950                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1490220920465                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 2407925921201                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         16876118280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          8969862000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        39976517280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7728591060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1463843543760                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    315886520160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2171627794140                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       538.489819                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 807418786170                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3090728055496                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data     10447620                       # number of demand (read+write) misses
system.l2.demand_misses::total               10447620                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data     10447620                       # number of overall misses
system.l2.overall_misses::total              10447620                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 944950170018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     944950170018                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 944950170018                       # number of overall miss cycles
system.l2.overall_miss_latency::total    944950170018                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data     10447620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10447620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     10447620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10447620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90446.452878                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90446.452878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90446.452878                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90446.452878                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2405387                       # number of writebacks
system.l2.writebacks::total                   2405387                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data     10447620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10447620                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     10447620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10447620                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 855660043819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 855660043819                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 855660043819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 855660043819                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81899.996728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81899.996728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81899.996728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81899.996728                       # average overall mshr miss latency
system.l2.replacements                       12853006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2405386                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2405386                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2405386                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2405386                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      8042234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       8042234                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           98                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  98                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      8419647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8419647                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 85914.765306                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85914.765306                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             98                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      7587398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7587398                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77422.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77422.428571                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data     10447522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        10447522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 944941750371                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 944941750371                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     10447522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10447522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90446.495386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90446.495386                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     10447522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10447522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 855652456421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 855652456421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81900.038729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81900.038729                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    12853070                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12853070                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.034388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    51.965370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.188037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.811959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 347176846                       # Number of tag accesses
system.l2.tags.data_accesses                347176846                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4032811241666                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2648625272                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4650724921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2648625272                       # number of overall hits
system.cpu.icache.overall_hits::total      4650724921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2648625272                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4650725752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2648625272                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4650725752                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2648625272                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4650724921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2648625272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4650725752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.956147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4650725752                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          5596541.217810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.956147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      181378305159                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     181378305159                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    990208315                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1705660154                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    990208315                       # number of overall hits
system.cpu.dcache.overall_hits::total      1705660154                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     10447571                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20208402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     10447571                       # number of overall misses
system.cpu.dcache.overall_misses::total      20208402                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 966794753799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 966794753799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 966794753799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 966794753799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1000655886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1725868556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1000655886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1725868556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011709                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92537.753876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47841.227317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92537.753876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47841.227317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7326959                       # number of writebacks
system.cpu.dcache.writebacks::total           7326959                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     10447571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10447571                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     10447571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10447571                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 958081479585                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 958081479585                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 958081479585                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 958081479585                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006054                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91703.753876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91703.753876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91703.753876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91703.753876                       # average overall mshr miss latency
system.cpu.dcache.replacements               20208269                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    566118872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       963598972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     10447473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      16667833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 966786129822                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 966786129822                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    576566345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    980266805                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92537.796443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58003.108732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     10447473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10447473                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 958072937340                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 958072937340                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010658                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91703.796443                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91703.796443                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    424089443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      742061182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           98                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3540569                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      8623977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8623977                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    424089541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    745601751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 87999.765306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.435760                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8542245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8542245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 87165.765306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87165.765306                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     29281771                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     48121300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           49                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      3629985                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3629985                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     29281820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     48121423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74081.326531                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29512.073171                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           49                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3589119                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3589119                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73247.326531                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73247.326531                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     29281820                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     48121423                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     29281820                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     48121423                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1822111402                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20208525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             90.165482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.269442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.730278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.360428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.639571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       58327773389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      58327773389                       # Number of data accesses

---------- End Simulation Statistics   ----------
