{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746207647746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746207647747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  2 18:40:47 2025 " "Processing started: Fri May  2 18:40:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746207647747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207647747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnn_vibration_monior_10M08 -c cnn_vibration_monior_10M08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnn_vibration_monior_10M08 -c cnn_vibration_monior_10M08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207647748 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1746207648129 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207648130 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746207648196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746207648196 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "adc.qsys " "Elaborating Platform Designer system entity \"adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207657246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:02 Progress: Loading cnn_vibration_monitor_example_design_10M08/adc.qsys " "2025.05.02.18:41:02 Progress: Loading cnn_vibration_monitor_example_design_10M08/adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207662097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:03 Progress: Reading input file " "2025.05.02.18:41:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207663400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:03 Progress: Adding altpll_0 \[altpll 23.1\] " "2025.05.02.18:41:03 Progress: Adding altpll_0 \[altpll 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207663481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:04 Progress: Parameterizing module altpll_0 " "2025.05.02.18:41:04 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207664747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:04 Progress: Adding clk_0 \[clock_source 23.1\] " "2025.05.02.18:41:04 Progress: Adding clk_0 \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207664753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:04 Progress: Parameterizing module clk_0 " "2025.05.02.18:41:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207664872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:04 Progress: Adding modular_adc_0 \[altera_modular_adc 23.1\] " "2025.05.02.18:41:04 Progress: Adding modular_adc_0 \[altera_modular_adc 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207664874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:05 Progress: Parameterizing module modular_adc_0 " "2025.05.02.18:41:05 Progress: Parameterizing module modular_adc_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207665200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:05 Progress: Building connections " "2025.05.02.18:41:05 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207665204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:05 Progress: Parameterizing connections " "2025.05.02.18:41:05 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207665225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:05 Progress: Validating " "2025.05.02.18:41:05 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207665226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.05.02.18:41:06 Progress: Done reading input file " "2025.05.02.18:41:06 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207666371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc: Generating adc \"adc\" for QUARTUS_SYNTH " "Adc: Generating adc \"adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207668796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"adc\" instantiated altpll \"altpll_0\" " "Altpll_0: \"adc\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207672500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Modular_adc_0: \"adc\" instantiated altera_modular_adc \"modular_adc_0\" " "Modular_adc_0: \"adc\" instantiated altera_modular_adc \"modular_adc_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207673247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207673255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"modular_adc_0\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207673263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc: Done \"adc\" with 5 modules, 13 files " "Adc: Done \"adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207673268 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "adc.qsys " "Finished elaborating Platform Designer system entity \"adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207674088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/top/m08_cnn1d.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/top/m08_cnn1d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 m08_cnn1d " "Found entity 1: m08_cnn1d" {  } { { "../../top/m08_cnn1d.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/top/m08_cnn1d.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/subsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/subsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subsample " "Found entity 1: subsample" {  } { { "../../src/subsample.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/subsample.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "../../src/relu.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/relu.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/p2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/p2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Found entity 1: p2s" {  } { { "../../src/p2s.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/p2s.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/neuron_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/neuron_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron_layer " "Found entity 1: neuron_layer" {  } { { "../../src/neuron_layer.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron_layer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/neuron.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/neuron.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "../../src/neuron.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/neuron.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/mult_reduce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/mult_reduce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_reduce " "Found entity 1: mult_reduce" {  } { { "../../src/mult_reduce.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/mult_reduce.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/gavgpool_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/gavgpool_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gavgpool_layer " "Found entity 1: gavgpool_layer" {  } { { "../../src/gavgpool_layer.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool_layer.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/gavgpool.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/gavgpool.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gavgpool " "Found entity 1: gavgpool" {  } { { "../../src/gavgpool.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/gavgpool.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674172 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide ../../src/divide.sv " "Entity \"divide\" obtained from \"../../src/divide.sv\" instead of from Quartus Prime megafunction library" {  } { { "../../src/divide.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/divide.sv" 14 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1746207674178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/divide.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/divide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "../../src/divide.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/divide.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "weights WEIGHTS conv1d_layer.sv(93) " "Verilog HDL Declaration information at conv1d_layer.sv(93): object \"weights\" differs only in case from object \"WEIGHTS\" in the same scope" {  } { { "../../src/conv1d_layer.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746207674181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/conv1d_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/conv1d_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv1d_layer " "Found entity 1: conv1d_layer" {  } { { "../../src/conv1d_layer.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d_layer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/conv1d.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/conv1d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv1d " "Found entity 1: conv1d" {  } { { "../../src/conv1d.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/conv1d.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/adc2v.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/adc2v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adc2v " "Found entity 1: adc2v" {  } { { "../../src/adc2v.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/adc2v.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/activation_layer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/activation_layer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 activation_layer " "Found entity 1: activation_layer" {  } { { "../../src/activation_layer.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/activation_layer.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/src/accum.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/src/accum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accum " "Found entity 1: accum" {  } { { "../../src/accum.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/src/accum.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/pkg/cnn1d_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/pkg/cnn1d_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnn1d_pkg (SystemVerilog) " "Found design unit 1: cnn1d_pkg (SystemVerilog)" {  } { { "../../pkg/cnn1d_pkg.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/pkg/cnn1d_pkg.sv" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/ip/sp_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/ip/sp_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_ram " "Found entity 1: sp_ram" {  } { { "../../ip/sp_ram.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/sp_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/harry/onedrive - university of bath/vibeai/1dcnn/ip/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/harry/onedrive - university of bath/vibeai/1dcnn/ip/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "../../ip/mult.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/ip/mult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn_vibration_monitor_10m08.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnn_vibration_monitor_10m08.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_vibration_monitor_10M08 " "Found entity 1: cnn_vibration_monitor_10M08" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "db/ip/adc/adc.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/adc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/adc/submodules/adc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_altpll_0_dffpipe_l2c " "Found entity 1: adc_altpll_0_dffpipe_l2c" {  } { { "db/ip/adc/submodules/adc_altpll_0.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674228 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_altpll_0_stdsync_sv6 " "Found entity 2: adc_altpll_0_stdsync_sv6" {  } { { "db/ip/adc/submodules/adc_altpll_0.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674228 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_altpll_0_altpll_6b92 " "Found entity 3: adc_altpll_0_altpll_6b92" {  } { { "db/ip/adc/submodules/adc_altpll_0.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674228 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_altpll_0 " "Found entity 4: adc_altpll_0" {  } { { "db/ip/adc/submodules/adc_altpll_0.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/adc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/adc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_modular_adc_0 " "Found entity 1: adc_modular_adc_0" {  } { { "db/ip/adc/submodules/adc_modular_adc_0.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/adc_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674237 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1746207674240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/adc/submodules/altera_reset_controller.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/db/ip/adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746207674253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v_ready cnn_vibration_monitor_10M08.sv(186) " "Verilog HDL Implicit Net warning at cnn_vibration_monitor_10M08.sv(186): created implicit net for \"v_ready\"" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207674254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "v_valid cnn_vibration_monitor_10M08.sv(187) " "Verilog HDL Implicit Net warning at cnn_vibration_monitor_10M08.sv(187): created implicit net for \"v_valid\"" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207674254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_ready cnn_vibration_monitor_10M08.sv(188) " "Verilog HDL Implicit Net warning at cnn_vibration_monitor_10M08.sv(188): created implicit net for \"r_ready\"" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207674254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_valid cnn_vibration_monitor_10M08.sv(189) " "Verilog HDL Implicit Net warning at cnn_vibration_monitor_10M08.sv(189): created implicit net for \"r_valid\"" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207674254 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnn_valid cnn_vibration_monitor_10M08.sv(190) " "Verilog HDL Implicit Net warning at cnn_vibration_monitor_10M08.sv(190): created implicit net for \"cnn_valid\"" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746207674254 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(15) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(15): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "arduino_io cnn_vibration_monitor_10M08.sv(76) " "Verilog HDL Module Declaration error at cnn_vibration_monitor_10M08.sv(76): top module port \"arduino_io\" is not found in the port list" {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 76 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(193) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(193): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 193 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(194) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(194): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 194 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(195) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(195): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 195 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(196) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(196): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 196 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(197) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(197): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 197 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(198) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(198): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 198 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(199) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(199): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 199 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ardunio_io cnn_vibration_monitor_10M08.sv(200) " "Verilog HDL error at cnn_vibration_monitor_10M08.sv(200): object \"ardunio_io\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "cnn_vibration_monitor_10M08.sv" "" { Text "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/cnn_vibration_monitor_10M08.sv" 200 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1746207674258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/output_files/cnn_vibration_monior_10M08.map.smsg " "Generated suppressed messages file C:/Users/harry/OneDrive - University of Bath/VibeAI/1dcnn/quartus/cnn_vibration_monitor_example_design_10M08/output_files/cnn_vibration_monior_10M08.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674312 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746207674467 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  2 18:41:14 2025 " "Processing ended: Fri May  2 18:41:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746207674467 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746207674467 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746207674467 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746207674467 ""}
