Fitter report for lab3
Mon Mar 06 13:23:35 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Mar 06 13:23:35 2023       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; lab3                                        ;
; Top-level Entity Name           ; lab3                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1,360 / 32,070 ( 4 % )                      ;
; Total registers                 ; 1347                                        ;
; Total pins                      ; 13 / 457 ( 3 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total RAM Blocks                ; 0 / 397 ( 0 % )                             ;
; Total DSP Blocks                ; 65 / 87 ( 75 % )                            ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
;     Processor 3            ;   1.9%      ;
;     Processor 4            ;   1.9%      ;
;     Processor 5            ;   1.8%      ;
;     Processor 6            ;   1.8%      ;
;     Processor 7            ;   1.8%      ;
;     Processor 8            ;   1.8%      ;
;     Processor 9            ;   1.7%      ;
;     Processor 10           ;   1.7%      ;
;     Processor 11           ;   1.7%      ;
;     Processor 12           ;   1.7%      ;
;     Processor 13           ;   1.7%      ;
;     Processor 14           ;   1.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                  ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; AUD_ADCLRCK~inputCLKENA0                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; AUD_BCLK~inputCLKENA0                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; CLOCK_50~inputCLKENA0                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; SW[3]~inputCLKENA0                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][0]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][0]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][0]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][1]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][1]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][1]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][2]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][2]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][2]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][3]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][3]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][3]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][4]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][4]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][4]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][5]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][5]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][5]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][6]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][6]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][6]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][7]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][7]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][7]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][8]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][8]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][8]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][9]                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][9]                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][9]~_Duplicate_1                                                                                                             ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][10]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][10]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][10]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][11]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][11]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][11]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][12]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][12]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][12]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][13]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][13]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][13]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][14]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][14]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][14]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][15]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                           ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][15]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][15]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[17][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[30][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AX               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][0]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][0]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][1]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][1]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][2]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][2]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][3]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][3]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][4]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][4]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][5]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][5]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][6]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][6]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][7]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][7]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][8]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][8]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][9]                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][9]~_Duplicate_1                                                                                                            ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][10]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][10]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][11]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][11]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][12]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][12]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][13]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][13]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][14]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][14]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][15]                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[62][15]~_Duplicate_1                                                                                                           ; Q                ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][0]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][1]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][2]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][3]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][4]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][5]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][6]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][7]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][8]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][9]                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][10]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][11]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][12]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][13]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][14]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[63][15]                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8                                          ; AY               ;                       ;
; CLOCK_500:b2v_inst4|address[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|address[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; CLOCK_500:b2v_inst4|address[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|address[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; CLOCK_500:b2v_inst4|address[3]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|address[3]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; CLOCK_500:b2v_inst4|vol[0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|vol[0]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; CLOCK_500:b2v_inst4|vol[1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|vol[1]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; CLOCK_500:b2v_inst4|vol[3]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|vol[3]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; CLOCK_500:b2v_inst4|vol[5]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; CLOCK_500:b2v_inst4|vol[5]~DUPLICATE                                                                                                                                              ;                  ;                       ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[5] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[5]~DUPLICATE ;                  ;                       ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[6] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[6]~DUPLICATE ;                  ;                       ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[7] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[7]~DUPLICATE ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][7]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][7]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][11]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][11]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][1]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][1]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][7]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][7]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][8]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][8]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][11]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][11]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][1]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][1]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][3]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][3]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][4]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][4]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][5]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][5]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][6]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][6]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][7]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][7]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][9]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][9]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][11]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][11]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][3]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][3]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][14]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][14]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][6]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][6]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][2]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][2]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][7]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][7]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][8]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][8]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][10]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][10]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][12]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][12]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][13]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][13]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][14]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][14]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][15]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[6][15]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][2]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][2]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][8]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][8]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][2]~_Duplicate_1                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][2]~_Duplicate_1DUPLICATE                                                                                                    ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][6]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[13][6]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][5]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][5]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[14][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][5]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][5]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[15][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[16][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][6]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[18][6]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][5]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][5]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[19][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[23][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[24][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[25][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[28][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[29][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[31][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[32][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][5]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][5]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[35][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[41][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[42][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[43][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[44][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[45][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][2]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][2]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][6]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][6]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[48][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[49][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[51][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[52][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[53][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][5]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][5]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][7]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][7]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[54][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[55][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][6]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][6]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[56][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[57][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][1]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][1]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][6]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][6]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[58][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[59][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][0]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][0]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][3]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][3]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][4]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][4]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][8]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][8]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][9]~_Duplicate_1                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][9]~_Duplicate_1DUPLICATE                                                                                                   ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][10]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][10]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][12]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][12]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][13]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][13]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[60][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][11]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][11]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][14]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][14]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][15]~_Duplicate_1                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[61][15]~_Duplicate_1DUPLICATE                                                                                                  ;                  ;                       ;
; i2c:b2v_inst|SDO                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; i2c:b2v_inst|SDO~DUPLICATE                                                                                                                                                        ;                  ;                       ;
; keytr:KEY_0|counter[0]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keytr:KEY_0|counter[0]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; keytr:KEY_0|counter[1]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keytr:KEY_0|counter[1]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; keytr:KEY_0|counter[5]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; keytr:KEY_0|counter[5]~DUPLICATE                                                                                                                                                  ;                  ;                       ;
; parallel_to_serial:b2v_inst38|bit_counter[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; parallel_to_serial:b2v_inst38|bit_counter[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; parallel_to_serial:b2v_inst38|bit_counter[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; parallel_to_serial:b2v_inst38|bit_counter[2]~DUPLICATE                                                                                                                            ;                  ;                       ;
; parallel_to_serial:b2v_inst38|bit_counter[3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; parallel_to_serial:b2v_inst38|bit_counter[3]~DUPLICATE                                                                                                                            ;                  ;                       ;
; serial_to_parallel:b2v_inst37|bit_counter[0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|bit_counter[0]~DUPLICATE                                                                                                                            ;                  ;                       ;
; serial_to_parallel:b2v_inst37|bit_counter[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|bit_counter[1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; serial_to_parallel:b2v_inst37|bit_counter[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|bit_counter[2]~DUPLICATE                                                                                                                            ;                  ;                       ;
; serial_to_parallel:b2v_inst37|data[1]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|data[1]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; serial_to_parallel:b2v_inst37|data[2]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|data[2]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; serial_to_parallel:b2v_inst37|data[9]                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|data[9]~DUPLICATE                                                                                                                                   ;                  ;                       ;
; serial_to_parallel:b2v_inst37|data[13]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|data[13]~DUPLICATE                                                                                                                                  ;                  ;                       ;
; serial_to_parallel:b2v_inst37|data[15]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; serial_to_parallel:b2v_inst37|data[15]~DUPLICATE                                                                                                                                  ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+--------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                        ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+----------------+---------------+----------------+
; Location ;                ;              ; ADC_CS_N       ; PIN_AJ4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DIN        ; PIN_AK4       ; QSF Assignment ;
; Location ;                ;              ; ADC_DOUT       ; PIN_AK3       ; QSF Assignment ;
; Location ;                ;              ; ADC_SCLK       ; PIN_AK2       ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK    ; PIN_H8        ; QSF Assignment ;
; Location ;                ;              ; CLOCK2_50      ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; CLOCK3_50      ; PIN_Y26       ; QSF Assignment ;
; Location ;                ;              ; CLOCK4_50      ; PIN_K14       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]   ; PIN_AK14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10]  ; PIN_AG12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11]  ; PIN_AH13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[12]  ; PIN_AJ14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]   ; PIN_AH14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]   ; PIN_AG15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]   ; PIN_AE14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]   ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]   ; PIN_AC14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]   ; PIN_AD14      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]   ; PIN_AF15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]   ; PIN_AH15      ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]   ; PIN_AG13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[0]     ; PIN_AF13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA[1]     ; PIN_AJ12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N     ; PIN_AF11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE       ; PIN_AK13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK       ; PIN_AH12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N      ; PIN_AG11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]     ; PIN_AK6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]    ; PIN_AJ9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]    ; PIN_AH9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]    ; PIN_AH8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]    ; PIN_AH7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]    ; PIN_AJ6       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]    ; PIN_AJ5       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]     ; PIN_AJ7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]     ; PIN_AK7       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]     ; PIN_AK8       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]     ; PIN_AK9       ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]     ; PIN_AG10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]     ; PIN_AK11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]     ; PIN_AJ11      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]     ; PIN_AH10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]     ; PIN_AJ10      ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM      ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N     ; PIN_AE13      ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM      ; PIN_AK12      ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N      ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FAN_CTRL       ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]      ; PIN_AC18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]     ; PIN_AH18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]     ; PIN_AH17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]     ; PIN_AG16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]     ; PIN_AE16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]     ; PIN_AF16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]     ; PIN_AG17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]     ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]     ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]     ; PIN_AE17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]     ; PIN_AC20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]      ; PIN_Y17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]     ; PIN_AH19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]     ; PIN_AJ20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]     ; PIN_AH20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]     ; PIN_AK21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]     ; PIN_AD19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]     ; PIN_AD20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]     ; PIN_AE18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]     ; PIN_AE19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]     ; PIN_AF20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]     ; PIN_AF21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]      ; PIN_AD17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]     ; PIN_AF19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]     ; PIN_AG21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]     ; PIN_AF18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]     ; PIN_AG20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]     ; PIN_AG18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]     ; PIN_AJ21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]      ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]      ; PIN_AK16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]      ; PIN_AK18      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]      ; PIN_AK19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]      ; PIN_AJ19      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]      ; PIN_AJ17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]      ; PIN_AJ16      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]      ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]     ; PIN_AG26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]     ; PIN_AH24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]     ; PIN_AH27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]     ; PIN_AJ27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]     ; PIN_AK29      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]     ; PIN_AK28      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]     ; PIN_AK27      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]     ; PIN_AJ26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]     ; PIN_AK26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]     ; PIN_AH25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]      ; PIN_AA21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]     ; PIN_AJ25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]     ; PIN_AJ24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]     ; PIN_AK24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]     ; PIN_AG23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]     ; PIN_AK23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]     ; PIN_AH23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]     ; PIN_AK22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]     ; PIN_AJ22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]     ; PIN_AH22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]     ; PIN_AG22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]      ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]     ; PIN_AF24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]     ; PIN_AF23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]     ; PIN_AE22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]     ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]     ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]     ; PIN_AC22      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]      ; PIN_AC23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]      ; PIN_AD24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]      ; PIN_AE23      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]      ; PIN_AE24      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]      ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]      ; PIN_AF26      ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]      ; PIN_AG25      ; QSF Assignment ;
; Location ;                ;              ; HEX0[0]        ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; HEX0[1]        ; PIN_AE27      ; QSF Assignment ;
; Location ;                ;              ; HEX0[2]        ; PIN_AE28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[3]        ; PIN_AG27      ; QSF Assignment ;
; Location ;                ;              ; HEX0[4]        ; PIN_AF28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[5]        ; PIN_AG28      ; QSF Assignment ;
; Location ;                ;              ; HEX0[6]        ; PIN_AH28      ; QSF Assignment ;
; Location ;                ;              ; HEX1[0]        ; PIN_AJ29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[1]        ; PIN_AH29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[2]        ; PIN_AH30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[3]        ; PIN_AG30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[4]        ; PIN_AF29      ; QSF Assignment ;
; Location ;                ;              ; HEX1[5]        ; PIN_AF30      ; QSF Assignment ;
; Location ;                ;              ; HEX1[6]        ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; HEX2[0]        ; PIN_AB23      ; QSF Assignment ;
; Location ;                ;              ; HEX2[1]        ; PIN_AE29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[2]        ; PIN_AD29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[3]        ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; HEX2[4]        ; PIN_AD30      ; QSF Assignment ;
; Location ;                ;              ; HEX2[5]        ; PIN_AC29      ; QSF Assignment ;
; Location ;                ;              ; HEX2[6]        ; PIN_AC30      ; QSF Assignment ;
; Location ;                ;              ; HEX3[0]        ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; HEX3[1]        ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; HEX3[2]        ; PIN_AD25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[3]        ; PIN_AC25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[4]        ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; HEX3[5]        ; PIN_AB25      ; QSF Assignment ;
; Location ;                ;              ; HEX3[6]        ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; HEX4[0]        ; PIN_AA24      ; QSF Assignment ;
; Location ;                ;              ; HEX4[1]        ; PIN_Y23       ; QSF Assignment ;
; Location ;                ;              ; HEX4[2]        ; PIN_Y24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[3]        ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; HEX4[4]        ; PIN_W24       ; QSF Assignment ;
; Location ;                ;              ; HEX4[5]        ; PIN_V23       ; QSF Assignment ;
; Location ;                ;              ; HEX4[6]        ; PIN_W25       ; QSF Assignment ;
; Location ;                ;              ; HEX5[0]        ; PIN_V25       ; QSF Assignment ;
; Location ;                ;              ; HEX5[1]        ; PIN_AA28      ; QSF Assignment ;
; Location ;                ;              ; HEX5[2]        ; PIN_Y27       ; QSF Assignment ;
; Location ;                ;              ; HEX5[3]        ; PIN_AB27      ; QSF Assignment ;
; Location ;                ;              ; HEX5[4]        ; PIN_AB26      ; QSF Assignment ;
; Location ;                ;              ; HEX5[5]        ; PIN_AA26      ; QSF Assignment ;
; Location ;                ;              ; HEX5[6]        ; PIN_AA25      ; QSF Assignment ;
; Location ;                ;              ; IRDA_RXD       ; PIN_AA30      ; QSF Assignment ;
; Location ;                ;              ; IRDA_TXD       ; PIN_AB30      ; QSF Assignment ;
; Location ;                ;              ; KEY[1]         ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; KEY[2]         ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]         ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]        ; PIN_V16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]        ; PIN_W16       ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]        ; PIN_V17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]        ; PIN_V18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]        ; PIN_W17       ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]        ; PIN_W19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]        ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]        ; PIN_W20       ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]        ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]        ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK        ; PIN_AD7       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK2       ; PIN_AD9       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT        ; PIN_AE7       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT2       ; PIN_AE9       ; QSF Assignment ;
; Location ;                ;              ; SW[4]          ; PIN_AD11      ; QSF Assignment ;
; Location ;                ;              ; SW[5]          ; PIN_AD12      ; QSF Assignment ;
; Location ;                ;              ; SW[6]          ; PIN_AE11      ; QSF Assignment ;
; Location ;                ;              ; SW[7]          ; PIN_AC9       ; QSF Assignment ;
; Location ;                ;              ; SW[8]          ; PIN_AD10      ; QSF Assignment ;
; Location ;                ;              ; SW[9]          ; PIN_AE12      ; QSF Assignment ;
; Location ;                ;              ; TD_CLK27       ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[0]     ; PIN_D2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[1]     ; PIN_B1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[2]     ; PIN_E2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[3]     ; PIN_B2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[4]     ; PIN_D1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[5]     ; PIN_E1        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[6]     ; PIN_C2        ; QSF Assignment ;
; Location ;                ;              ; TD_DATA[7]     ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; TD_HS          ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; TD_RESET_N     ; PIN_F6        ; QSF Assignment ;
; Location ;                ;              ; TD_VS          ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; USB_B2_CLK     ; PIN_AF4       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[0] ; PIN_AH4       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[1] ; PIN_AH3       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[2] ; PIN_AJ2       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[3] ; PIN_AJ1       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[4] ; PIN_AH2       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[5] ; PIN_AG3       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[6] ; PIN_AG2       ; QSF Assignment ;
; Location ;                ;              ; USB_B2_DATA[7] ; PIN_AG1       ; QSF Assignment ;
; Location ;                ;              ; USB_EMPTY      ; PIN_AF5       ; QSF Assignment ;
; Location ;                ;              ; USB_FULL       ; PIN_AG5       ; QSF Assignment ;
; Location ;                ;              ; USB_OE_N       ; PIN_AF6       ; QSF Assignment ;
; Location ;                ;              ; USB_RD_N       ; PIN_AG6       ; QSF Assignment ;
; Location ;                ;              ; USB_RESET_N    ; PIN_AG7       ; QSF Assignment ;
; Location ;                ;              ; USB_SCL        ; PIN_AG8       ; QSF Assignment ;
; Location ;                ;              ; USB_SDA        ; PIN_AF8       ; QSF Assignment ;
; Location ;                ;              ; USB_WR_N       ; PIN_AH5       ; QSF Assignment ;
; Location ;                ;              ; VGA_BLANK_N    ; PIN_F10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]       ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]       ; PIN_G13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]       ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]       ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[4]       ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[5]       ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[6]       ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[7]       ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; VGA_CLK        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]       ; PIN_J9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]       ; PIN_J10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]       ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]       ; PIN_G10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[4]       ; PIN_G11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[5]       ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[6]       ; PIN_F11       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[7]       ; PIN_E11       ; QSF Assignment ;
; Location ;                ;              ; VGA_HS         ; PIN_B11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]       ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]       ; PIN_C13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]       ; PIN_E13       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]       ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[4]       ; PIN_C12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[5]       ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[6]       ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[7]       ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; VGA_SYNC_N     ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_VS         ; PIN_D11       ; QSF Assignment ;
+----------+----------------+--------------+----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3325 ) ; 0.00 % ( 0 / 3325 )        ; 0.00 % ( 0 / 3325 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3325 ) ; 0.00 % ( 0 / 3325 )        ; 0.00 % ( 0 / 3325 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3325 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/output_files/lab3.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,360 / 32,070        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,360                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,721 / 32,070        ; 5 %   ;
;         [a] ALMs used for LUT logic and registers           ; 51                    ;       ;
;         [b] ALMs used for LUT logic                         ; 593                   ;       ;
;         [c] ALMs used for registers                         ; 517                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 560                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 380 / 32,070          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 19                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 406 / 3,207           ; 13 %  ;
;     -- Logic LABs                                           ; 350                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 56                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,046                 ;       ;
;     -- 7 input functions                                    ; 2                     ;       ;
;     -- 6 input functions                                    ; 275                   ;       ;
;     -- 5 input functions                                    ; 40                    ;       ;
;     -- 4 input functions                                    ; 27                    ;       ;
;     -- <=3 input functions                                  ; 702                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 485                   ;       ;
; Memory ALUT usage                                           ; 1,024                 ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 1,024                 ;       ;
;                                                             ;                       ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 1,347                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,135 / 64,140        ; 2 %   ;
;         -- Secondary logic registers                        ; 212 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,143                 ;       ;
;         -- Routing optimization registers                   ; 204                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 13 / 457              ; 3 %   ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 0 / 397               ; 0 %   ;
; Total MLAB memory bits                                      ; 32,768                ;       ;
; Total block memory bits                                     ; 0 / 4,065,280         ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 4,065,280         ; 0 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 65 / 87               ; 75 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 4                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.8% / 2.4% / 4.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 24.8% / 21.5% / 35.2% ;       ;
; Maximum fan-out                                             ; 2302                  ;       ;
; Highest non-global fan-out                                  ; 2049                  ;       ;
; Total fan-out                                               ; 18406                 ;       ;
; Average fan-out                                             ; 4.60                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1360 / 32070 ( 4 % )  ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1360                  ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1721 / 32070 ( 5 % )  ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 51                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 593                   ; 0                              ;
;         [c] ALMs used for registers                         ; 517                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 560                   ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 380 / 32070 ( 1 % )   ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 19 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 19                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 406 / 3207 ( 13 % )   ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 350                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 56                    ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2070                  ; 0                              ;
;     -- 7 input functions                                    ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 275                   ; 0                              ;
;     -- 5 input functions                                    ; 40                    ; 0                              ;
;     -- 4 input functions                                    ; 27                    ; 0                              ;
;     -- <=3 input functions                                  ; 702                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 485                   ; 0                              ;
; Memory ALUT usage                                           ; 1024                  ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 1024                  ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 1135 / 64140 ( 2 % )  ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 212 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 1143                  ; 0                              ;
;         -- Routing optimization registers                   ; 204                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 13                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 0                     ; 0                              ;
; DSP block                                                   ; 65 / 87 ( 74 % )      ; 0 / 87 ( 0 % )                 ;
; Clock enable block                                          ; 4 / 116 ( 3 % )       ; 0 / 116 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 1                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 1                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 24183                 ; 0                              ;
;     -- Registered Connections                               ; 13794                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 9                     ; 0                              ;
;     -- Output Ports                                         ; 3                     ; 0                              ;
;     -- Bidir Ports                                          ; 1                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT  ; K7    ; 8A       ; 8            ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; AUD_ADCLRCK ; K8    ; 8A       ; 8            ; 81           ; 17           ; 2306                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; AUD_BCLK    ; H7    ; 8A       ; 16           ; 81           ; 17           ; 54                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50    ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 12                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]      ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[0]       ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]       ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]       ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]       ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 1317                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------+
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; i2c:b2v_inst|SDO~DUPLICATE ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+----------------------------+


+---------------------------------------------------------------------------+
; I/O Bank Usage                                                            ;
+----------+-----------------+---------------+--------------+---------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-----------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )    ; --            ; --           ; --            ;
; 3A       ; 4 / 32 ( 13 % ) ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 2 / 48 ( 4 % )  ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 80 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 0 / 32 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 7 / 80 ( 9 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 194        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; FPGA_I2C_SCLK ; Incomplete set of assignments ;
; AUD_XCK       ; Incomplete set of assignments ;
; AUD_DACDAT    ; Incomplete set of assignments ;
; FPGA_I2C_SDAT ; Incomplete set of assignments ;
; CLOCK_50      ; Incomplete set of assignments ;
; SW[0]         ; Incomplete set of assignments ;
; SW[1]         ; Incomplete set of assignments ;
; AUD_ADCLRCK   ; Incomplete set of assignments ;
; AUD_BCLK      ; Incomplete set of assignments ;
; SW[3]         ; Incomplete set of assignments ;
; SW[2]         ; Incomplete set of assignments ;
; KEY[0]        ; Incomplete set of assignments ;
; AUD_ADCDAT    ; Incomplete set of assignments ;
+---------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Entity Name        ; Library Name ;
+-----------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |lab3                                               ; 1360.0 (0.5)         ; 1720.5 (0.5)                     ; 379.0 (0.0)                                       ; 18.5 (0.0)                       ; 560.0 (0.0)          ; 1046 (1)            ; 1347 (0)                  ; 0 (0)         ; 0                 ; 0     ; 65         ; 13   ; 0            ; |lab3                                                                                                                                                                              ; lab3               ; work         ;
;    |CLOCK_500:b2v_inst4|                            ; 24.7 (24.7)          ; 28.7 (28.7)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|CLOCK_500:b2v_inst4                                                                                                                                                          ; CLOCK_500          ; work         ;
;    |dsp_subsystem:dsp_instance|                     ; 1282.4 (0.0)         ; 1633.0 (0.0)                     ; 366.2 (0.0)                                       ; 15.5 (0.0)                       ; 560.0 (0.0)          ; 936 (0)             ; 1214 (0)                  ; 0 (0)         ; 0                 ; 0     ; 65         ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance                                                                                                                                                   ; dsp_subsystem      ; work         ;
;       |MUX_3to1:mux|                                ; 5.8 (5.8)            ; 7.3 (7.3)                        ; 2.8 (2.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|MUX_3to1:mux                                                                                                                                      ; MUX_3to1           ; work         ;
;       |echo_machine:echo|                           ; 867.3 (8.0)          ; 874.3 (8.0)                      ; 11.0 (0.0)                                        ; 3.9 (0.0)                        ; 560.0 (0.0)          ; 408 (16)            ; 27 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo                                                                                                                                 ; echo_machine       ; work         ;
;          |shiftregister:delay|                      ; 859.3 (0.0)          ; 866.3 (0.0)                      ; 11.0 (0.0)                                        ; 3.9 (0.0)                        ; 560.0 (0.0)          ; 392 (0)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay                                                                                                             ; shiftregister      ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component| ; 859.3 (0.0)          ; 866.3 (0.0)                      ; 11.0 (0.0)                                        ; 3.9 (0.0)                        ; 560.0 (0.0)          ; 392 (0)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component                                                                       ; altshift_taps      ; work         ;
;                |shift_taps_pk51:auto_generated|     ; 859.3 (0.0)          ; 866.3 (0.0)                      ; 11.0 (0.0)                                        ; 3.9 (0.0)                        ; 560.0 (0.0)          ; 392 (0)             ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated                                        ; shift_taps_pk51    ; work         ;
;                   |cntr_8lf:cntr1|                  ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1                         ; cntr_8lf           ; work         ;
;                   |dpram_l1o1:dpram2|               ; 855.3 (560.0)        ; 862.3 (560.0)                    ; 11.0 (0.0)                                        ; 3.9 (0.0)                        ; 560.0 (560.0)        ; 384 (0)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2                      ; dpram_l1o1         ; work         ;
;                      |decode_dla:wr_decode|         ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode ; decode_dla         ; work         ;
;                      |mux_2jb:rd_mux|               ; 291.3 (291.3)        ; 298.7 (298.7)                    ; 11.3 (11.3)                                       ; 3.9 (3.9)                        ; 0.0 (0.0)            ; 376 (376)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|mux_2jb:rd_mux       ; mux_2jb            ; work         ;
;       |fir_filter:fir_filter|                       ; 409.3 (409.3)        ; 751.3 (751.3)                    ; 352.3 (352.3)                                     ; 10.3 (10.3)                      ; 0.0 (0.0)            ; 512 (512)           ; 1187 (1187)               ; 0 (0)         ; 0                 ; 0     ; 65         ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter                                                                                                                             ; fir_filter         ; work         ;
;          |multiplier:multiply[0].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[10].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[11].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[12].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[13].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[14].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[15].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[16].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[17].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[18].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[19].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[1].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[20].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[21].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[22].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[23].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[24].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[25].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[26].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[27].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[28].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[29].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[2].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[30].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[31].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[32].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[33].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[34].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[35].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[36].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[37].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[38].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[39].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[3].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[40].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[41].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[42].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[43].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[44].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[45].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[46].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[47].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[48].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[49].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[4].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[50].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[51].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[52].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[53].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[54].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[55].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[56].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[57].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[58].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[59].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[5].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[60].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[61].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[62].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[63].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[64].mux|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[64].mux                                                                                                 ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[64].mux|lpm_mult:lpm_mult_component                                                                     ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[64].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                             ; mult_91n           ; work         ;
;          |multiplier:multiply[6].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[7].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[8].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;          |multiplier:multiply[9].mux|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux                                                                                                  ; multiplier         ; work         ;
;             |lpm_mult:lpm_mult_component|           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component                                                                      ; lpm_mult           ; work         ;
;                |mult_91n:auto_generated|            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |lab3|dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated                                              ; mult_91n           ; work         ;
;    |i2c:b2v_inst|                                   ; 19.7 (19.7)          ; 22.2 (22.2)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|i2c:b2v_inst                                                                                                                                                                 ; i2c                ; work         ;
;    |keytr:KEY_0|                                    ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|keytr:KEY_0                                                                                                                                                                  ; keytr              ; work         ;
;    |parallel_to_serial:b2v_inst38|                  ; 15.3 (15.3)          ; 14.3 (14.3)                      ; 1.7 (1.7)                                         ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 12 (12)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|parallel_to_serial:b2v_inst38                                                                                                                                                ; parallel_to_serial ; work         ;
;    |serial_to_parallel:b2v_inst37|                  ; 7.3 (7.3)            ; 11.2 (11.2)                      ; 4.1 (4.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |lab3|serial_to_parallel:b2v_inst37                                                                                                                                                ; serial_to_parallel ; work         ;
+-----------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; FPGA_I2C_SCLK ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                       ;
+--------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------+-------------------+---------+
; FPGA_I2C_SDAT                                          ;                   ;         ;
; CLOCK_50                                               ;                   ;         ;
;      - CLOCK_500:b2v_inst4|COUNTER_500[9]              ; 0                 ; 0       ;
; SW[0]                                                  ;                   ;         ;
;      - parallel_to_serial:b2v_inst38|data~1            ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux15~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux7~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux11~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux3~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux13~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux5~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux9~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux1~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux14~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux6~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux10~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux2~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux12~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux4~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux8~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux0~0  ; 0                 ; 0       ;
; SW[1]                                                  ;                   ;         ;
;      - parallel_to_serial:b2v_inst38|data~1            ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux15~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux7~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux11~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux3~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux13~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux5~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux9~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux1~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux14~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux6~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux10~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux2~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux12~0 ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux4~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux8~0  ; 0                 ; 0       ;
;      - dsp_subsystem:dsp_instance|MUX_3to1:mux|Mux0~0  ; 0                 ; 0       ;
; AUD_ADCLRCK                                            ;                   ;         ;
;      - parallel_to_serial:b2v_inst38|data~0            ; 0                 ; 0       ;
;      - parallel_to_serial:b2v_inst38|bit_counter[0]~3  ; 0                 ; 0       ;
;      - parallel_to_serial:b2v_inst38|new_data          ; 0                 ; 0       ;
;      - AUD_ADCLRCK~inputCLKENA0                        ; 1                 ; 0       ;
;      - parallel_to_serial:b2v_inst38|lrclk_d1~feeder   ; 0                 ; 0       ;
; AUD_BCLK                                               ;                   ;         ;
;      - AUD_BCLK~inputCLKENA0                           ; 1                 ; 0       ;
; SW[3]                                                  ;                   ;         ;
;      - CLOCK_500:b2v_inst4|address[5]~1                ; 0                 ; 0       ;
;      - SW[3]~inputCLKENA0                              ; 0                 ; 0       ;
; SW[2]                                                  ;                   ;         ;
;      - CLOCK_500:b2v_inst4|address[5]~1                ; 0                 ; 0       ;
;      - CLOCK_500:b2v_inst4|Mux4~0                      ; 0                 ; 0       ;
;      - CLOCK_500:b2v_inst4|Mux3~0                      ; 0                 ; 0       ;
;      - CLOCK_500:b2v_inst4|SEL_MIC_D1~feeder           ; 0                 ; 0       ;
; KEY[0]                                                 ;                   ;         ;
;      - keytr:KEY_0|comb~0                              ; 0                 ; 0       ;
; AUD_ADCDAT                                             ;                   ;         ;
;      - serial_to_parallel:b2v_inst37|data[0]           ; 1                 ; 0       ;
+--------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                           ; Location            ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; AUD_ADCLRCK                                                                                                                                                                                    ; PIN_K8              ; 2302    ; Clock                   ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; AUD_BCLK                                                                                                                                                                                       ; PIN_H7              ; 54      ; Clock                   ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; CLOCK_50                                                                                                                                                                                       ; PIN_AF14            ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                       ; PIN_AF14            ; 11      ; Clock                   ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9]                                                                                                                                                             ; FF_X10_Y5_N44       ; 38      ; Clock                   ; no     ; --                   ; --               ; --                        ;
; CLOCK_500:b2v_inst4|address[1]                                                                                                                                                                 ; FF_X12_Y5_N8        ; 16      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; CLOCK_500:b2v_inst4|address[5]~1                                                                                                                                                               ; LABCELL_X12_Y5_N51  ; 7       ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; SW[3]                                                                                                                                                                                          ; PIN_AF10            ; 1316    ; Async. clear            ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2332w[3]   ; LABCELL_X29_Y46_N15 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2349w[3]~0 ; LABCELL_X33_Y46_N42 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2359w[3]   ; LABCELL_X33_Y46_N48 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2369w[3]~0 ; LABCELL_X27_Y43_N9  ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2379w[3]~0 ; LABCELL_X33_Y46_N27 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2389w[3]~0 ; LABCELL_X27_Y43_N39 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2399w[3]   ; LABCELL_X33_Y44_N42 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|decode_dla:wr_decode|w_anode2409w[3]~0 ; LABCELL_X27_Y45_N33 ; 128     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; i2c:b2v_inst|END_TR                                                                                                                                                                            ; FF_X10_Y5_N29       ; 25      ; Clock                   ; no     ; --                   ; --               ; --                        ;
; i2c:b2v_inst|SD[12]~0                                                                                                                                                                          ; LABCELL_X10_Y5_N51  ; 11      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; keytr:KEY_0|KEYON                                                                                                                                                                              ; FF_X10_Y5_N50       ; 25      ; Async. clear, Clock     ; no     ; --                   ; --               ; --                        ;
; keytr:KEY_0|comb~0                                                                                                                                                                             ; LABCELL_X10_Y6_N51  ; 14      ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; keytr:KEY_0|counter[10]                                                                                                                                                                        ; FF_X10_Y6_N44       ; 17      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; parallel_to_serial:b2v_inst38|new_data                                                                                                                                                         ; LABCELL_X30_Y39_N57 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; serial_to_parallel:b2v_inst37|always1~0                                                                                                                                                        ; LABCELL_X31_Y41_N24 ; 21      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                            ;
+-------------+----------+---------+----------------------+------------------+---------------------------+
; Name        ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------+----------+---------+----------------------+------------------+---------------------------+
; AUD_ADCLRCK ; PIN_K8   ; 2302    ; Global Clock         ; GCLK13           ; --                        ;
; AUD_BCLK    ; PIN_H7   ; 54      ; Global Clock         ; GCLK14           ; --                        ;
; CLOCK_50    ; PIN_AF14 ; 11      ; Global Clock         ; GCLK7            ; --                        ;
; SW[3]       ; PIN_AF10 ; 1316    ; Global Clock         ; GCLK3            ; --                        ;
+-------------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                    ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[4] ; 2049    ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[3] ; 2049    ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[2] ; 2049    ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[1] ; 2049    ;
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|cntr_8lf:cntr1|counter_reg_bit[0] ; 2049    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; dsp_subsystem:dsp_instance|echo_machine:echo|shiftregister:delay|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_pk51:auto_generated|dpram_l1o1:dpram2|ALTDPRAM_INSTANCE ; MLAB ; Simple Dual Port ; Single Clock ; 256          ; 256          ; 256          ; 256          ; yes                    ; no                      ; no                     ; no                      ; 65536 ; 256                         ; 128                         ; 256                         ; 128                         ; 32768               ; 0           ; 56    ; None ; LAB_X25_Y49_N0, LAB_X25_Y48_N0, LAB_X28_Y48_N0, LAB_X28_Y49_N0, LAB_X28_Y51_N0, LAB_X28_Y52_N0, LAB_X28_Y53_N0, LAB_X28_Y50_N0, LAB_X21_Y52_N0, LAB_X21_Y50_N0, LAB_X25_Y52_N0, LAB_X21_Y51_N0, LAB_X25_Y51_N0, LAB_X25_Y50_N0, LAB_X21_Y53_N0, LAB_X25_Y53_N0, LAB_X21_Y49_N0, LAB_X15_Y49_N0, LAB_X15_Y48_N0, LAB_X21_Y48_N0, LAB_X15_Y47_N0, LAB_X21_Y47_N0, LAB_X15_Y51_N0, LAB_X15_Y50_N0, LAB_X25_Y45_N0, LAB_X21_Y46_N0, LAB_X25_Y46_N0, LAB_X21_Y45_N0, LAB_X15_Y44_N0, LAB_X15_Y46_N0, LAB_X15_Y45_N0, LAB_X25_Y47_N0, LAB_X25_Y42_N0, LAB_X25_Y43_N0, LAB_X25_Y44_N0, LAB_X21_Y44_N0, LAB_X21_Y43_N0, LAB_X28_Y43_N0, LAB_X25_Y41_N0, LAB_X21_Y42_N0, LAB_X28_Y42_N0, LAB_X28_Y45_N0, LAB_X28_Y44_N0, LAB_X34_Y44_N0, LAB_X34_Y43_N0, LAB_X28_Y46_N0, LAB_X34_Y45_N0, LAB_X28_Y47_N0, LAB_X34_Y46_N0, LAB_X39_Y46_N0, LAB_X34_Y48_N0, LAB_X28_Y38_N0, LAB_X34_Y42_N0, LAB_X39_Y45_N0, LAB_X34_Y47_N0, LAB_X34_Y41_N0 ;                      ;                 ;                 ;          ;                        ;               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 65          ;
; Total number of DSP blocks        ; 65          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 15          ;
; Fixed Point Mixed Sign Multiplier ; 50          ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                     ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[11].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[13].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[14].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[15].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y10_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[17].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[18].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y8_N0  ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[19].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y12_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[21].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[22].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[23].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[25].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[26].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[27].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[29].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[30].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y24_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[31].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y28_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[32].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y30_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[33].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[34].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[35].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[37].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y16_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[38].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[39].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y20_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[41].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y24_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[42].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[43].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[45].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y35_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[46].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y37_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[47].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y35_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[49].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y39_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[50].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y47_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y45_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[53].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y49_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[54].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y55_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[55].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y53_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[57].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y57_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[0].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y63_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[4].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X32_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[3].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y43_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[5].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y45_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[6].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y47_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[7].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y63_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[9].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y33_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[10].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y22_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[58].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y53_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[59].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y55_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[61].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y51_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[62].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y26_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[63].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y49_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[64].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X86_Y35_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[8].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y35_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[12].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y20_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[16].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y24_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[20].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y41_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[24].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y43_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[28].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X32_Y51_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[36].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y28_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[40].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y26_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[44].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X54_Y30_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[48].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y59_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[52].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y57_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[56].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y61_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[60].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8 ; Two Independent 18x18 ; DSP_X20_Y39_N0 ; Mixed               ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[1].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y37_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[2].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~8  ; Two Independent 18x18 ; DSP_X20_Y41_N0 ; Mixed               ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 6,276 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 562 / 13,420 ( 4 % )    ;
; C2 interconnects                            ; 3,375 / 119,108 ( 3 % ) ;
; C4 interconnects                            ; 2,565 / 56,300 ( 5 % )  ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )          ;
; Direct links                                ; 497 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 606 / 84,580 ( < 1 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 501 / 12,676 ( 4 % )    ;
; R14/C12 interconnect drivers                ; 1,015 / 20,720 ( 5 % )  ;
; R3 interconnects                            ; 3,726 / 130,992 ( 3 % ) ;
; R6 interconnects                            ; 4,218 / 266,960 ( 2 % ) ;
; Spine clocks                                ; 23 / 360 ( 6 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 13        ; 0            ; 13        ; 0            ; 0            ; 13        ; 13        ; 0            ; 13        ; 13        ; 0            ; 4            ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 1            ; 4            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 13           ; 0         ; 13           ; 13           ; 0         ; 0         ; 13           ; 0         ; 0         ; 13           ; 9            ; 13           ; 13           ; 13           ; 13           ; 9            ; 13           ; 13           ; 13           ; 12           ; 9            ; 13           ; 13           ; 13           ; 13           ; 13           ; 13           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; FPGA_I2C_SCLK      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                               ;
+------------------------------------+------------------------------------+-------------------+
; Source Clock(s)                    ; Destination Clock(s)               ; Delay Added in ns ;
+------------------------------------+------------------------------------+-------------------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; 185.7             ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 139.9             ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 35.2              ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 34.6              ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 33.8              ;
; keytr:KEY_0|KEYON                  ; keytr:KEY_0|KEYON                  ; 24.9              ;
; I/O                                ; AUD_BCLK                           ; 18.2              ;
; AUD_BCLK,I/O                       ; AUD_BCLK                           ; 14.6              ;
; AUD_BCLK                           ; AUD_BCLK                           ; 11.0              ;
+------------------------------------+------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                            ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                         ; Destination Register                                                                                                                       ; Delay Added in ns ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; AUD_ADCLRCK                                                             ; parallel_to_serial:b2v_inst38|bit_counter[0]                                                                                               ; 6.313             ;
; CLOCK_500:b2v_inst4|COUNTER_500[9]                                      ; CLOCK_500:b2v_inst4|COUNTER_500[9]                                                                                                         ; 5.046             ;
; serial_to_parallel:b2v_inst37|data[8]                                   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][8]~_Duplicate_1                                                                      ; 3.525             ;
; serial_to_parallel:b2v_inst37|data[7]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[7]                                                                                   ; 3.305             ;
; serial_to_parallel:b2v_inst37|data[6]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[6]                                                                                   ; 3.288             ;
; serial_to_parallel:b2v_inst37|data[5]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[6]                                                                                   ; 3.259             ;
; serial_to_parallel:b2v_inst37|data[4]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[4]                                                                                   ; 3.186             ;
; serial_to_parallel:b2v_inst37|data[13]                                  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][13]~_Duplicate_1                                                                     ; 3.163             ;
; serial_to_parallel:b2v_inst37|data[15]                                  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][15]~_Duplicate_1                                                                     ; 3.125             ;
; parallel_to_serial:b2v_inst38|lrclk_d1                                  ; parallel_to_serial:b2v_inst38|data_buffer[15]                                                                                              ; 3.083             ;
; serial_to_parallel:b2v_inst37|data[0]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[0]                                                                                   ; 3.076             ;
; serial_to_parallel:b2v_inst37|data[12]                                  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][12]~_Duplicate_1                                                                     ; 3.076             ;
; serial_to_parallel:b2v_inst37|data[1]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[4]                                                                                   ; 3.070             ;
; serial_to_parallel:b2v_inst37|data[3]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[4]                                                                                   ; 3.069             ;
; serial_to_parallel:b2v_inst37|data[14]                                  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][14]~_Duplicate_1                                                                     ; 2.996             ;
; serial_to_parallel:b2v_inst37|data[9]                                   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][9]~_Duplicate_1                                                                      ; 2.933             ;
; serial_to_parallel:b2v_inst37|data[2]                                   ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[4]                                                                                   ; 2.919             ;
; serial_to_parallel:b2v_inst37|data[10]                                  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][10]                                                                                  ; 2.807             ;
; serial_to_parallel:b2v_inst37|data[11]                                  ; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[15]                                                                                  ; 2.796             ;
; parallel_to_serial:b2v_inst38|bit_counter[3]                            ; parallel_to_serial:b2v_inst38|data                                                                                                         ; 2.794             ;
; parallel_to_serial:b2v_inst38|bit_counter[2]                            ; parallel_to_serial:b2v_inst38|data                                                                                                         ; 2.794             ;
; parallel_to_serial:b2v_inst38|bit_counter[1]                            ; parallel_to_serial:b2v_inst38|data                                                                                                         ; 2.794             ;
; parallel_to_serial:b2v_inst38|bit_counter[0]                            ; parallel_to_serial:b2v_inst38|data                                                                                                         ; 2.794             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[4]                ; parallel_to_serial:b2v_inst38|data_buffer[4]                                                                                               ; 2.243             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[6]                ; parallel_to_serial:b2v_inst38|data_buffer[6]                                                                                               ; 2.198             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[7]                ; parallel_to_serial:b2v_inst38|data_buffer[7]                                                                                               ; 2.198             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[3]                ; parallel_to_serial:b2v_inst38|data_buffer[3]                                                                                               ; 2.172             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[8]                ; parallel_to_serial:b2v_inst38|data_buffer[8]                                                                                               ; 2.157             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[5]                ; parallel_to_serial:b2v_inst38|data_buffer[5]                                                                                               ; 2.137             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[9]                ; parallel_to_serial:b2v_inst38|data_buffer[9]                                                                                               ; 2.114             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[15]               ; parallel_to_serial:b2v_inst38|data                                                                                                         ; 2.107             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[13]               ; parallel_to_serial:b2v_inst38|data_buffer[13]                                                                                              ; 2.082             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[2]                ; parallel_to_serial:b2v_inst38|data_buffer[2]                                                                                               ; 2.065             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[12]               ; parallel_to_serial:b2v_inst38|data_buffer[12]                                                                                              ; 2.030             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[14]               ; parallel_to_serial:b2v_inst38|data_buffer[14]                                                                                              ; 2.011             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[0]                ; parallel_to_serial:b2v_inst38|data_buffer[0]                                                                                               ; 1.936             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[10]               ; parallel_to_serial:b2v_inst38|data_buffer[10]                                                                                              ; 1.910             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[1]                ; parallel_to_serial:b2v_inst38|data_buffer[1]                                                                                               ; 1.904             ;
; dsp_subsystem:dsp_instance|echo_machine:echo|feedback[11]               ; parallel_to_serial:b2v_inst38|data_buffer[11]                                                                                              ; 1.881             ;
; i2c:b2v_inst|END_TR                                                     ; i2c:b2v_inst|SD_COUNTER[3]                                                                                                                 ; 1.753             ;
; keytr:KEY_0|KEYON                                                       ; i2c:b2v_inst|SD_COUNTER[5]                                                                                                                 ; 1.413             ;
; CLOCK_500:b2v_inst4|vol[1]                                              ; CLOCK_500:b2v_inst4|vol[4]                                                                                                                 ; 0.979             ;
; CLOCK_500:b2v_inst4|vol[3]                                              ; CLOCK_500:b2v_inst4|vol[3]                                                                                                                 ; 0.973             ;
; CLOCK_500:b2v_inst4|vol[6]                                              ; CLOCK_500:b2v_inst4|vol[5]                                                                                                                 ; 0.972             ;
; CLOCK_500:b2v_inst4|vol[7]                                              ; CLOCK_500:b2v_inst4|vol[1]                                                                                                                 ; 0.952             ;
; CLOCK_500:b2v_inst4|vol[2]                                              ; CLOCK_500:b2v_inst4|vol[4]                                                                                                                 ; 0.940             ;
; CLOCK_500:b2v_inst4|address[3]                                          ; CLOCK_500:b2v_inst4|DATA_A[12]                                                                                                             ; 0.934             ;
; CLOCK_500:b2v_inst4|address[2]                                          ; CLOCK_500:b2v_inst4|DATA_A[10]                                                                                                             ; 0.932             ;
; i2c:b2v_inst|SD_COUNTER[4]                                              ; i2c:b2v_inst|SD[6]                                                                                                                         ; 0.927             ;
; CLOCK_500:b2v_inst4|vol[4]                                              ; CLOCK_500:b2v_inst4|vol[4]                                                                                                                 ; 0.927             ;
; i2c:b2v_inst|SD_COUNTER[3]                                              ; i2c:b2v_inst|SD[6]                                                                                                                         ; 0.908             ;
; i2c:b2v_inst|SD_COUNTER[1]                                              ; i2c:b2v_inst|SD[6]                                                                                                                         ; 0.905             ;
; i2c:b2v_inst|SD_COUNTER[2]                                              ; i2c:b2v_inst|SD[6]                                                                                                                         ; 0.904             ;
; CLOCK_500:b2v_inst4|vol[0]                                              ; CLOCK_500:b2v_inst4|vol[4]                                                                                                                 ; 0.862             ;
; i2c:b2v_inst|SD_COUNTER[0]                                              ; i2c:b2v_inst|SDO                                                                                                                           ; 0.851             ;
; CLOCK_500:b2v_inst4|address[0]                                          ; CLOCK_500:b2v_inst4|DATA_A[11]                                                                                                             ; 0.849             ;
; CLOCK_500:b2v_inst4|address[1]                                          ; CLOCK_500:b2v_inst4|DATA_A[11]                                                                                                             ; 0.800             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][8]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][8]                                                                                  ; 0.794             ;
; CLOCK_500:b2v_inst4|vol[5]                                              ; CLOCK_500:b2v_inst4|vol[4]                                                                                                                 ; 0.776             ;
; CLOCK_500:b2v_inst4|voladj[7]                                           ; CLOCK_500:b2v_inst4|vol[1]                                                                                                                 ; 0.738             ;
; i2c:b2v_inst|SD_COUNTER[5]                                              ; i2c:b2v_inst|SD_COUNTER[5]                                                                                                                 ; 0.667             ;
; CLOCK_500:b2v_inst4|COUNTER_500[10]                                     ; i2c:b2v_inst|SD_COUNTER[5]                                                                                                                 ; 0.667             ;
; SW[2]                                                                   ; CLOCK_500:b2v_inst4|address[3]                                                                                                             ; 0.655             ;
; CLOCK_500:b2v_inst4|SEL_MIC_D1                                          ; CLOCK_500:b2v_inst4|address[3]                                                                                                             ; 0.655             ;
; SW[3]                                                                   ; CLOCK_500:b2v_inst4|address[3]                                                                                                             ; 0.655             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[20][8]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][8]                                                                                  ; 0.602             ;
; keytr:KEY_0|counter[10]                                                 ; keytr:KEY_0|counter[1]                                                                                                                     ; 0.583             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][4]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][4]~_Duplicate_1                                                                     ; 0.514             ;
; serial_to_parallel:b2v_inst37|bit_counter[2]                            ; serial_to_parallel:b2v_inst37|bit_counter[0]                                                                                               ; 0.509             ;
; serial_to_parallel:b2v_inst37|bit_counter[3]                            ; serial_to_parallel:b2v_inst37|bit_counter[0]                                                                                               ; 0.506             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][5]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][5]~_Duplicate_1                                                                     ; 0.505             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][10]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][10]                                                                                  ; 0.500             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][10]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[40][10]                                                                                 ; 0.495             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][7]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][7]                                                                                   ; 0.492             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][3]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][3]                                                                                   ; 0.476             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[21][12]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[22][12]                                                                                 ; 0.475             ;
; serial_to_parallel:b2v_inst37|bit_counter[1]                            ; serial_to_parallel:b2v_inst37|bit_counter[2]                                                                                               ; 0.472             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][3]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][3]                                                                                   ; 0.471             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][11]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][11]                                                                                  ; 0.471             ;
; serial_to_parallel:b2v_inst37|bit_counter[0]                            ; serial_to_parallel:b2v_inst37|bit_counter[1]                                                                                               ; 0.470             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[38][6]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[39][6]                                                                                  ; 0.468             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[33][14]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[34][14]                                                                                 ; 0.467             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[26][12]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[27][12]                                                                                 ; 0.466             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][3]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][3]                                                                                   ; 0.464             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[4][2]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[5][2]                                                                                   ; 0.455             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[36][6]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[37][6]                                                                                  ; 0.452             ;
; i2c:b2v_inst|SD[5]                                                      ; i2c:b2v_inst|SDO                                                                                                                           ; 0.449             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][7]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][7]                                                                                   ; 0.448             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][2]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][2]                                                                                   ; 0.445             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][4]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][4]                                                                                   ; 0.445             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[2][2]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[3][2]                                                                                   ; 0.444             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[50][15]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|multiplier:multiply[51].mux|lpm_mult:lpm_mult_component|mult_91n:auto_generated|Mult0~230 ; 0.439             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][10]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][10]                                                                                 ; 0.435             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[0][9]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[1][9]                                                                                   ; 0.432             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][9]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][9]                                                                                  ; 0.428             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[11][12]~_Duplicate_1 ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[12][12]                                                                                 ; 0.428             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[9][14]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[10][14]                                                                                 ; 0.422             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[7][6]~_Duplicate_1   ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[8][6]                                                                                   ; 0.419             ;
; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[46][4]~_Duplicate_1  ; dsp_subsystem:dsp_instance|fir_filter:fir_filter|z[47][4]                                                                                  ; 0.419             ;
; i2c:b2v_inst|SD[3]                                                      ; i2c:b2v_inst|SDO                                                                                                                           ; 0.415             ;
+-------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "lab3"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 4 clocks (4 global)
    Info (11162): AUD_ADCLRCK~inputCLKENA0 with 2072 fanout uses global clock CLKCTRL_G12
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): SW[3]~inputCLKENA0 with 1074 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): AUD_BCLK~inputCLKENA0 with 43 fanout uses global clock CLKCTRL_G15
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): CLOCK_50~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G7
Warning (16406): 3 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G15
        Info (179012): Refclk input I/O pad AUD_BCLK is placed onto PIN_H7
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_ADCLRCK~inputCLKENA0, placed at CLKCTRL_G12
        Info (179012): Refclk input I/O pad AUD_ADCLRCK is placed onto PIN_K8
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver SW[3]~inputCLKENA0, placed at CLKCTRL_G2
        Info (179012): Refclk input I/O pad SW[3] is placed onto PIN_AF10
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 1024 registers into blocks of type DSP block
    Extra Info (176220): Created 1008 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX4[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX5[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:10
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:32
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during the Fitter is 5.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/output_files/lab3.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 255 warnings
    Info: Peak virtual memory: 8050 megabytes
    Info: Processing ended: Mon Mar 06 13:23:36 2023
    Info: Elapsed time: 00:03:26
    Info: Total CPU time (on all processors): 00:02:52


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/LinF/Documents/School/Winter 2023/3TB4/TRON-3TB4-Winter-2023/lab3/lab3_restored/output_files/lab3.fit.smsg.


