
PVKP_v4_final1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  080063d0  080063d0  000163d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080065fc  080065fc  000165fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006600  08006600  00016600  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000090  20000000  08006604  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000344  20000090  08006694  00020090  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200003d4  08006694  000203d4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
  9 .debug_info   00023436  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000049e1  00000000  00000000  000434ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000011a0  00000000  00000000  00047ed0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000f88  00000000  00000000  00049070  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000aab8  00000000  00000000  00049ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00005424  00000000  00000000  00054ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00059ed4  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00004458  00000000  00000000  00059f50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	080063b8 	.word	0x080063b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	080063b8 	.word	0x080063b8

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f93f 	bl	80003e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f005 fd32 	bl	8005bd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f957 	bl	800044a <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f91f 	bl	80003f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	2000008c 	.word	0x2000008c
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	2000014c 	.word	0x2000014c

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	2000014c 	.word	0x2000014c

08000210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000218:	f7ff fff0 	bl	80001fc <HAL_GetTick>
 800021c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000228:	d005      	beq.n	8000236 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800022a:	4b09      	ldr	r3, [pc, #36]	; (8000250 <HAL_Delay+0x40>)
 800022c:	781b      	ldrb	r3, [r3, #0]
 800022e:	461a      	mov	r2, r3
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	4413      	add	r3, r2
 8000234:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000236:	bf00      	nop
 8000238:	f7ff ffe0 	bl	80001fc <HAL_GetTick>
 800023c:	4602      	mov	r2, r0
 800023e:	68bb      	ldr	r3, [r7, #8]
 8000240:	1ad2      	subs	r2, r2, r3
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	429a      	cmp	r2, r3
 8000246:	d3f7      	bcc.n	8000238 <HAL_Delay+0x28>
  {
  }
}
 8000248:	bf00      	nop
 800024a:	3710      	adds	r7, #16
 800024c:	46bd      	mov	sp, r7
 800024e:	bd80      	pop	{r7, pc}
 8000250:	20000004 	.word	0x20000004

08000254 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000254:	b480      	push	{r7}
 8000256:	b085      	sub	sp, #20
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f003 0307 	and.w	r3, r3, #7
 8000262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000264:	4b0c      	ldr	r3, [pc, #48]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800026a:	68ba      	ldr	r2, [r7, #8]
 800026c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000270:	4013      	ands	r3, r2
 8000272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000278:	68bb      	ldr	r3, [r7, #8]
 800027a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800027c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000286:	4a04      	ldr	r2, [pc, #16]	; (8000298 <NVIC_SetPriorityGrouping+0x44>)
 8000288:	68bb      	ldr	r3, [r7, #8]
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	e000ed00 	.word	0xe000ed00

0800029c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <NVIC_GetPriorityGrouping+0x18>)
 80002a2:	68db      	ldr	r3, [r3, #12]
 80002a4:	0a1b      	lsrs	r3, r3, #8
 80002a6:	f003 0307 	and.w	r3, r3, #7
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e000ed00 	.word	0xe000ed00

080002b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b8:	b480      	push	{r7}
 80002ba:	b083      	sub	sp, #12
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002c2:	4908      	ldr	r1, [pc, #32]	; (80002e4 <NVIC_EnableIRQ+0x2c>)
 80002c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c8:	095b      	lsrs	r3, r3, #5
 80002ca:	79fa      	ldrb	r2, [r7, #7]
 80002cc:	f002 021f 	and.w	r2, r2, #31
 80002d0:	2001      	movs	r0, #1
 80002d2:	fa00 f202 	lsl.w	r2, r0, r2
 80002d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr
 80002e4:	e000e100 	.word	0xe000e100

080002e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	6039      	str	r1, [r7, #0]
 80002f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	da0b      	bge.n	8000314 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002fc:	490d      	ldr	r1, [pc, #52]	; (8000334 <NVIC_SetPriority+0x4c>)
 80002fe:	79fb      	ldrb	r3, [r7, #7]
 8000300:	f003 030f 	and.w	r3, r3, #15
 8000304:	3b04      	subs	r3, #4
 8000306:	683a      	ldr	r2, [r7, #0]
 8000308:	b2d2      	uxtb	r2, r2
 800030a:	0112      	lsls	r2, r2, #4
 800030c:	b2d2      	uxtb	r2, r2
 800030e:	440b      	add	r3, r1
 8000310:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000312:	e009      	b.n	8000328 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000314:	4908      	ldr	r1, [pc, #32]	; (8000338 <NVIC_SetPriority+0x50>)
 8000316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800031a:	683a      	ldr	r2, [r7, #0]
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	0112      	lsls	r2, r2, #4
 8000320:	b2d2      	uxtb	r2, r2
 8000322:	440b      	add	r3, r1
 8000324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000328:	bf00      	nop
 800032a:	370c      	adds	r7, #12
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr
 8000332:	bf00      	nop
 8000334:	e000ed00 	.word	0xe000ed00
 8000338:	e000e100 	.word	0xe000e100

0800033c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800033c:	b480      	push	{r7}
 800033e:	b089      	sub	sp, #36	; 0x24
 8000340:	af00      	add	r7, sp, #0
 8000342:	60f8      	str	r0, [r7, #12]
 8000344:	60b9      	str	r1, [r7, #8]
 8000346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	f003 0307 	and.w	r3, r3, #7
 800034e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000350:	69fb      	ldr	r3, [r7, #28]
 8000352:	f1c3 0307 	rsb	r3, r3, #7
 8000356:	2b04      	cmp	r3, #4
 8000358:	bf28      	it	cs
 800035a:	2304      	movcs	r3, #4
 800035c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800035e:	69fb      	ldr	r3, [r7, #28]
 8000360:	3304      	adds	r3, #4
 8000362:	2b06      	cmp	r3, #6
 8000364:	d902      	bls.n	800036c <NVIC_EncodePriority+0x30>
 8000366:	69fb      	ldr	r3, [r7, #28]
 8000368:	3b03      	subs	r3, #3
 800036a:	e000      	b.n	800036e <NVIC_EncodePriority+0x32>
 800036c:	2300      	movs	r3, #0
 800036e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000370:	2201      	movs	r2, #1
 8000372:	69bb      	ldr	r3, [r7, #24]
 8000374:	fa02 f303 	lsl.w	r3, r2, r3
 8000378:	1e5a      	subs	r2, r3, #1
 800037a:	68bb      	ldr	r3, [r7, #8]
 800037c:	401a      	ands	r2, r3
 800037e:	697b      	ldr	r3, [r7, #20]
 8000380:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000382:	2101      	movs	r1, #1
 8000384:	697b      	ldr	r3, [r7, #20]
 8000386:	fa01 f303 	lsl.w	r3, r1, r3
 800038a:	1e59      	subs	r1, r3, #1
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000390:	4313      	orrs	r3, r2
         );
}
 8000392:	4618      	mov	r0, r3
 8000394:	3724      	adds	r7, #36	; 0x24
 8000396:	46bd      	mov	sp, r7
 8000398:	bc80      	pop	{r7}
 800039a:	4770      	bx	lr

0800039c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	3b01      	subs	r3, #1
 80003a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003ac:	d301      	bcc.n	80003b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003ae:	2301      	movs	r3, #1
 80003b0:	e00f      	b.n	80003d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b2:	4a0a      	ldr	r2, [pc, #40]	; (80003dc <SysTick_Config+0x40>)
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3b01      	subs	r3, #1
 80003b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80003ba:	210f      	movs	r1, #15
 80003bc:	f04f 30ff 	mov.w	r0, #4294967295
 80003c0:	f7ff ff92 	bl	80002e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003c4:	4b05      	ldr	r3, [pc, #20]	; (80003dc <SysTick_Config+0x40>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ca:	4b04      	ldr	r3, [pc, #16]	; (80003dc <SysTick_Config+0x40>)
 80003cc:	2207      	movs	r2, #7
 80003ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80003d0:	2300      	movs	r3, #0
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	3708      	adds	r7, #8
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	e000e010 	.word	0xe000e010

080003e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b082      	sub	sp, #8
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003e8:	6878      	ldr	r0, [r7, #4]
 80003ea:	f7ff ff33 	bl	8000254 <NVIC_SetPriorityGrouping>
}
 80003ee:	bf00      	nop
 80003f0:	3708      	adds	r7, #8
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003f6:	b580      	push	{r7, lr}
 80003f8:	b086      	sub	sp, #24
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	4603      	mov	r3, r0
 80003fe:	60b9      	str	r1, [r7, #8]
 8000400:	607a      	str	r2, [r7, #4]
 8000402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000404:	2300      	movs	r3, #0
 8000406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000408:	f7ff ff48 	bl	800029c <NVIC_GetPriorityGrouping>
 800040c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800040e:	687a      	ldr	r2, [r7, #4]
 8000410:	68b9      	ldr	r1, [r7, #8]
 8000412:	6978      	ldr	r0, [r7, #20]
 8000414:	f7ff ff92 	bl	800033c <NVIC_EncodePriority>
 8000418:	4602      	mov	r2, r0
 800041a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800041e:	4611      	mov	r1, r2
 8000420:	4618      	mov	r0, r3
 8000422:	f7ff ff61 	bl	80002e8 <NVIC_SetPriority>
}
 8000426:	bf00      	nop
 8000428:	3718      	adds	r7, #24
 800042a:	46bd      	mov	sp, r7
 800042c:	bd80      	pop	{r7, pc}

0800042e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b082      	sub	sp, #8
 8000432:	af00      	add	r7, sp, #0
 8000434:	4603      	mov	r3, r0
 8000436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800043c:	4618      	mov	r0, r3
 800043e:	f7ff ff3b 	bl	80002b8 <NVIC_EnableIRQ>
}
 8000442:	bf00      	nop
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}

0800044a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800044a:	b580      	push	{r7, lr}
 800044c:	b082      	sub	sp, #8
 800044e:	af00      	add	r7, sp, #0
 8000450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000452:	6878      	ldr	r0, [r7, #4]
 8000454:	f7ff ffa2 	bl	800039c <SysTick_Config>
 8000458:	4603      	mov	r3, r0
}
 800045a:	4618      	mov	r0, r3
 800045c:	3708      	adds	r7, #8
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
	...

08000464 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800046c:	2300      	movs	r3, #0
 800046e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000476:	2b02      	cmp	r3, #2
 8000478:	d005      	beq.n	8000486 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	2204      	movs	r2, #4
 800047e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000480:	2301      	movs	r3, #1
 8000482:	73fb      	strb	r3, [r7, #15]
 8000484:	e057      	b.n	8000536 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	687a      	ldr	r2, [r7, #4]
 800048c:	6812      	ldr	r2, [r2, #0]
 800048e:	6812      	ldr	r2, [r2, #0]
 8000490:	f022 020e 	bic.w	r2, r2, #14
 8000494:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	687a      	ldr	r2, [r7, #4]
 800049c:	6812      	ldr	r2, [r2, #0]
 800049e:	6812      	ldr	r2, [r2, #0]
 80004a0:	f022 0201 	bic.w	r2, r2, #1
 80004a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80004a6:	4a26      	ldr	r2, [pc, #152]	; (8000540 <HAL_DMA_Abort_IT+0xdc>)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4619      	mov	r1, r3
 80004ae:	4b25      	ldr	r3, [pc, #148]	; (8000544 <HAL_DMA_Abort_IT+0xe0>)
 80004b0:	4299      	cmp	r1, r3
 80004b2:	d02e      	beq.n	8000512 <HAL_DMA_Abort_IT+0xae>
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4619      	mov	r1, r3
 80004ba:	4b23      	ldr	r3, [pc, #140]	; (8000548 <HAL_DMA_Abort_IT+0xe4>)
 80004bc:	4299      	cmp	r1, r3
 80004be:	d026      	beq.n	800050e <HAL_DMA_Abort_IT+0xaa>
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4619      	mov	r1, r3
 80004c6:	4b21      	ldr	r3, [pc, #132]	; (800054c <HAL_DMA_Abort_IT+0xe8>)
 80004c8:	4299      	cmp	r1, r3
 80004ca:	d01d      	beq.n	8000508 <HAL_DMA_Abort_IT+0xa4>
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4619      	mov	r1, r3
 80004d2:	4b1f      	ldr	r3, [pc, #124]	; (8000550 <HAL_DMA_Abort_IT+0xec>)
 80004d4:	4299      	cmp	r1, r3
 80004d6:	d014      	beq.n	8000502 <HAL_DMA_Abort_IT+0x9e>
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4619      	mov	r1, r3
 80004de:	4b1d      	ldr	r3, [pc, #116]	; (8000554 <HAL_DMA_Abort_IT+0xf0>)
 80004e0:	4299      	cmp	r1, r3
 80004e2:	d00b      	beq.n	80004fc <HAL_DMA_Abort_IT+0x98>
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4619      	mov	r1, r3
 80004ea:	4b1b      	ldr	r3, [pc, #108]	; (8000558 <HAL_DMA_Abort_IT+0xf4>)
 80004ec:	4299      	cmp	r1, r3
 80004ee:	d102      	bne.n	80004f6 <HAL_DMA_Abort_IT+0x92>
 80004f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80004f4:	e00e      	b.n	8000514 <HAL_DMA_Abort_IT+0xb0>
 80004f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80004fa:	e00b      	b.n	8000514 <HAL_DMA_Abort_IT+0xb0>
 80004fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000500:	e008      	b.n	8000514 <HAL_DMA_Abort_IT+0xb0>
 8000502:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000506:	e005      	b.n	8000514 <HAL_DMA_Abort_IT+0xb0>
 8000508:	f44f 7380 	mov.w	r3, #256	; 0x100
 800050c:	e002      	b.n	8000514 <HAL_DMA_Abort_IT+0xb0>
 800050e:	2310      	movs	r3, #16
 8000510:	e000      	b.n	8000514 <HAL_DMA_Abort_IT+0xb0>
 8000512:	2301      	movs	r3, #1
 8000514:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2201      	movs	r2, #1
 800051a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2200      	movs	r2, #0
 8000522:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800052a:	2b00      	cmp	r3, #0
 800052c:	d003      	beq.n	8000536 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000532:	6878      	ldr	r0, [r7, #4]
 8000534:	4798      	blx	r3
    } 
  }
  return status;
 8000536:	7bfb      	ldrb	r3, [r7, #15]
}
 8000538:	4618      	mov	r0, r3
 800053a:	3710      	adds	r7, #16
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40020000 	.word	0x40020000
 8000544:	40020008 	.word	0x40020008
 8000548:	4002001c 	.word	0x4002001c
 800054c:	40020030 	.word	0x40020030
 8000550:	40020044 	.word	0x40020044
 8000554:	40020058 	.word	0x40020058
 8000558:	4002006c 	.word	0x4002006c

0800055c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800055c:	b480      	push	{r7}
 800055e:	b08b      	sub	sp, #44	; 0x2c
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
 8000564:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000566:	2300      	movs	r3, #0
 8000568:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800056a:	2300      	movs	r3, #0
 800056c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 800056e:	2300      	movs	r3, #0
 8000570:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000572:	2300      	movs	r3, #0
 8000574:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8000576:	2300      	movs	r3, #0
 8000578:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800057a:	2300      	movs	r3, #0
 800057c:	627b      	str	r3, [r7, #36]	; 0x24
 800057e:	e127      	b.n	80007d0 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000580:	2201      	movs	r2, #1
 8000582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000584:	fa02 f303 	lsl.w	r3, r2, r3
 8000588:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	69fb      	ldr	r3, [r7, #28]
 8000590:	4013      	ands	r3, r2
 8000592:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000594:	69ba      	ldr	r2, [r7, #24]
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	429a      	cmp	r2, r3
 800059a:	f040 8116 	bne.w	80007ca <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	685b      	ldr	r3, [r3, #4]
 80005a2:	2b12      	cmp	r3, #18
 80005a4:	d034      	beq.n	8000610 <HAL_GPIO_Init+0xb4>
 80005a6:	2b12      	cmp	r3, #18
 80005a8:	d80d      	bhi.n	80005c6 <HAL_GPIO_Init+0x6a>
 80005aa:	2b02      	cmp	r3, #2
 80005ac:	d02b      	beq.n	8000606 <HAL_GPIO_Init+0xaa>
 80005ae:	2b02      	cmp	r3, #2
 80005b0:	d804      	bhi.n	80005bc <HAL_GPIO_Init+0x60>
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d031      	beq.n	800061a <HAL_GPIO_Init+0xbe>
 80005b6:	2b01      	cmp	r3, #1
 80005b8:	d01c      	beq.n	80005f4 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80005ba:	e048      	b.n	800064e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80005bc:	2b03      	cmp	r3, #3
 80005be:	d043      	beq.n	8000648 <HAL_GPIO_Init+0xec>
 80005c0:	2b11      	cmp	r3, #17
 80005c2:	d01b      	beq.n	80005fc <HAL_GPIO_Init+0xa0>
          break;
 80005c4:	e043      	b.n	800064e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80005c6:	4a87      	ldr	r2, [pc, #540]	; (80007e4 <HAL_GPIO_Init+0x288>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d026      	beq.n	800061a <HAL_GPIO_Init+0xbe>
 80005cc:	4a85      	ldr	r2, [pc, #532]	; (80007e4 <HAL_GPIO_Init+0x288>)
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d806      	bhi.n	80005e0 <HAL_GPIO_Init+0x84>
 80005d2:	4a85      	ldr	r2, [pc, #532]	; (80007e8 <HAL_GPIO_Init+0x28c>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d020      	beq.n	800061a <HAL_GPIO_Init+0xbe>
 80005d8:	4a84      	ldr	r2, [pc, #528]	; (80007ec <HAL_GPIO_Init+0x290>)
 80005da:	4293      	cmp	r3, r2
 80005dc:	d01d      	beq.n	800061a <HAL_GPIO_Init+0xbe>
          break;
 80005de:	e036      	b.n	800064e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80005e0:	4a83      	ldr	r2, [pc, #524]	; (80007f0 <HAL_GPIO_Init+0x294>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d019      	beq.n	800061a <HAL_GPIO_Init+0xbe>
 80005e6:	4a83      	ldr	r2, [pc, #524]	; (80007f4 <HAL_GPIO_Init+0x298>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d016      	beq.n	800061a <HAL_GPIO_Init+0xbe>
 80005ec:	4a82      	ldr	r2, [pc, #520]	; (80007f8 <HAL_GPIO_Init+0x29c>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d013      	beq.n	800061a <HAL_GPIO_Init+0xbe>
          break;
 80005f2:	e02c      	b.n	800064e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	68db      	ldr	r3, [r3, #12]
 80005f8:	623b      	str	r3, [r7, #32]
          break;
 80005fa:	e028      	b.n	800064e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	68db      	ldr	r3, [r3, #12]
 8000600:	3304      	adds	r3, #4
 8000602:	623b      	str	r3, [r7, #32]
          break;
 8000604:	e023      	b.n	800064e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	68db      	ldr	r3, [r3, #12]
 800060a:	3308      	adds	r3, #8
 800060c:	623b      	str	r3, [r7, #32]
          break;
 800060e:	e01e      	b.n	800064e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	68db      	ldr	r3, [r3, #12]
 8000614:	330c      	adds	r3, #12
 8000616:	623b      	str	r3, [r7, #32]
          break;
 8000618:	e019      	b.n	800064e <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	689b      	ldr	r3, [r3, #8]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d102      	bne.n	8000628 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000622:	2304      	movs	r3, #4
 8000624:	623b      	str	r3, [r7, #32]
          break;
 8000626:	e012      	b.n	800064e <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	689b      	ldr	r3, [r3, #8]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d105      	bne.n	800063c <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000630:	2308      	movs	r3, #8
 8000632:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	69fa      	ldr	r2, [r7, #28]
 8000638:	611a      	str	r2, [r3, #16]
          break;
 800063a:	e008      	b.n	800064e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800063c:	2308      	movs	r3, #8
 800063e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	69fa      	ldr	r2, [r7, #28]
 8000644:	615a      	str	r2, [r3, #20]
          break;
 8000646:	e002      	b.n	800064e <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000648:	2300      	movs	r3, #0
 800064a:	623b      	str	r3, [r7, #32]
          break;
 800064c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800064e:	69bb      	ldr	r3, [r7, #24]
 8000650:	2bff      	cmp	r3, #255	; 0xff
 8000652:	d801      	bhi.n	8000658 <HAL_GPIO_Init+0xfc>
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	e001      	b.n	800065c <HAL_GPIO_Init+0x100>
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	3304      	adds	r3, #4
 800065c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 800065e:	69bb      	ldr	r3, [r7, #24]
 8000660:	2bff      	cmp	r3, #255	; 0xff
 8000662:	d802      	bhi.n	800066a <HAL_GPIO_Init+0x10e>
 8000664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	e002      	b.n	8000670 <HAL_GPIO_Init+0x114>
 800066a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800066c:	3b08      	subs	r3, #8
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	210f      	movs	r1, #15
 8000678:	693b      	ldr	r3, [r7, #16]
 800067a:	fa01 f303 	lsl.w	r3, r1, r3
 800067e:	43db      	mvns	r3, r3
 8000680:	401a      	ands	r2, r3
 8000682:	6a39      	ldr	r1, [r7, #32]
 8000684:	693b      	ldr	r3, [r7, #16]
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	431a      	orrs	r2, r3
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	685b      	ldr	r3, [r3, #4]
 8000694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000698:	2b00      	cmp	r3, #0
 800069a:	f000 8096 	beq.w	80007ca <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800069e:	4a57      	ldr	r2, [pc, #348]	; (80007fc <HAL_GPIO_Init+0x2a0>)
 80006a0:	4b56      	ldr	r3, [pc, #344]	; (80007fc <HAL_GPIO_Init+0x2a0>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	f043 0301 	orr.w	r3, r3, #1
 80006a8:	6193      	str	r3, [r2, #24]
 80006aa:	4b54      	ldr	r3, [pc, #336]	; (80007fc <HAL_GPIO_Init+0x2a0>)
 80006ac:	699b      	ldr	r3, [r3, #24]
 80006ae:	f003 0301 	and.w	r3, r3, #1
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80006b6:	4a52      	ldr	r2, [pc, #328]	; (8000800 <HAL_GPIO_Init+0x2a4>)
 80006b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006ba:	089b      	lsrs	r3, r3, #2
 80006bc:	3302      	adds	r3, #2
 80006be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006c2:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80006c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006c6:	f003 0303 	and.w	r3, r3, #3
 80006ca:	009b      	lsls	r3, r3, #2
 80006cc:	220f      	movs	r2, #15
 80006ce:	fa02 f303 	lsl.w	r3, r2, r3
 80006d2:	43db      	mvns	r3, r3
 80006d4:	697a      	ldr	r2, [r7, #20]
 80006d6:	4013      	ands	r3, r2
 80006d8:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4a49      	ldr	r2, [pc, #292]	; (8000804 <HAL_GPIO_Init+0x2a8>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d013      	beq.n	800070a <HAL_GPIO_Init+0x1ae>
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a48      	ldr	r2, [pc, #288]	; (8000808 <HAL_GPIO_Init+0x2ac>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d00d      	beq.n	8000706 <HAL_GPIO_Init+0x1aa>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4a47      	ldr	r2, [pc, #284]	; (800080c <HAL_GPIO_Init+0x2b0>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d007      	beq.n	8000702 <HAL_GPIO_Init+0x1a6>
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a46      	ldr	r2, [pc, #280]	; (8000810 <HAL_GPIO_Init+0x2b4>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d101      	bne.n	80006fe <HAL_GPIO_Init+0x1a2>
 80006fa:	2303      	movs	r3, #3
 80006fc:	e006      	b.n	800070c <HAL_GPIO_Init+0x1b0>
 80006fe:	2304      	movs	r3, #4
 8000700:	e004      	b.n	800070c <HAL_GPIO_Init+0x1b0>
 8000702:	2302      	movs	r3, #2
 8000704:	e002      	b.n	800070c <HAL_GPIO_Init+0x1b0>
 8000706:	2301      	movs	r3, #1
 8000708:	e000      	b.n	800070c <HAL_GPIO_Init+0x1b0>
 800070a:	2300      	movs	r3, #0
 800070c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800070e:	f002 0203 	and.w	r2, r2, #3
 8000712:	0092      	lsls	r2, r2, #2
 8000714:	4093      	lsls	r3, r2
 8000716:	697a      	ldr	r2, [r7, #20]
 8000718:	4313      	orrs	r3, r2
 800071a:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 800071c:	4938      	ldr	r1, [pc, #224]	; (8000800 <HAL_GPIO_Init+0x2a4>)
 800071e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000720:	089b      	lsrs	r3, r3, #2
 8000722:	3302      	adds	r3, #2
 8000724:	697a      	ldr	r2, [r7, #20]
 8000726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d006      	beq.n	8000744 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000736:	4937      	ldr	r1, [pc, #220]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000738:	4b36      	ldr	r3, [pc, #216]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	4313      	orrs	r3, r2
 8000740:	600b      	str	r3, [r1, #0]
 8000742:	e006      	b.n	8000752 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000744:	4933      	ldr	r1, [pc, #204]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000746:	4b33      	ldr	r3, [pc, #204]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000748:	681a      	ldr	r2, [r3, #0]
 800074a:	69bb      	ldr	r3, [r7, #24]
 800074c:	43db      	mvns	r3, r3
 800074e:	4013      	ands	r3, r2
 8000750:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800075a:	2b00      	cmp	r3, #0
 800075c:	d006      	beq.n	800076c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800075e:	492d      	ldr	r1, [pc, #180]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000760:	4b2c      	ldr	r3, [pc, #176]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000762:	685a      	ldr	r2, [r3, #4]
 8000764:	69bb      	ldr	r3, [r7, #24]
 8000766:	4313      	orrs	r3, r2
 8000768:	604b      	str	r3, [r1, #4]
 800076a:	e006      	b.n	800077a <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800076c:	4929      	ldr	r1, [pc, #164]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 800076e:	4b29      	ldr	r3, [pc, #164]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000770:	685a      	ldr	r2, [r3, #4]
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	43db      	mvns	r3, r3
 8000776:	4013      	ands	r3, r2
 8000778:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d006      	beq.n	8000794 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000786:	4923      	ldr	r1, [pc, #140]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000788:	4b22      	ldr	r3, [pc, #136]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 800078a:	689a      	ldr	r2, [r3, #8]
 800078c:	69bb      	ldr	r3, [r7, #24]
 800078e:	4313      	orrs	r3, r2
 8000790:	608b      	str	r3, [r1, #8]
 8000792:	e006      	b.n	80007a2 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000794:	491f      	ldr	r1, [pc, #124]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000796:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 8000798:	689a      	ldr	r2, [r3, #8]
 800079a:	69bb      	ldr	r3, [r7, #24]
 800079c:	43db      	mvns	r3, r3
 800079e:	4013      	ands	r3, r2
 80007a0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007a2:	683b      	ldr	r3, [r7, #0]
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d006      	beq.n	80007bc <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80007ae:	4919      	ldr	r1, [pc, #100]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 80007b0:	4b18      	ldr	r3, [pc, #96]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 80007b2:	68da      	ldr	r2, [r3, #12]
 80007b4:	69bb      	ldr	r3, [r7, #24]
 80007b6:	4313      	orrs	r3, r2
 80007b8:	60cb      	str	r3, [r1, #12]
 80007ba:	e006      	b.n	80007ca <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80007bc:	4915      	ldr	r1, [pc, #84]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <HAL_GPIO_Init+0x2b8>)
 80007c0:	68da      	ldr	r2, [r3, #12]
 80007c2:	69bb      	ldr	r3, [r7, #24]
 80007c4:	43db      	mvns	r3, r3
 80007c6:	4013      	ands	r3, r2
 80007c8:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80007ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007cc:	3301      	adds	r3, #1
 80007ce:	627b      	str	r3, [r7, #36]	; 0x24
 80007d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007d2:	2b0f      	cmp	r3, #15
 80007d4:	f67f aed4 	bls.w	8000580 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80007d8:	bf00      	nop
 80007da:	372c      	adds	r7, #44	; 0x2c
 80007dc:	46bd      	mov	sp, r7
 80007de:	bc80      	pop	{r7}
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	10210000 	.word	0x10210000
 80007e8:	10110000 	.word	0x10110000
 80007ec:	10120000 	.word	0x10120000
 80007f0:	10310000 	.word	0x10310000
 80007f4:	10320000 	.word	0x10320000
 80007f8:	10220000 	.word	0x10220000
 80007fc:	40021000 	.word	0x40021000
 8000800:	40010000 	.word	0x40010000
 8000804:	40010800 	.word	0x40010800
 8000808:	40010c00 	.word	0x40010c00
 800080c:	40011000 	.word	0x40011000
 8000810:	40011400 	.word	0x40011400
 8000814:	40010400 	.word	0x40010400

08000818 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	460b      	mov	r3, r1
 8000822:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	689a      	ldr	r2, [r3, #8]
 8000828:	887b      	ldrh	r3, [r7, #2]
 800082a:	4013      	ands	r3, r2
 800082c:	2b00      	cmp	r3, #0
 800082e:	d002      	beq.n	8000836 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000830:	2301      	movs	r3, #1
 8000832:	73fb      	strb	r3, [r7, #15]
 8000834:	e001      	b.n	800083a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000836:	2300      	movs	r3, #0
 8000838:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800083a:	7bfb      	ldrb	r3, [r7, #15]
}
 800083c:	4618      	mov	r0, r3
 800083e:	3714      	adds	r7, #20
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000846:	b480      	push	{r7}
 8000848:	b083      	sub	sp, #12
 800084a:	af00      	add	r7, sp, #0
 800084c:	6078      	str	r0, [r7, #4]
 800084e:	460b      	mov	r3, r1
 8000850:	807b      	strh	r3, [r7, #2]
 8000852:	4613      	mov	r3, r2
 8000854:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000856:	787b      	ldrb	r3, [r7, #1]
 8000858:	2b00      	cmp	r3, #0
 800085a:	d003      	beq.n	8000864 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800085c:	887a      	ldrh	r2, [r7, #2]
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000862:	e003      	b.n	800086c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000864:	887b      	ldrh	r3, [r7, #2]
 8000866:	041a      	lsls	r2, r3, #16
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	611a      	str	r2, [r3, #16]
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	bc80      	pop	{r7}
 8000874:	4770      	bx	lr
	...

08000878 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000882:	4b08      	ldr	r3, [pc, #32]	; (80008a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000884:	695a      	ldr	r2, [r3, #20]
 8000886:	88fb      	ldrh	r3, [r7, #6]
 8000888:	4013      	ands	r3, r2
 800088a:	2b00      	cmp	r3, #0
 800088c:	d006      	beq.n	800089c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800088e:	4a05      	ldr	r2, [pc, #20]	; (80008a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000890:	88fb      	ldrh	r3, [r7, #6]
 8000892:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000894:	88fb      	ldrh	r3, [r7, #6]
 8000896:	4618      	mov	r0, r3
 8000898:	f003 fc1a 	bl	80040d0 <HAL_GPIO_EXTI_Callback>
  }
}
 800089c:	bf00      	nop
 800089e:	3708      	adds	r7, #8
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	40010400 	.word	0x40010400

080008a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80008b0:	2300      	movs	r3, #0
 80008b2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f003 0301 	and.w	r3, r3, #1
 80008bc:	2b00      	cmp	r3, #0
 80008be:	f000 8087 	beq.w	80009d0 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80008c2:	4b92      	ldr	r3, [pc, #584]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	f003 030c 	and.w	r3, r3, #12
 80008ca:	2b04      	cmp	r3, #4
 80008cc:	d00c      	beq.n	80008e8 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80008ce:	4b8f      	ldr	r3, [pc, #572]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 030c 	and.w	r3, r3, #12
 80008d6:	2b08      	cmp	r3, #8
 80008d8:	d112      	bne.n	8000900 <HAL_RCC_OscConfig+0x58>
 80008da:	4b8c      	ldr	r3, [pc, #560]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008e6:	d10b      	bne.n	8000900 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008e8:	4b88      	ldr	r3, [pc, #544]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d06c      	beq.n	80009ce <HAL_RCC_OscConfig+0x126>
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d168      	bne.n	80009ce <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80008fc:	2301      	movs	r3, #1
 80008fe:	e229      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000908:	d106      	bne.n	8000918 <HAL_RCC_OscConfig+0x70>
 800090a:	4a80      	ldr	r2, [pc, #512]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 800090c:	4b7f      	ldr	r3, [pc, #508]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000914:	6013      	str	r3, [r2, #0]
 8000916:	e02e      	b.n	8000976 <HAL_RCC_OscConfig+0xce>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d10c      	bne.n	800093a <HAL_RCC_OscConfig+0x92>
 8000920:	4a7a      	ldr	r2, [pc, #488]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000922:	4b7a      	ldr	r3, [pc, #488]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800092a:	6013      	str	r3, [r2, #0]
 800092c:	4a77      	ldr	r2, [pc, #476]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 800092e:	4b77      	ldr	r3, [pc, #476]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000936:	6013      	str	r3, [r2, #0]
 8000938:	e01d      	b.n	8000976 <HAL_RCC_OscConfig+0xce>
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000942:	d10c      	bne.n	800095e <HAL_RCC_OscConfig+0xb6>
 8000944:	4a71      	ldr	r2, [pc, #452]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000946:	4b71      	ldr	r3, [pc, #452]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800094e:	6013      	str	r3, [r2, #0]
 8000950:	4a6e      	ldr	r2, [pc, #440]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000952:	4b6e      	ldr	r3, [pc, #440]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800095a:	6013      	str	r3, [r2, #0]
 800095c:	e00b      	b.n	8000976 <HAL_RCC_OscConfig+0xce>
 800095e:	4a6b      	ldr	r2, [pc, #428]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000960:	4b6a      	ldr	r3, [pc, #424]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000968:	6013      	str	r3, [r2, #0]
 800096a:	4a68      	ldr	r2, [pc, #416]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 800096c:	4b67      	ldr	r3, [pc, #412]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000974:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d013      	beq.n	80009a6 <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800097e:	f7ff fc3d 	bl	80001fc <HAL_GetTick>
 8000982:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000984:	e008      	b.n	8000998 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000986:	f7ff fc39 	bl	80001fc <HAL_GetTick>
 800098a:	4602      	mov	r2, r0
 800098c:	693b      	ldr	r3, [r7, #16]
 800098e:	1ad3      	subs	r3, r2, r3
 8000990:	2b01      	cmp	r3, #1
 8000992:	d901      	bls.n	8000998 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000994:	2303      	movs	r3, #3
 8000996:	e1dd      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000998:	4b5c      	ldr	r3, [pc, #368]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d0f0      	beq.n	8000986 <HAL_RCC_OscConfig+0xde>
 80009a4:	e014      	b.n	80009d0 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009a6:	f7ff fc29 	bl	80001fc <HAL_GetTick>
 80009aa:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009ac:	e008      	b.n	80009c0 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009ae:	f7ff fc25 	bl	80001fc <HAL_GetTick>
 80009b2:	4602      	mov	r2, r0
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d901      	bls.n	80009c0 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80009bc:	2303      	movs	r3, #3
 80009be:	e1c9      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009c0:	4b52      	ldr	r3, [pc, #328]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d1f0      	bne.n	80009ae <HAL_RCC_OscConfig+0x106>
 80009cc:	e000      	b.n	80009d0 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80009ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f003 0302 	and.w	r3, r3, #2
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d063      	beq.n	8000aa4 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80009dc:	4b4b      	ldr	r3, [pc, #300]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	f003 030c 	and.w	r3, r3, #12
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d00b      	beq.n	8000a00 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80009e8:	4b48      	ldr	r3, [pc, #288]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	f003 030c 	and.w	r3, r3, #12
 80009f0:	2b08      	cmp	r3, #8
 80009f2:	d11c      	bne.n	8000a2e <HAL_RCC_OscConfig+0x186>
 80009f4:	4b45      	ldr	r3, [pc, #276]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d116      	bne.n	8000a2e <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a00:	4b42      	ldr	r3, [pc, #264]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f003 0302 	and.w	r3, r3, #2
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d005      	beq.n	8000a18 <HAL_RCC_OscConfig+0x170>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	691b      	ldr	r3, [r3, #16]
 8000a10:	2b01      	cmp	r3, #1
 8000a12:	d001      	beq.n	8000a18 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8000a14:	2301      	movs	r3, #1
 8000a16:	e19d      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a18:	493c      	ldr	r1, [pc, #240]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a1a:	4b3c      	ldr	r3, [pc, #240]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	695b      	ldr	r3, [r3, #20]
 8000a26:	00db      	lsls	r3, r3, #3
 8000a28:	4313      	orrs	r3, r2
 8000a2a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a2c:	e03a      	b.n	8000aa4 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	691b      	ldr	r3, [r3, #16]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d020      	beq.n	8000a78 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000a36:	4b36      	ldr	r3, [pc, #216]	; (8000b10 <HAL_RCC_OscConfig+0x268>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a3c:	f7ff fbde 	bl	80001fc <HAL_GetTick>
 8000a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a42:	e008      	b.n	8000a56 <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a44:	f7ff fbda 	bl	80001fc <HAL_GetTick>
 8000a48:	4602      	mov	r2, r0
 8000a4a:	693b      	ldr	r3, [r7, #16]
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	2b02      	cmp	r3, #2
 8000a50:	d901      	bls.n	8000a56 <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000a52:	2303      	movs	r3, #3
 8000a54:	e17e      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a56:	4b2d      	ldr	r3, [pc, #180]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d0f0      	beq.n	8000a44 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a62:	492a      	ldr	r1, [pc, #168]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a64:	4b29      	ldr	r3, [pc, #164]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	00db      	lsls	r3, r3, #3
 8000a72:	4313      	orrs	r3, r2
 8000a74:	600b      	str	r3, [r1, #0]
 8000a76:	e015      	b.n	8000aa4 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000a78:	4b25      	ldr	r3, [pc, #148]	; (8000b10 <HAL_RCC_OscConfig+0x268>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a7e:	f7ff fbbd 	bl	80001fc <HAL_GetTick>
 8000a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a84:	e008      	b.n	8000a98 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a86:	f7ff fbb9 	bl	80001fc <HAL_GetTick>
 8000a8a:	4602      	mov	r2, r0
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	1ad3      	subs	r3, r2, r3
 8000a90:	2b02      	cmp	r3, #2
 8000a92:	d901      	bls.n	8000a98 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000a94:	2303      	movs	r3, #3
 8000a96:	e15d      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a98:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f003 0302 	and.w	r3, r3, #2
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d1f0      	bne.n	8000a86 <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f003 0308 	and.w	r3, r3, #8
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d039      	beq.n	8000b24 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	699b      	ldr	r3, [r3, #24]
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d019      	beq.n	8000aec <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000ab8:	4b16      	ldr	r3, [pc, #88]	; (8000b14 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000abe:	f7ff fb9d 	bl	80001fc <HAL_GetTick>
 8000ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ac4:	e008      	b.n	8000ad8 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ac6:	f7ff fb99 	bl	80001fc <HAL_GetTick>
 8000aca:	4602      	mov	r2, r0
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	1ad3      	subs	r3, r2, r3
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d901      	bls.n	8000ad8 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	e13d      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <HAL_RCC_OscConfig+0x264>)
 8000ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000adc:	f003 0302 	and.w	r3, r3, #2
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d0f0      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f000 faeb 	bl	80010c0 <RCC_Delay>
 8000aea:	e01b      	b.n	8000b24 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000aec:	4b09      	ldr	r3, [pc, #36]	; (8000b14 <HAL_RCC_OscConfig+0x26c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000af2:	f7ff fb83 	bl	80001fc <HAL_GetTick>
 8000af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000af8:	e00e      	b.n	8000b18 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000afa:	f7ff fb7f 	bl	80001fc <HAL_GetTick>
 8000afe:	4602      	mov	r2, r0
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d907      	bls.n	8000b18 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8000b08:	2303      	movs	r3, #3
 8000b0a:	e123      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	42420000 	.word	0x42420000
 8000b14:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b18:	4b90      	ldr	r3, [pc, #576]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b1c:	f003 0302 	and.w	r3, r3, #2
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1ea      	bne.n	8000afa <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	f000 80a2 	beq.w	8000c76 <HAL_RCC_OscConfig+0x3ce>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000b32:	2300      	movs	r3, #0
 8000b34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000b36:	4b89      	ldr	r3, [pc, #548]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000b38:	69db      	ldr	r3, [r3, #28]
 8000b3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d10d      	bne.n	8000b5e <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000b42:	4a86      	ldr	r2, [pc, #536]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000b44:	4b85      	ldr	r3, [pc, #532]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000b46:	69db      	ldr	r3, [r3, #28]
 8000b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	61d3      	str	r3, [r2, #28]
 8000b4e:	4b83      	ldr	r3, [pc, #524]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b56:	60fb      	str	r3, [r7, #12]
 8000b58:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b5e:	4b80      	ldr	r3, [pc, #512]	; (8000d60 <HAL_RCC_OscConfig+0x4b8>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d118      	bne.n	8000b9c <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000b6a:	4a7d      	ldr	r2, [pc, #500]	; (8000d60 <HAL_RCC_OscConfig+0x4b8>)
 8000b6c:	4b7c      	ldr	r3, [pc, #496]	; (8000d60 <HAL_RCC_OscConfig+0x4b8>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000b76:	f7ff fb41 	bl	80001fc <HAL_GetTick>
 8000b7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b7c:	e008      	b.n	8000b90 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b7e:	f7ff fb3d 	bl	80001fc <HAL_GetTick>
 8000b82:	4602      	mov	r2, r0
 8000b84:	693b      	ldr	r3, [r7, #16]
 8000b86:	1ad3      	subs	r3, r2, r3
 8000b88:	2b64      	cmp	r3, #100	; 0x64
 8000b8a:	d901      	bls.n	8000b90 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000b8c:	2303      	movs	r3, #3
 8000b8e:	e0e1      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000b90:	4b73      	ldr	r3, [pc, #460]	; (8000d60 <HAL_RCC_OscConfig+0x4b8>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d0f0      	beq.n	8000b7e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d106      	bne.n	8000bb2 <HAL_RCC_OscConfig+0x30a>
 8000ba4:	4a6d      	ldr	r2, [pc, #436]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000ba6:	4b6d      	ldr	r3, [pc, #436]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000ba8:	6a1b      	ldr	r3, [r3, #32]
 8000baa:	f043 0301 	orr.w	r3, r3, #1
 8000bae:	6213      	str	r3, [r2, #32]
 8000bb0:	e02d      	b.n	8000c0e <HAL_RCC_OscConfig+0x366>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d10c      	bne.n	8000bd4 <HAL_RCC_OscConfig+0x32c>
 8000bba:	4a68      	ldr	r2, [pc, #416]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bbc:	4b67      	ldr	r3, [pc, #412]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bbe:	6a1b      	ldr	r3, [r3, #32]
 8000bc0:	f023 0301 	bic.w	r3, r3, #1
 8000bc4:	6213      	str	r3, [r2, #32]
 8000bc6:	4a65      	ldr	r2, [pc, #404]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bc8:	4b64      	ldr	r3, [pc, #400]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bca:	6a1b      	ldr	r3, [r3, #32]
 8000bcc:	f023 0304 	bic.w	r3, r3, #4
 8000bd0:	6213      	str	r3, [r2, #32]
 8000bd2:	e01c      	b.n	8000c0e <HAL_RCC_OscConfig+0x366>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	2b05      	cmp	r3, #5
 8000bda:	d10c      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x34e>
 8000bdc:	4a5f      	ldr	r2, [pc, #380]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bde:	4b5f      	ldr	r3, [pc, #380]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000be0:	6a1b      	ldr	r3, [r3, #32]
 8000be2:	f043 0304 	orr.w	r3, r3, #4
 8000be6:	6213      	str	r3, [r2, #32]
 8000be8:	4a5c      	ldr	r2, [pc, #368]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bea:	4b5c      	ldr	r3, [pc, #368]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bec:	6a1b      	ldr	r3, [r3, #32]
 8000bee:	f043 0301 	orr.w	r3, r3, #1
 8000bf2:	6213      	str	r3, [r2, #32]
 8000bf4:	e00b      	b.n	8000c0e <HAL_RCC_OscConfig+0x366>
 8000bf6:	4a59      	ldr	r2, [pc, #356]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bf8:	4b58      	ldr	r3, [pc, #352]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000bfa:	6a1b      	ldr	r3, [r3, #32]
 8000bfc:	f023 0301 	bic.w	r3, r3, #1
 8000c00:	6213      	str	r3, [r2, #32]
 8000c02:	4a56      	ldr	r2, [pc, #344]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c04:	4b55      	ldr	r3, [pc, #340]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c06:	6a1b      	ldr	r3, [r3, #32]
 8000c08:	f023 0304 	bic.w	r3, r3, #4
 8000c0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	68db      	ldr	r3, [r3, #12]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d013      	beq.n	8000c3e <HAL_RCC_OscConfig+0x396>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c16:	f7ff faf1 	bl	80001fc <HAL_GetTick>
 8000c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c1c:	e008      	b.n	8000c30 <HAL_RCC_OscConfig+0x388>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c1e:	f7ff faed 	bl	80001fc <HAL_GetTick>
 8000c22:	4602      	mov	r2, r0
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	1ad3      	subs	r3, r2, r3
 8000c28:	2b01      	cmp	r3, #1
 8000c2a:	d901      	bls.n	8000c30 <HAL_RCC_OscConfig+0x388>
        {
          return HAL_TIMEOUT;
 8000c2c:	2303      	movs	r3, #3
 8000c2e:	e091      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c30:	4b4a      	ldr	r3, [pc, #296]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	f003 0302 	and.w	r3, r3, #2
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d0f0      	beq.n	8000c1e <HAL_RCC_OscConfig+0x376>
 8000c3c:	e012      	b.n	8000c64 <HAL_RCC_OscConfig+0x3bc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c3e:	f7ff fadd 	bl	80001fc <HAL_GetTick>
 8000c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c44:	e008      	b.n	8000c58 <HAL_RCC_OscConfig+0x3b0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c46:	f7ff fad9 	bl	80001fc <HAL_GetTick>
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	1ad3      	subs	r3, r2, r3
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d901      	bls.n	8000c58 <HAL_RCC_OscConfig+0x3b0>
        {
          return HAL_TIMEOUT;
 8000c54:	2303      	movs	r3, #3
 8000c56:	e07d      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000c58:	4b40      	ldr	r3, [pc, #256]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c5a:	6a1b      	ldr	r3, [r3, #32]
 8000c5c:	f003 0302 	and.w	r3, r3, #2
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1f0      	bne.n	8000c46 <HAL_RCC_OscConfig+0x39e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000c64:	7dfb      	ldrb	r3, [r7, #23]
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d105      	bne.n	8000c76 <HAL_RCC_OscConfig+0x3ce>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000c6a:	4a3c      	ldr	r2, [pc, #240]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c6c:	4b3b      	ldr	r3, [pc, #236]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c6e:	69db      	ldr	r3, [r3, #28]
 8000c70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000c74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	69db      	ldr	r3, [r3, #28]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d069      	beq.n	8000d52 <HAL_RCC_OscConfig+0x4aa>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c7e:	4b37      	ldr	r3, [pc, #220]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f003 030c 	and.w	r3, r3, #12
 8000c86:	2b08      	cmp	r3, #8
 8000c88:	d061      	beq.n	8000d4e <HAL_RCC_OscConfig+0x4a6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	69db      	ldr	r3, [r3, #28]
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d146      	bne.n	8000d20 <HAL_RCC_OscConfig+0x478>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c92:	4b34      	ldr	r3, [pc, #208]	; (8000d64 <HAL_RCC_OscConfig+0x4bc>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c98:	f7ff fab0 	bl	80001fc <HAL_GetTick>
 8000c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c9e:	e008      	b.n	8000cb2 <HAL_RCC_OscConfig+0x40a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ca0:	f7ff faac 	bl	80001fc <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d901      	bls.n	8000cb2 <HAL_RCC_OscConfig+0x40a>
          {
            return HAL_TIMEOUT;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	e050      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000cb2:	4b2a      	ldr	r3, [pc, #168]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d1f0      	bne.n	8000ca0 <HAL_RCC_OscConfig+0x3f8>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6a1b      	ldr	r3, [r3, #32]
 8000cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000cc6:	d108      	bne.n	8000cda <HAL_RCC_OscConfig+0x432>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000cc8:	4924      	ldr	r1, [pc, #144]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000cca:	4b24      	ldr	r3, [pc, #144]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	4313      	orrs	r3, r2
 8000cd8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000cda:	4820      	ldr	r0, [pc, #128]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000cdc:	4b1f      	ldr	r3, [pc, #124]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6a19      	ldr	r1, [r3, #32]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cec:	430b      	orrs	r3, r1
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000cf2:	4b1c      	ldr	r3, [pc, #112]	; (8000d64 <HAL_RCC_OscConfig+0x4bc>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cf8:	f7ff fa80 	bl	80001fc <HAL_GetTick>
 8000cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000cfe:	e008      	b.n	8000d12 <HAL_RCC_OscConfig+0x46a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d00:	f7ff fa7c 	bl	80001fc <HAL_GetTick>
 8000d04:	4602      	mov	r2, r0
 8000d06:	693b      	ldr	r3, [r7, #16]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d901      	bls.n	8000d12 <HAL_RCC_OscConfig+0x46a>
          {
            return HAL_TIMEOUT;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	e020      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d12:	4b12      	ldr	r3, [pc, #72]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d0f0      	beq.n	8000d00 <HAL_RCC_OscConfig+0x458>
 8000d1e:	e018      	b.n	8000d52 <HAL_RCC_OscConfig+0x4aa>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000d20:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <HAL_RCC_OscConfig+0x4bc>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d26:	f7ff fa69 	bl	80001fc <HAL_GetTick>
 8000d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d2c:	e008      	b.n	8000d40 <HAL_RCC_OscConfig+0x498>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d2e:	f7ff fa65 	bl	80001fc <HAL_GetTick>
 8000d32:	4602      	mov	r2, r0
 8000d34:	693b      	ldr	r3, [r7, #16]
 8000d36:	1ad3      	subs	r3, r2, r3
 8000d38:	2b02      	cmp	r3, #2
 8000d3a:	d901      	bls.n	8000d40 <HAL_RCC_OscConfig+0x498>
          {
            return HAL_TIMEOUT;
 8000d3c:	2303      	movs	r3, #3
 8000d3e:	e009      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d40:	4b06      	ldr	r3, [pc, #24]	; (8000d5c <HAL_RCC_OscConfig+0x4b4>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d1f0      	bne.n	8000d2e <HAL_RCC_OscConfig+0x486>
 8000d4c:	e001      	b.n	8000d52 <HAL_RCC_OscConfig+0x4aa>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e000      	b.n	8000d54 <HAL_RCC_OscConfig+0x4ac>
    }
  }
  
  return HAL_OK;
 8000d52:	2300      	movs	r3, #0
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3718      	adds	r7, #24
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	40021000 	.word	0x40021000
 8000d60:	40007000 	.word	0x40007000
 8000d64:	42420060 	.word	0x42420060

08000d68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000d72:	2300      	movs	r3, #0
 8000d74:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d76:	4b7e      	ldr	r3, [pc, #504]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f003 0207 	and.w	r2, r3, #7
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d210      	bcs.n	8000da6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d84:	497a      	ldr	r1, [pc, #488]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000d86:	4b7a      	ldr	r3, [pc, #488]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f023 0207 	bic.w	r2, r3, #7
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000d94:	4b76      	ldr	r3, [pc, #472]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f003 0207 	and.w	r2, r3, #7
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d001      	beq.n	8000da6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
 8000da4:	e0e0      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f003 0302 	and.w	r3, r3, #2
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d020      	beq.n	8000df4 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0304 	and.w	r3, r3, #4
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d005      	beq.n	8000dca <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000dbe:	4a6d      	ldr	r2, [pc, #436]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000dc0:	4b6c      	ldr	r3, [pc, #432]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000dc8:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d005      	beq.n	8000de2 <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000dd6:	4a67      	ldr	r2, [pc, #412]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000dd8:	4b66      	ldr	r3, [pc, #408]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000de0:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000de2:	4964      	ldr	r1, [pc, #400]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000de4:	4b63      	ldr	r3, [pc, #396]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0301 	and.w	r3, r3, #1
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d06a      	beq.n	8000ed6 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d107      	bne.n	8000e18 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e08:	4b5a      	ldr	r3, [pc, #360]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d115      	bne.n	8000e40 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
 8000e16:	e0a7      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d107      	bne.n	8000e30 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e20:	4b54      	ldr	r3, [pc, #336]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d109      	bne.n	8000e40 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e09b      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e30:	4b50      	ldr	r3, [pc, #320]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f003 0302 	and.w	r3, r3, #2
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d101      	bne.n	8000e40 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
 8000e3e:	e093      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e40:	494c      	ldr	r1, [pc, #304]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000e42:	4b4c      	ldr	r3, [pc, #304]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f023 0203 	bic.w	r2, r3, #3
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	4313      	orrs	r3, r2
 8000e50:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e52:	f7ff f9d3 	bl	80001fc <HAL_GetTick>
 8000e56:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d112      	bne.n	8000e86 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e60:	e00a      	b.n	8000e78 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e62:	f7ff f9cb 	bl	80001fc <HAL_GetTick>
 8000e66:	4602      	mov	r2, r0
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	1ad3      	subs	r3, r2, r3
 8000e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e70:	4293      	cmp	r3, r2
 8000e72:	d901      	bls.n	8000e78 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8000e74:	2303      	movs	r3, #3
 8000e76:	e077      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000e78:	4b3e      	ldr	r3, [pc, #248]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	f003 030c 	and.w	r3, r3, #12
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d1ee      	bne.n	8000e62 <HAL_RCC_ClockConfig+0xfa>
 8000e84:	e027      	b.n	8000ed6 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d11d      	bne.n	8000eca <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e8e:	e00a      	b.n	8000ea6 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e90:	f7ff f9b4 	bl	80001fc <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d901      	bls.n	8000ea6 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8000ea2:	2303      	movs	r3, #3
 8000ea4:	e060      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ea6:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f003 030c 	and.w	r3, r3, #12
 8000eae:	2b08      	cmp	r3, #8
 8000eb0:	d1ee      	bne.n	8000e90 <HAL_RCC_ClockConfig+0x128>
 8000eb2:	e010      	b.n	8000ed6 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000eb4:	f7ff f9a2 	bl	80001fc <HAL_GetTick>
 8000eb8:	4602      	mov	r2, r0
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d901      	bls.n	8000eca <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8000ec6:	2303      	movs	r3, #3
 8000ec8:	e04e      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eca:	4b2a      	ldr	r3, [pc, #168]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 030c 	and.w	r3, r3, #12
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d1ee      	bne.n	8000eb4 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000ed6:	4b26      	ldr	r3, [pc, #152]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 0207 	and.w	r2, r3, #7
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d910      	bls.n	8000f06 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ee4:	4922      	ldr	r1, [pc, #136]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000ee6:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f023 0207 	bic.w	r2, r3, #7
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000ef4:	4b1e      	ldr	r3, [pc, #120]	; (8000f70 <HAL_RCC_ClockConfig+0x208>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0207 	and.w	r2, r3, #7
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d001      	beq.n	8000f06 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
 8000f04:	e030      	b.n	8000f68 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d008      	beq.n	8000f24 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f12:	4918      	ldr	r1, [pc, #96]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000f14:	4b17      	ldr	r3, [pc, #92]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	4313      	orrs	r3, r2
 8000f22:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f003 0308 	and.w	r3, r3, #8
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d009      	beq.n	8000f44 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f30:	4910      	ldr	r1, [pc, #64]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000f32:	4b10      	ldr	r3, [pc, #64]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	691b      	ldr	r3, [r3, #16]
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	4313      	orrs	r3, r2
 8000f42:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f44:	f000 f828 	bl	8000f98 <HAL_RCC_GetSysClockFreq>
 8000f48:	4601      	mov	r1, r0
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <HAL_RCC_ClockConfig+0x20c>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	091b      	lsrs	r3, r3, #4
 8000f50:	f003 030f 	and.w	r3, r3, #15
 8000f54:	4a08      	ldr	r2, [pc, #32]	; (8000f78 <HAL_RCC_ClockConfig+0x210>)
 8000f56:	5cd3      	ldrb	r3, [r2, r3]
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <HAL_RCC_ClockConfig+0x214>)
 8000f5e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff f909 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8000f66:	2300      	movs	r3, #0
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40022000 	.word	0x40022000
 8000f74:	40021000 	.word	0x40021000
 8000f78:	080065e4 	.word	0x080065e4
 8000f7c:	2000008c 	.word	0x2000008c

08000f80 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to 
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8000f84:	4b03      	ldr	r3, [pc, #12]	; (8000f94 <HAL_RCC_EnableCSS+0x14>)
 8000f86:	2201      	movs	r2, #1
 8000f88:	601a      	str	r2, [r3, #0]
}
 8000f8a:	bf00      	nop
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bc80      	pop	{r7}
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	4242004c 	.word	0x4242004c

08000f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000f98:	b490      	push	{r4, r7}
 8000f9a:	b08a      	sub	sp, #40	; 0x28
 8000f9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000f9e:	4b2a      	ldr	r3, [pc, #168]	; (8001048 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000fa0:	1d3c      	adds	r4, r7, #4
 8000fa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000fa8:	4b28      	ldr	r3, [pc, #160]	; (800104c <HAL_RCC_GetSysClockFreq+0xb4>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61fb      	str	r3, [r7, #28]
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	61bb      	str	r3, [r7, #24]
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000fc2:	4b23      	ldr	r3, [pc, #140]	; (8001050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000fc8:	69fb      	ldr	r3, [r7, #28]
 8000fca:	f003 030c 	and.w	r3, r3, #12
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	d002      	beq.n	8000fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8000fd2:	2b08      	cmp	r3, #8
 8000fd4:	d003      	beq.n	8000fde <HAL_RCC_GetSysClockFreq+0x46>
 8000fd6:	e02d      	b.n	8001034 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000fd8:	4b1e      	ldr	r3, [pc, #120]	; (8001054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000fda:	623b      	str	r3, [r7, #32]
      break;
 8000fdc:	e02d      	b.n	800103a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	0c9b      	lsrs	r3, r3, #18
 8000fe2:	f003 030f 	and.w	r3, r3, #15
 8000fe6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000fea:	4413      	add	r3, r2
 8000fec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000ff0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d013      	beq.n	8001024 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ffc:	4b14      	ldr	r3, [pc, #80]	; (8001050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	0c5b      	lsrs	r3, r3, #17
 8001002:	f003 0301 	and.w	r3, r3, #1
 8001006:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800100a:	4413      	add	r3, r2
 800100c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001010:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	4a0f      	ldr	r2, [pc, #60]	; (8001054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001016:	fb02 f203 	mul.w	r2, r2, r3
 800101a:	69bb      	ldr	r3, [r7, #24]
 800101c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001020:	627b      	str	r3, [r7, #36]	; 0x24
 8001022:	e004      	b.n	800102e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	4a0c      	ldr	r2, [pc, #48]	; (8001058 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001028:	fb02 f303 	mul.w	r3, r2, r3
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800102e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001030:	623b      	str	r3, [r7, #32]
      break;
 8001032:	e002      	b.n	800103a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001034:	4b07      	ldr	r3, [pc, #28]	; (8001054 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001036:	623b      	str	r3, [r7, #32]
      break;
 8001038:	bf00      	nop
    }
  }
  return sysclockfreq;
 800103a:	6a3b      	ldr	r3, [r7, #32]
}
 800103c:	4618      	mov	r0, r3
 800103e:	3728      	adds	r7, #40	; 0x28
 8001040:	46bd      	mov	sp, r7
 8001042:	bc90      	pop	{r4, r7}
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	080063d0 	.word	0x080063d0
 800104c:	080063e0 	.word	0x080063e0
 8001050:	40021000 	.word	0x40021000
 8001054:	007a1200 	.word	0x007a1200
 8001058:	003d0900 	.word	0x003d0900

0800105c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001060:	4b02      	ldr	r3, [pc, #8]	; (800106c <HAL_RCC_GetHCLKFreq+0x10>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	4618      	mov	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	2000008c 	.word	0x2000008c

08001070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001074:	f7ff fff2 	bl	800105c <HAL_RCC_GetHCLKFreq>
 8001078:	4601      	mov	r1, r0
 800107a:	4b05      	ldr	r3, [pc, #20]	; (8001090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	0a1b      	lsrs	r3, r3, #8
 8001080:	f003 0307 	and.w	r3, r3, #7
 8001084:	4a03      	ldr	r2, [pc, #12]	; (8001094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001086:	5cd3      	ldrb	r3, [r2, r3]
 8001088:	fa21 f303 	lsr.w	r3, r1, r3
}    
 800108c:	4618      	mov	r0, r3
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40021000 	.word	0x40021000
 8001094:	080065f4 	.word	0x080065f4

08001098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800109c:	f7ff ffde 	bl	800105c <HAL_RCC_GetHCLKFreq>
 80010a0:	4601      	mov	r1, r0
 80010a2:	4b05      	ldr	r3, [pc, #20]	; (80010b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	0adb      	lsrs	r3, r3, #11
 80010a8:	f003 0307 	and.w	r3, r3, #7
 80010ac:	4a03      	ldr	r2, [pc, #12]	; (80010bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80010ae:	5cd3      	ldrb	r3, [r2, r3]
 80010b0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80010b4:	4618      	mov	r0, r3
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40021000 	.word	0x40021000
 80010bc:	080065f4 	.word	0x080065f4

080010c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80010c8:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <RCC_Delay+0x34>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a0a      	ldr	r2, [pc, #40]	; (80010f8 <RCC_Delay+0x38>)
 80010ce:	fba2 2303 	umull	r2, r3, r2, r3
 80010d2:	0a5b      	lsrs	r3, r3, #9
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	fb02 f303 	mul.w	r3, r2, r3
 80010da:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80010dc:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	1e5a      	subs	r2, r3, #1
 80010e2:	60fa      	str	r2, [r7, #12]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d1f9      	bne.n	80010dc <RCC_Delay+0x1c>
}
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bc80      	pop	{r7}
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	2000008c 	.word	0x2000008c
 80010f8:	10624dd3 	.word	0x10624dd3

080010fc <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af02      	add	r7, sp, #8
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	603b      	str	r3, [r7, #0]
 8001108:	4613      	mov	r3, r2
 800110a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800110c:	2300      	movs	r3, #0
 800110e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001110:	2300      	movs	r3, #0
 8001112:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800111a:	2b01      	cmp	r3, #1
 800111c:	d101      	bne.n	8001122 <HAL_SPI_Transmit+0x26>
 800111e:	2302      	movs	r3, #2
 8001120:	e123      	b.n	800136a <HAL_SPI_Transmit+0x26e>
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	2201      	movs	r2, #1
 8001126:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800112a:	f7ff f867 	bl	80001fc <HAL_GetTick>
 800112e:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b01      	cmp	r3, #1
 800113a:	d002      	beq.n	8001142 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800113c:	2302      	movs	r3, #2
 800113e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001140:	e10a      	b.n	8001358 <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0U))
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d002      	beq.n	800114e <HAL_SPI_Transmit+0x52>
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d102      	bne.n	8001154 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800114e:	2301      	movs	r3, #1
 8001150:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001152:	e101      	b.n	8001358 <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	2203      	movs	r2, #3
 8001158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	2200      	movs	r2, #0
 8001160:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	88fa      	ldrh	r2, [r7, #6]
 800116c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	88fa      	ldrh	r2, [r7, #6]
 8001172:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	2200      	movs	r2, #0
 8001178:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	2200      	movs	r2, #0
 800117e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	2200      	movs	r2, #0
 8001184:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	2200      	movs	r2, #0
 800118a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	2200      	movs	r2, #0
 8001190:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800119a:	d107      	bne.n	80011ac <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	6812      	ldr	r2, [r2, #0]
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011b6:	2b40      	cmp	r3, #64	; 0x40
 80011b8:	d007      	beq.n	80011ca <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80011d2:	d147      	bne.n	8001264 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d004      	beq.n	80011e6 <HAL_SPI_Transmit+0xea>
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d138      	bne.n	8001258 <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	8812      	ldrh	r2, [r2, #0]
 80011ee:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	3302      	adds	r3, #2
 80011f4:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	3b01      	subs	r3, #1
 80011fe:	b29a      	uxth	r2, r3
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001204:	e028      	b.n	8001258 <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b02      	cmp	r3, #2
 8001212:	d10f      	bne.n	8001234 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	68ba      	ldr	r2, [r7, #8]
 800121a:	8812      	ldrh	r2, [r2, #0]
 800121c:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	3302      	adds	r3, #2
 8001222:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001228:	b29b      	uxth	r3, r3
 800122a:	3b01      	subs	r3, #1
 800122c:	b29a      	uxth	r2, r3
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	86da      	strh	r2, [r3, #54]	; 0x36
 8001232:	e011      	b.n	8001258 <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00b      	beq.n	8001252 <HAL_SPI_Transmit+0x156>
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001240:	d00a      	beq.n	8001258 <HAL_SPI_Transmit+0x15c>
 8001242:	f7fe ffdb 	bl	80001fc <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	1ad2      	subs	r2, r2, r3
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	429a      	cmp	r2, r3
 8001250:	d302      	bcc.n	8001258 <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001256:	e07f      	b.n	8001358 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800125c:	b29b      	uxth	r3, r3
 800125e:	2b00      	cmp	r3, #0
 8001260:	d1d1      	bne.n	8001206 <HAL_SPI_Transmit+0x10a>
 8001262:	e048      	b.n	80012f6 <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d004      	beq.n	8001276 <HAL_SPI_Transmit+0x17a>
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001270:	b29b      	uxth	r3, r3
 8001272:	2b01      	cmp	r3, #1
 8001274:	d13a      	bne.n	80012ec <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	330c      	adds	r3, #12
 800127c:	68ba      	ldr	r2, [r7, #8]
 800127e:	7812      	ldrb	r2, [r2, #0]
 8001280:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	3301      	adds	r3, #1
 8001286:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800128c:	b29b      	uxth	r3, r3
 800128e:	3b01      	subs	r3, #1
 8001290:	b29a      	uxth	r2, r3
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001296:	e029      	b.n	80012ec <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d110      	bne.n	80012c8 <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	330c      	adds	r3, #12
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	7812      	ldrb	r2, [r2, #0]
 80012b0:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	3301      	adds	r3, #1
 80012b6:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80012bc:	b29b      	uxth	r3, r3
 80012be:	3b01      	subs	r3, #1
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	86da      	strh	r2, [r3, #54]	; 0x36
 80012c6:	e011      	b.n	80012ec <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00b      	beq.n	80012e6 <HAL_SPI_Transmit+0x1ea>
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d4:	d00a      	beq.n	80012ec <HAL_SPI_Transmit+0x1f0>
 80012d6:	f7fe ff91 	bl	80001fc <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	1ad2      	subs	r2, r2, r3
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	429a      	cmp	r2, r3
 80012e4:	d302      	bcc.n	80012ec <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80012ea:	e035      	b.n	8001358 <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d1d0      	bne.n	8001298 <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	2201      	movs	r2, #1
 80012fe:	2102      	movs	r1, #2
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 f836 	bl	8001372 <SPI_WaitFlagStateUntilTimeout>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001310:	e022      	b.n	8001358 <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	6839      	ldr	r1, [r7, #0]
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f000 f894 	bl	8001444 <SPI_CheckFlag_BSY>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	2220      	movs	r2, #32
 800132a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800132c:	e014      	b.n	8001358 <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d10a      	bne.n	800134c <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001336:	2300      	movs	r3, #0
 8001338:	617b      	str	r3, [r7, #20]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2201      	movs	r2, #1
 800135c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2200      	movs	r2, #0
 8001364:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001368:	7ffb      	ldrb	r3, [r7, #31]
}
 800136a:	4618      	mov	r0, r3
 800136c:	3720      	adds	r7, #32
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b084      	sub	sp, #16
 8001376:	af00      	add	r7, sp, #0
 8001378:	60f8      	str	r0, [r7, #12]
 800137a:	60b9      	str	r1, [r7, #8]
 800137c:	607a      	str	r2, [r7, #4]
 800137e:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001380:	e04d      	b.n	800141e <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001388:	d049      	beq.n	800141e <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d007      	beq.n	80013a0 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8001390:	f7fe ff34 	bl	80001fc <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	1ad2      	subs	r2, r2, r3
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	429a      	cmp	r2, r3
 800139e:	d33e      	bcc.n	800141e <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	6812      	ldr	r2, [r2, #0]
 80013a8:	6852      	ldr	r2, [r2, #4]
 80013aa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80013ae:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80013b8:	d111      	bne.n	80013de <SPI_WaitFlagStateUntilTimeout+0x6c>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80013c2:	d004      	beq.n	80013ce <SPI_WaitFlagStateUntilTimeout+0x5c>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013cc:	d107      	bne.n	80013de <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	68fa      	ldr	r2, [r7, #12]
 80013d4:	6812      	ldr	r2, [r2, #0]
 80013d6:	6812      	ldr	r2, [r2, #0]
 80013d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80013dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013e6:	d110      	bne.n	800140a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681a      	ldr	r2, [r3, #0]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6819      	ldr	r1, [r3, #0]
 80013f2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80013f6:	400b      	ands	r3, r1
 80013f8:	6013      	str	r3, [r2, #0]
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	68fa      	ldr	r2, [r7, #12]
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	6812      	ldr	r2, [r2, #0]
 8001404:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001408:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	2201      	movs	r2, #1
 800140e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e00e      	b.n	800143c <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	401a      	ands	r2, r3
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	429a      	cmp	r2, r3
 800142c:	d101      	bne.n	8001432 <SPI_WaitFlagStateUntilTimeout+0xc0>
 800142e:	2201      	movs	r2, #1
 8001430:	e000      	b.n	8001434 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8001432:	2200      	movs	r2, #0
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	429a      	cmp	r2, r3
 8001438:	d1a3      	bne.n	8001382 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af02      	add	r7, sp, #8
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	2200      	movs	r2, #0
 8001458:	2180      	movs	r1, #128	; 0x80
 800145a:	68f8      	ldr	r0, [r7, #12]
 800145c:	f7ff ff89 	bl	8001372 <SPI_WaitFlagStateUntilTimeout>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d007      	beq.n	8001476 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800146a:	f043 0220 	orr.w	r2, r3, #32
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e000      	b.n	8001478 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8001476:	2300      	movs	r3, #0
}
 8001478:	4618      	mov	r0, r3
 800147a:	3710      	adds	r7, #16
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d101      	bne.n	8001492 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e056      	b.n	8001540 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d102      	bne.n	80014aa <HAL_SPI_Init+0x2a>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f004 fb47 	bl	8005b38 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2202      	movs	r2, #2
 80014ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	6812      	ldr	r2, [r2, #0]
 80014ba:	6812      	ldr	r2, [r2, #0]
 80014bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80014c0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	6851      	ldr	r1, [r2, #4]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	6892      	ldr	r2, [r2, #8]
 80014ce:	4311      	orrs	r1, r2
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	68d2      	ldr	r2, [r2, #12]
 80014d4:	4311      	orrs	r1, r2
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6912      	ldr	r2, [r2, #16]
 80014da:	4311      	orrs	r1, r2
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	6952      	ldr	r2, [r2, #20]
 80014e0:	4311      	orrs	r1, r2
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6992      	ldr	r2, [r2, #24]
 80014e6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80014ea:	4311      	orrs	r1, r2
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	69d2      	ldr	r2, [r2, #28]
 80014f0:	4311      	orrs	r1, r2
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	6a12      	ldr	r2, [r2, #32]
 80014f6:	4311      	orrs	r1, r2
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80014fc:	430a      	orrs	r2, r1
 80014fe:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6992      	ldr	r2, [r2, #24]
 8001508:	0c12      	lsrs	r2, r2, #16
 800150a:	f002 0104 	and.w	r1, r2, #4
 800150e:	687a      	ldr	r2, [r7, #4]
 8001510:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001512:	430a      	orrs	r2, r1
 8001514:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800151e:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	69d2      	ldr	r2, [r2, #28]
 800152a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800152e:	61da      	str	r2, [r3, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2200      	movs	r2, #0
 8001534:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2201      	movs	r2, #1
 800153a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 800153e:	2300      	movs	r3, #0
}
 8001540:	4618      	mov	r0, r3
 8001542:	3708      	adds	r7, #8
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <HAL_TIM_Base_Init>:
  *       Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e01d      	b.n	8001596 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d106      	bne.n	8001574 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2200      	movs	r2, #0
 800156a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f004 fd88 	bl	8006084 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2202      	movs	r2, #2
 8001578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3304      	adds	r3, #4
 8001584:	4619      	mov	r1, r3
 8001586:	4610      	mov	r0, r2
 8001588:	f000 fc4a 	bl	8001e20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2201      	movs	r2, #1
 8001590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}

0800159e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	6812      	ldr	r2, [r2, #0]
 80015ae:	68d2      	ldr	r2, [r2, #12]
 80015b0:	f042 0201 	orr.w	r2, r2, #1
 80015b4:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	687a      	ldr	r2, [r7, #4]
 80015bc:	6812      	ldr	r2, [r2, #0]
 80015be:	6812      	ldr	r2, [r2, #0]
 80015c0:	f042 0201 	orr.w	r2, r2, #1
 80015c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80015c6:	2300      	movs	r3, #0
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	687a      	ldr	r2, [r7, #4]
 80015e0:	6812      	ldr	r2, [r2, #0]
 80015e2:	68d2      	ldr	r2, [r2, #12]
 80015e4:	f022 0201 	bic.w	r2, r2, #1
 80015e8:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	6a1a      	ldr	r2, [r3, #32]
 80015f0:	f241 1311 	movw	r3, #4369	; 0x1111
 80015f4:	4013      	ands	r3, r2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d10f      	bne.n	800161a <HAL_TIM_Base_Stop_IT+0x48>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6a1a      	ldr	r2, [r3, #32]
 8001600:	f240 4344 	movw	r3, #1092	; 0x444
 8001604:	4013      	ands	r3, r2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d107      	bne.n	800161a <HAL_TIM_Base_Stop_IT+0x48>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	f022 0201 	bic.w	r2, r2, #1
 8001618:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr

08001626 <HAL_TIM_OC_Init>:
  *       Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim : TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef* htim)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d101      	bne.n	8001638 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e01d      	b.n	8001674 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b00      	cmp	r3, #0
 8001642:	d106      	bne.n	8001652 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f815 	bl	800167c <HAL_TIM_OC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2202      	movs	r2, #2
 8001656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3304      	adds	r3, #4
 8001662:	4619      	mov	r1, r3
 8001664:	4610      	mov	r0, r2
 8001666:	f000 fbdb 	bl	8001e20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2201      	movs	r2, #1
 800166e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001672:	2300      	movs	r3, #0
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8001684:	bf00      	nop
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	bc80      	pop	{r7}
 800168c:	4770      	bx	lr

0800168e <HAL_TIM_PWM_Init>:
  *       Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e01d      	b.n	80016dc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d106      	bne.n	80016ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2200      	movs	r2, #0
 80016b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f000 f815 	bl	80016e4 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2202      	movs	r2, #2
 80016be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681a      	ldr	r2, [r3, #0]
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	3304      	adds	r3, #4
 80016ca:	4619      	mov	r1, r3
 80016cc:	4610      	mov	r0, r2
 80016ce:	f000 fba7 	bl	8001e20 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2201      	movs	r2, #1
 80016d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80016da:	2300      	movs	r3, #0
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr
	...

080016f8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	2201      	movs	r2, #1
 8001708:	6839      	ldr	r1, [r7, #0]
 800170a:	4618      	mov	r0, r3
 800170c:	f000 febe 	bl	800248c <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a0b      	ldr	r2, [pc, #44]	; (8001744 <HAL_TIM_PWM_Start+0x4c>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d107      	bne.n	800172a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6812      	ldr	r2, [r2, #0]
 8001722:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001724:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001728:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	6812      	ldr	r2, [r2, #0]
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	f042 0201 	orr.w	r2, r2, #1
 8001738:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800173a:	2300      	movs	r3, #0
}
 800173c:	4618      	mov	r0, r3
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40012c00 	.word	0x40012c00

08001748 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	f003 0302 	and.w	r3, r3, #2
 800175a:	2b02      	cmp	r3, #2
 800175c:	d122      	bne.n	80017a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	2b02      	cmp	r3, #2
 800176a:	d11b      	bne.n	80017a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f06f 0202 	mvn.w	r2, #2
 8001774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2201      	movs	r2, #1
 800177a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	699b      	ldr	r3, [r3, #24]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	2b00      	cmp	r3, #0
 8001788:	d003      	beq.n	8001792 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f000 fb2c 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 8001790:	e005      	b.n	800179e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 fb1f 	bl	8001dd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f000 fb2e 	bl	8001dfa <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	f003 0304 	and.w	r3, r3, #4
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d122      	bne.n	80017f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b04      	cmp	r3, #4
 80017be:	d11b      	bne.n	80017f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f06f 0204 	mvn.w	r2, #4
 80017c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2202      	movs	r2, #2
 80017ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	699b      	ldr	r3, [r3, #24]
 80017d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d003      	beq.n	80017e6 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 fb02 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 80017e4:	e005      	b.n	80017f2 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f000 faf5 	bl	8001dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f000 fb04 	bl	8001dfa <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	691b      	ldr	r3, [r3, #16]
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	2b08      	cmp	r3, #8
 8001804:	d122      	bne.n	800184c <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	f003 0308 	and.w	r3, r3, #8
 8001810:	2b08      	cmp	r3, #8
 8001812:	d11b      	bne.n	800184c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f06f 0208 	mvn.w	r2, #8
 800181c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2204      	movs	r2, #4
 8001822:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d003      	beq.n	800183a <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f000 fad8 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 8001838:	e005      	b.n	8001846 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 facb 	bl	8001dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f000 fada 	bl	8001dfa <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2200      	movs	r2, #0
 800184a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	691b      	ldr	r3, [r3, #16]
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	2b10      	cmp	r3, #16
 8001858:	d122      	bne.n	80018a0 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	f003 0310 	and.w	r3, r3, #16
 8001864:	2b10      	cmp	r3, #16
 8001866:	d11b      	bne.n	80018a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f06f 0210 	mvn.w	r2, #16
 8001870:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2208      	movs	r2, #8
 8001876:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	69db      	ldr	r3, [r3, #28]
 800187e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001882:	2b00      	cmp	r3, #0
 8001884:	d003      	beq.n	800188e <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001886:	6878      	ldr	r0, [r7, #4]
 8001888:	f000 faae 	bl	8001de8 <HAL_TIM_IC_CaptureCallback>
 800188c:	e005      	b.n	800189a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f000 faa1 	bl	8001dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f000 fab0 	bl	8001dfa <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d10e      	bne.n	80018cc <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	f003 0301 	and.w	r3, r3, #1
 80018b8:	2b01      	cmp	r3, #1
 80018ba:	d107      	bne.n	80018cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f06f 0201 	mvn.w	r2, #1
 80018c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 fa7c 	bl	8001dc4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	691b      	ldr	r3, [r3, #16]
 80018d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018d6:	2b80      	cmp	r3, #128	; 0x80
 80018d8:	d10e      	bne.n	80018f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018e4:	2b80      	cmp	r3, #128	; 0x80
 80018e6:	d107      	bne.n	80018f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80018f0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80018f2:	6878      	ldr	r0, [r7, #4]
 80018f4:	f000 fe39 	bl	800256a <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	691b      	ldr	r3, [r3, #16]
 80018fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001902:	2b40      	cmp	r3, #64	; 0x40
 8001904:	d10e      	bne.n	8001924 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001910:	2b40      	cmp	r3, #64	; 0x40
 8001912:	d107      	bne.n	8001924 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800191c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 fa74 	bl	8001e0c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	f003 0320 	and.w	r3, r3, #32
 800192e:	2b20      	cmp	r3, #32
 8001930:	d10e      	bne.n	8001950 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	f003 0320 	and.w	r3, r3, #32
 800193c:	2b20      	cmp	r3, #32
 800193e:	d107      	bne.n	8001950 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f06f 0220 	mvn.w	r2, #32
 8001948:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 fe04 	bl	8002558 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001950:	bf00      	nop
 8001952:	3708      	adds	r7, #8
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}

08001958 <HAL_TIM_OC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800196a:	2b01      	cmp	r3, #1
 800196c:	d101      	bne.n	8001972 <HAL_TIM_OC_ConfigChannel+0x1a>
 800196e:	2302      	movs	r3, #2
 8001970:	e04e      	b.n	8001a10 <HAL_TIM_OC_ConfigChannel+0xb8>
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	2202      	movs	r2, #2
 800197e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b0c      	cmp	r3, #12
 8001986:	d839      	bhi.n	80019fc <HAL_TIM_OC_ConfigChannel+0xa4>
 8001988:	a201      	add	r2, pc, #4	; (adr r2, 8001990 <HAL_TIM_OC_ConfigChannel+0x38>)
 800198a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800198e:	bf00      	nop
 8001990:	080019c5 	.word	0x080019c5
 8001994:	080019fd 	.word	0x080019fd
 8001998:	080019fd 	.word	0x080019fd
 800199c:	080019fd 	.word	0x080019fd
 80019a0:	080019d3 	.word	0x080019d3
 80019a4:	080019fd 	.word	0x080019fd
 80019a8:	080019fd 	.word	0x080019fd
 80019ac:	080019fd 	.word	0x080019fd
 80019b0:	080019e1 	.word	0x080019e1
 80019b4:	080019fd 	.word	0x080019fd
 80019b8:	080019fd 	.word	0x080019fd
 80019bc:	080019fd 	.word	0x080019fd
 80019c0:	080019ef 	.word	0x080019ef
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 fa8e 	bl	8001eec <TIM_OC1_SetConfig>
    }
    break;
 80019d0:	e015      	b.n	80019fe <HAL_TIM_OC_ConfigChannel+0xa6>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	68b9      	ldr	r1, [r7, #8]
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 faf3 	bl	8001fc4 <TIM_OC2_SetConfig>
    }
    break;
 80019de:	e00e      	b.n	80019fe <HAL_TIM_OC_ConfigChannel+0xa6>

    case TIM_CHANNEL_3:
    {
       assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f000 fb5c 	bl	80020a4 <TIM_OC3_SetConfig>
    }
    break;
 80019ec:	e007      	b.n	80019fe <HAL_TIM_OC_ConfigChannel+0xa6>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
       /* Configure the TIM Channel 4 in Output Compare */
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	68b9      	ldr	r1, [r7, #8]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 fbc5 	bl	8002184 <TIM_OC4_SetConfig>
    }
    break;
 80019fa:	e000      	b.n	80019fe <HAL_TIM_OC_ConfigChannel+0xa6>

    default:
    break;
 80019fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2201      	movs	r2, #1
 8001a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d101      	bne.n	8001a32 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001a2e:	2302      	movs	r3, #2
 8001a30:	e0b4      	b.n	8001b9c <HAL_TIM_PWM_ConfigChannel+0x184>
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2201      	movs	r2, #1
 8001a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2b0c      	cmp	r3, #12
 8001a46:	f200 809f 	bhi.w	8001b88 <HAL_TIM_PWM_ConfigChannel+0x170>
 8001a4a:	a201      	add	r2, pc, #4	; (adr r2, 8001a50 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a50:	08001a85 	.word	0x08001a85
 8001a54:	08001b89 	.word	0x08001b89
 8001a58:	08001b89 	.word	0x08001b89
 8001a5c:	08001b89 	.word	0x08001b89
 8001a60:	08001ac5 	.word	0x08001ac5
 8001a64:	08001b89 	.word	0x08001b89
 8001a68:	08001b89 	.word	0x08001b89
 8001a6c:	08001b89 	.word	0x08001b89
 8001a70:	08001b07 	.word	0x08001b07
 8001a74:	08001b89 	.word	0x08001b89
 8001a78:	08001b89 	.word	0x08001b89
 8001a7c:	08001b89 	.word	0x08001b89
 8001a80:	08001b47 	.word	0x08001b47
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 fa2e 	bl	8001eec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	6812      	ldr	r2, [r2, #0]
 8001a98:	6992      	ldr	r2, [r2, #24]
 8001a9a:	f042 0208 	orr.w	r2, r2, #8
 8001a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	6812      	ldr	r2, [r2, #0]
 8001aa8:	6992      	ldr	r2, [r2, #24]
 8001aaa:	f022 0204 	bic.w	r2, r2, #4
 8001aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	6991      	ldr	r1, [r2, #24]
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	6912      	ldr	r2, [r2, #16]
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	619a      	str	r2, [r3, #24]
    }
    break;
 8001ac2:	e062      	b.n	8001b8a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	68b9      	ldr	r1, [r7, #8]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fa7a 	bl	8001fc4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	6812      	ldr	r2, [r2, #0]
 8001ad8:	6992      	ldr	r2, [r2, #24]
 8001ada:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	6812      	ldr	r2, [r2, #0]
 8001ae8:	6992      	ldr	r2, [r2, #24]
 8001aea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	6991      	ldr	r1, [r2, #24]
 8001afa:	68ba      	ldr	r2, [r7, #8]
 8001afc:	6912      	ldr	r2, [r2, #16]
 8001afe:	0212      	lsls	r2, r2, #8
 8001b00:	430a      	orrs	r2, r1
 8001b02:	619a      	str	r2, [r3, #24]
    }
    break;
 8001b04:	e041      	b.n	8001b8a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68b9      	ldr	r1, [r7, #8]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f000 fac9 	bl	80020a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	6812      	ldr	r2, [r2, #0]
 8001b1a:	69d2      	ldr	r2, [r2, #28]
 8001b1c:	f042 0208 	orr.w	r2, r2, #8
 8001b20:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	6812      	ldr	r2, [r2, #0]
 8001b2a:	69d2      	ldr	r2, [r2, #28]
 8001b2c:	f022 0204 	bic.w	r2, r2, #4
 8001b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	68fa      	ldr	r2, [r7, #12]
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	69d1      	ldr	r1, [r2, #28]
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	6912      	ldr	r2, [r2, #16]
 8001b40:	430a      	orrs	r2, r1
 8001b42:	61da      	str	r2, [r3, #28]
    }
    break;
 8001b44:	e021      	b.n	8001b8a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68b9      	ldr	r1, [r7, #8]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f000 fb19 	bl	8002184 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68fa      	ldr	r2, [r7, #12]
 8001b58:	6812      	ldr	r2, [r2, #0]
 8001b5a:	69d2      	ldr	r2, [r2, #28]
 8001b5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b60:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	6812      	ldr	r2, [r2, #0]
 8001b6a:	69d2      	ldr	r2, [r2, #28]
 8001b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	6812      	ldr	r2, [r2, #0]
 8001b7a:	69d1      	ldr	r1, [r2, #28]
 8001b7c:	68ba      	ldr	r2, [r7, #8]
 8001b7e:	6912      	ldr	r2, [r2, #16]
 8001b80:	0212      	lsls	r2, r2, #8
 8001b82:	430a      	orrs	r2, r1
 8001b84:	61da      	str	r2, [r3, #28]
    }
    break;
 8001b86:	e000      	b.n	8001b8a <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8001b88:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d101      	bne.n	8001bc0 <HAL_TIM_ConfigClockSource+0x1c>
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	e0c8      	b.n	8001d52 <HAL_TIM_ConfigClockSource+0x1ae>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2202      	movs	r2, #2
 8001bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001bde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001be6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68fa      	ldr	r2, [r7, #12]
 8001bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2b40      	cmp	r3, #64	; 0x40
 8001bf6:	d077      	beq.n	8001ce8 <HAL_TIM_ConfigClockSource+0x144>
 8001bf8:	2b40      	cmp	r3, #64	; 0x40
 8001bfa:	d80e      	bhi.n	8001c1a <HAL_TIM_ConfigClockSource+0x76>
 8001bfc:	2b10      	cmp	r3, #16
 8001bfe:	f000 808a 	beq.w	8001d16 <HAL_TIM_ConfigClockSource+0x172>
 8001c02:	2b10      	cmp	r3, #16
 8001c04:	d802      	bhi.n	8001c0c <HAL_TIM_ConfigClockSource+0x68>
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d07e      	beq.n	8001d08 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8001c0a:	e099      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001c0c:	2b20      	cmp	r3, #32
 8001c0e:	f000 8089 	beq.w	8001d24 <HAL_TIM_ConfigClockSource+0x180>
 8001c12:	2b30      	cmp	r3, #48	; 0x30
 8001c14:	f000 808d 	beq.w	8001d32 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8001c18:	e092      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001c1a:	2b70      	cmp	r3, #112	; 0x70
 8001c1c:	d016      	beq.n	8001c4c <HAL_TIM_ConfigClockSource+0xa8>
 8001c1e:	2b70      	cmp	r3, #112	; 0x70
 8001c20:	d804      	bhi.n	8001c2c <HAL_TIM_ConfigClockSource+0x88>
 8001c22:	2b50      	cmp	r3, #80	; 0x50
 8001c24:	d040      	beq.n	8001ca8 <HAL_TIM_ConfigClockSource+0x104>
 8001c26:	2b60      	cmp	r3, #96	; 0x60
 8001c28:	d04e      	beq.n	8001cc8 <HAL_TIM_ConfigClockSource+0x124>
    break;
 8001c2a:	e089      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8001c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c30:	d003      	beq.n	8001c3a <HAL_TIM_ConfigClockSource+0x96>
 8001c32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c36:	d024      	beq.n	8001c82 <HAL_TIM_ConfigClockSource+0xde>
    break;
 8001c38:	e082      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	6812      	ldr	r2, [r2, #0]
 8001c42:	6892      	ldr	r2, [r2, #8]
 8001c44:	f022 0207 	bic.w	r2, r2, #7
 8001c48:	609a      	str	r2, [r3, #8]
    break;
 8001c4a:	e079      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6818      	ldr	r0, [r3, #0]
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	6899      	ldr	r1, [r3, #8]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f000 fbf5 	bl	800244a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001c6e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001c76:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	609a      	str	r2, [r3, #8]
    break;
 8001c80:	e05e      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6818      	ldr	r0, [r3, #0]
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	6899      	ldr	r1, [r3, #8]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	f000 fbda 	bl	800244a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	6892      	ldr	r2, [r2, #8]
 8001ca0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ca4:	609a      	str	r2, [r3, #8]
    break;
 8001ca6:	e04b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	6859      	ldr	r1, [r3, #4]
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	f000 fb44 	bl	8002342 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2150      	movs	r1, #80	; 0x50
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fba3 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001cc6:	e03b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6818      	ldr	r0, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6859      	ldr	r1, [r3, #4]
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	f000 fb66 	bl	80023a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2160      	movs	r1, #96	; 0x60
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f000 fb93 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001ce6:	e02b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	6859      	ldr	r1, [r3, #4]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	f000 fb24 	bl	8002342 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2140      	movs	r1, #64	; 0x40
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 fb83 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001d06:	e01b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f000 fb7c 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001d14:	e014      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2110      	movs	r1, #16
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f000 fb75 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001d22:	e00d      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2120      	movs	r1, #32
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 fb6e 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001d30:	e006      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2130      	movs	r1, #48	; 0x30
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f000 fb67 	bl	800240c <TIM_ITRx_SetConfig>
    break;
 8001d3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b082      	sub	sp, #8
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d101      	bne.n	8001d72 <HAL_TIM_SlaveConfigSynchronization+0x18>
 8001d6e:	2302      	movs	r3, #2
 8001d70:	e024      	b.n	8001dbc <HAL_TIM_SlaveConfigSynchronization+0x62>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2201      	movs	r2, #1
 8001d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2202      	movs	r2, #2
 8001d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8001d82:	6839      	ldr	r1, [r7, #0]
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 fa51 	bl	800222c <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	6812      	ldr	r2, [r2, #0]
 8001d92:	68d2      	ldr	r2, [r2, #12]
 8001d94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d98:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6812      	ldr	r2, [r2, #0]
 8001da2:	68d2      	ldr	r2, [r2, #12]
 8001da4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001da8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
    }
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr

08001dd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b083      	sub	sp, #12
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bc80      	pop	{r7}
 8001e1c:	4770      	bx	lr
	...

08001e20 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a2a      	ldr	r2, [pc, #168]	; (8001ee0 <TIM_Base_SetConfig+0xc0>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d00b      	beq.n	8001e54 <TIM_Base_SetConfig+0x34>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e42:	d007      	beq.n	8001e54 <TIM_Base_SetConfig+0x34>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a27      	ldr	r2, [pc, #156]	; (8001ee4 <TIM_Base_SetConfig+0xc4>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d003      	beq.n	8001e54 <TIM_Base_SetConfig+0x34>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a26      	ldr	r2, [pc, #152]	; (8001ee8 <TIM_Base_SetConfig+0xc8>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d108      	bne.n	8001e66 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a1d      	ldr	r2, [pc, #116]	; (8001ee0 <TIM_Base_SetConfig+0xc0>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d00b      	beq.n	8001e86 <TIM_Base_SetConfig+0x66>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e74:	d007      	beq.n	8001e86 <TIM_Base_SetConfig+0x66>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a1a      	ldr	r2, [pc, #104]	; (8001ee4 <TIM_Base_SetConfig+0xc4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d003      	beq.n	8001e86 <TIM_Base_SetConfig+0x66>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a19      	ldr	r2, [pc, #100]	; (8001ee8 <TIM_Base_SetConfig+0xc8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d108      	bne.n	8001e98 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e9e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	689a      	ldr	r2, [r3, #8]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a07      	ldr	r2, [pc, #28]	; (8001ee0 <TIM_Base_SetConfig+0xc0>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d103      	bne.n	8001ed0 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	691a      	ldr	r2, [r3, #16]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	615a      	str	r2, [r3, #20]
}
 8001ed6:	bf00      	nop
 8001ed8:	3714      	adds	r7, #20
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr
 8001ee0:	40012c00 	.word	0x40012c00
 8001ee4:	40000400 	.word	0x40000400
 8001ee8:	40000800 	.word	0x40000800

08001eec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b087      	sub	sp, #28
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001efa:	2300      	movs	r3, #0
 8001efc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001efe:	2300      	movs	r3, #0
 8001f00:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	f023 0201 	bic.w	r2, r3, #1
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f023 0303 	bic.w	r3, r3, #3
 8001f2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f023 0302 	bic.w	r3, r3, #2
 8001f40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	689b      	ldr	r3, [r3, #8]
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a1c      	ldr	r2, [pc, #112]	; (8001fc0 <TIM_OC1_SetConfig+0xd4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d10c      	bne.n	8001f6e <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	f023 0308 	bic.w	r3, r3, #8
 8001f5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	f023 0304 	bic.w	r3, r3, #4
 8001f6c:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a13      	ldr	r2, [pc, #76]	; (8001fc0 <TIM_OC1_SetConfig+0xd4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d111      	bne.n	8001f9a <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	621a      	str	r2, [r3, #32]
}
 8001fb4:	bf00      	nop
 8001fb6:	371c      	adds	r7, #28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bc80      	pop	{r7}
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	40012c00 	.word	0x40012c00

08001fc4 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b087      	sub	sp, #28
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a1b      	ldr	r3, [r3, #32]
 8001fde:	f023 0210 	bic.w	r2, r3, #16
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	021b      	lsls	r3, r3, #8
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f023 0320 	bic.w	r3, r3, #32
 800201a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	011b      	lsls	r3, r3, #4
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	4313      	orrs	r3, r2
 8002026:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a1d      	ldr	r2, [pc, #116]	; (80020a0 <TIM_OC2_SetConfig+0xdc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d10d      	bne.n	800204c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	011b      	lsls	r3, r3, #4
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	4313      	orrs	r3, r2
 8002042:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800204a:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a14      	ldr	r2, [pc, #80]	; (80020a0 <TIM_OC2_SetConfig+0xdc>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d113      	bne.n	800207c <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800205a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002062:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4313      	orrs	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	621a      	str	r2, [r3, #32]
}
 8002096:	bf00      	nop
 8002098:	371c      	adds	r7, #28
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr
 80020a0:	40012c00 	.word	0x40012c00

080020a4 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b087      	sub	sp, #28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a1b      	ldr	r3, [r3, #32]
 80020ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f023 0303 	bic.w	r3, r3, #3
 80020e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	021b      	lsls	r3, r3, #8
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	4313      	orrs	r3, r2
 8002104:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a1d      	ldr	r2, [pc, #116]	; (8002180 <TIM_OC3_SetConfig+0xdc>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d10d      	bne.n	800212a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002114:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	021b      	lsls	r3, r3, #8
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4313      	orrs	r3, r2
 8002120:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002128:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a14      	ldr	r2, [pc, #80]	; (8002180 <TIM_OC3_SetConfig+0xdc>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d113      	bne.n	800215a <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002138:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002140:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	695b      	ldr	r3, [r3, #20]
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4313      	orrs	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	011b      	lsls	r3, r3, #4
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4313      	orrs	r3, r2
 8002158:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685a      	ldr	r2, [r3, #4]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	697a      	ldr	r2, [r7, #20]
 8002172:	621a      	str	r2, [r3, #32]
}
 8002174:	bf00      	nop
 8002176:	371c      	adds	r7, #28
 8002178:	46bd      	mov	sp, r7
 800217a:	bc80      	pop	{r7}
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40012c00 	.word	0x40012c00

08002184 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002184:	b480      	push	{r7}
 8002186:	b087      	sub	sp, #28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021be:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021c6:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	021b      	lsls	r3, r3, #8
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021da:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	031b      	lsls	r3, r3, #12
 80021e2:	68fa      	ldr	r2, [r7, #12]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a0f      	ldr	r2, [pc, #60]	; (8002228 <TIM_OC4_SetConfig+0xa4>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d109      	bne.n	8002204 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	019b      	lsls	r3, r3, #6
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	4313      	orrs	r3, r2
 8002202:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	621a      	str	r2, [r3, #32]
}
 800221e:	bf00      	nop
 8002220:	371c      	adds	r7, #28
 8002222:	46bd      	mov	sp, r7
 8002224:	bc80      	pop	{r7}
 8002226:	4770      	bx	lr
 8002228:	40012c00 	.word	0x40012c00

0800222c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002250:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	4313      	orrs	r3, r2
 800225a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	f023 0307 	bic.w	r3, r3, #7
 8002262:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	4313      	orrs	r3, r2
 800226c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b30      	cmp	r3, #48	; 0x30
 800227c:	d056      	beq.n	800232c <TIM_SlaveTimer_SetConfig+0x100>
 800227e:	2b30      	cmp	r3, #48	; 0x30
 8002280:	d806      	bhi.n	8002290 <TIM_SlaveTimer_SetConfig+0x64>
 8002282:	2b10      	cmp	r3, #16
 8002284:	d054      	beq.n	8002330 <TIM_SlaveTimer_SetConfig+0x104>
 8002286:	2b20      	cmp	r3, #32
 8002288:	d054      	beq.n	8002334 <TIM_SlaveTimer_SetConfig+0x108>
 800228a:	2b00      	cmp	r3, #0
 800228c:	d054      	beq.n	8002338 <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 800228e:	e054      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8002290:	2b50      	cmp	r3, #80	; 0x50
 8002292:	d037      	beq.n	8002304 <TIM_SlaveTimer_SetConfig+0xd8>
 8002294:	2b50      	cmp	r3, #80	; 0x50
 8002296:	d802      	bhi.n	800229e <TIM_SlaveTimer_SetConfig+0x72>
 8002298:	2b40      	cmp	r3, #64	; 0x40
 800229a:	d010      	beq.n	80022be <TIM_SlaveTimer_SetConfig+0x92>
    break;
 800229c:	e04d      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 800229e:	2b60      	cmp	r3, #96	; 0x60
 80022a0:	d03a      	beq.n	8002318 <TIM_SlaveTimer_SetConfig+0xec>
 80022a2:	2b70      	cmp	r3, #112	; 0x70
 80022a4:	d000      	beq.n	80022a8 <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 80022a6:	e048      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6818      	ldr	r0, [r3, #0]
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	68d9      	ldr	r1, [r3, #12]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	f000 f8c7 	bl	800244a <TIM_ETR_SetConfig>
    break;
 80022bc:	e03d      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	6a12      	ldr	r2, [r2, #32]
 80022d0:	f022 0201 	bic.w	r2, r2, #1
 80022d4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022e4:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	621a      	str	r2, [r3, #32]
    break;
 8002302:	e01a      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6818      	ldr	r0, [r3, #0]
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	6899      	ldr	r1, [r3, #8]
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	461a      	mov	r2, r3
 8002312:	f000 f816 	bl	8002342 <TIM_TI1_ConfigInputStage>
    break;
 8002316:	e010      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6818      	ldr	r0, [r3, #0]
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	6899      	ldr	r1, [r3, #8]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	461a      	mov	r2, r3
 8002326:	f000 f83e 	bl	80023a6 <TIM_TI2_ConfigInputStage>
    break;
 800232a:	e006      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 800232c:	bf00      	nop
 800232e:	e004      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8002330:	bf00      	nop
 8002332:	e002      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8002334:	bf00      	nop
 8002336:	e000      	b.n	800233a <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 8002338:	bf00      	nop
  }
}
 800233a:	bf00      	nop
 800233c:	3718      	adds	r7, #24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002342:	b480      	push	{r7}
 8002344:	b087      	sub	sp, #28
 8002346:	af00      	add	r7, sp, #0
 8002348:	60f8      	str	r0, [r7, #12]
 800234a:	60b9      	str	r1, [r7, #8]
 800234c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800234e:	2300      	movs	r3, #0
 8002350:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	f023 0201 	bic.w	r2, r3, #1
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002374:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	4313      	orrs	r3, r2
 800237e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f023 030a 	bic.w	r3, r3, #10
 8002386:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	4313      	orrs	r3, r2
 800238e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	697a      	ldr	r2, [r7, #20]
 8002394:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	621a      	str	r2, [r3, #32]
}
 800239c:	bf00      	nop
 800239e:	371c      	adds	r7, #28
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b087      	sub	sp, #28
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6a1b      	ldr	r3, [r3, #32]
 80023be:	f023 0210 	bic.w	r2, r3, #16
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6a1b      	ldr	r3, [r3, #32]
 80023d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80023d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	031b      	lsls	r3, r3, #12
 80023de:	697a      	ldr	r2, [r7, #20]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80023ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	011b      	lsls	r3, r3, #4
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	621a      	str	r2, [r3, #32]
}
 8002402:	bf00      	nop
 8002404:	371c      	adds	r7, #28
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800240c:	b480      	push	{r7}
 800240e:	b085      	sub	sp, #20
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	460b      	mov	r3, r1
 8002416:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8002418:	2300      	movs	r3, #0
 800241a:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002428:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800242a:	887b      	ldrh	r3, [r7, #2]
 800242c:	f043 0307 	orr.w	r3, r3, #7
 8002430:	b29b      	uxth	r3, r3
 8002432:	461a      	mov	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4313      	orrs	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	609a      	str	r2, [r3, #8]
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr

0800244a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800244a:	b480      	push	{r7}
 800244c:	b087      	sub	sp, #28
 800244e:	af00      	add	r7, sp, #0
 8002450:	60f8      	str	r0, [r7, #12]
 8002452:	60b9      	str	r1, [r7, #8]
 8002454:	607a      	str	r2, [r7, #4]
 8002456:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002468:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	021a      	lsls	r2, r3, #8
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	431a      	orrs	r2, r3
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	4313      	orrs	r3, r2
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4313      	orrs	r3, r2
 800247a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	697a      	ldr	r2, [r7, #20]
 8002480:	609a      	str	r2, [r3, #8]
}
 8002482:	bf00      	nop
 8002484:	371c      	adds	r7, #28
 8002486:	46bd      	mov	sp, r7
 8002488:	bc80      	pop	{r7}
 800248a:	4770      	bx	lr

0800248c <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800248c:	b480      	push	{r7}
 800248e:	b087      	sub	sp, #28
 8002490:	af00      	add	r7, sp, #0
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	60b9      	str	r1, [r7, #8]
 8002496:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800249c:	2201      	movs	r2, #1
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	fa02 f303 	lsl.w	r3, r2, r3
 80024a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6a1a      	ldr	r2, [r3, #32]
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	401a      	ands	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6a1a      	ldr	r2, [r3, #32]
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	fa01 f303 	lsl.w	r3, r1, r3
 80024c0:	431a      	orrs	r2, r3
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	621a      	str	r2, [r3, #32]
}
 80024c6:	bf00      	nop
 80024c8:	371c      	adds	r7, #28
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr

080024d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d101      	bne.n	80024e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e032      	b.n	800254e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	6812      	ldr	r2, [r2, #0]
 8002500:	6852      	ldr	r2, [r2, #4]
 8002502:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002506:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	6851      	ldr	r1, [r2, #4]
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	6812      	ldr	r2, [r2, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6812      	ldr	r2, [r2, #0]
 8002522:	6892      	ldr	r2, [r2, #8]
 8002524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002528:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	687a      	ldr	r2, [r7, #4]
 8002530:	6812      	ldr	r2, [r2, #0]
 8002532:	6891      	ldr	r1, [r2, #8]
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	6852      	ldr	r2, [r2, #4]
 8002538:	430a      	orrs	r2, r1
 800253a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr

0800256a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d101      	bne.n	800258e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	e03f      	b.n	800260e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	d106      	bne.n	80025a8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f003 fe16 	bl	80061d4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2224      	movs	r2, #36	; 0x24
 80025ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	6812      	ldr	r2, [r2, #0]
 80025b8:	68d2      	ldr	r2, [r2, #12]
 80025ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025be:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f000 fb41 	bl	8002c48 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	6912      	ldr	r2, [r2, #16]
 80025d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	6812      	ldr	r2, [r2, #0]
 80025de:	6952      	ldr	r2, [r2, #20]
 80025e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025e4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6812      	ldr	r2, [r2, #0]
 80025ee:	68d2      	ldr	r2, [r2, #12]
 80025f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025f4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2220      	movs	r2, #32
 8002600:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2220      	movs	r2, #32
 8002608:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800260c:	2300      	movs	r3, #0
}
 800260e:	4618      	mov	r0, r3
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b088      	sub	sp, #32
 800261a:	af02      	add	r7, sp, #8
 800261c:	60f8      	str	r0, [r7, #12]
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	603b      	str	r3, [r7, #0]
 8002622:	4613      	mov	r3, r2
 8002624:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b20      	cmp	r3, #32
 8002634:	f040 8082 	bne.w	800273c <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL) || (Size == 0U))
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <HAL_UART_Transmit+0x2e>
 800263e:	88fb      	ldrh	r3, [r7, #6]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d101      	bne.n	8002648 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e07a      	b.n	800273e <HAL_UART_Transmit+0x128>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800264e:	2b01      	cmp	r3, #1
 8002650:	d101      	bne.n	8002656 <HAL_UART_Transmit+0x40>
 8002652:	2302      	movs	r3, #2
 8002654:	e073      	b.n	800273e <HAL_UART_Transmit+0x128>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2221      	movs	r2, #33	; 0x21
 8002668:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800266c:	f7fd fdc6 	bl	80001fc <HAL_GetTick>
 8002670:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	88fa      	ldrh	r2, [r7, #6]
 8002676:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	88fa      	ldrh	r2, [r7, #6]
 800267c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800267e:	e041      	b.n	8002704 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002684:	b29b      	uxth	r3, r3
 8002686:	3b01      	subs	r3, #1
 8002688:	b29a      	uxth	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002696:	d121      	bne.n	80026dc <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	9300      	str	r3, [sp, #0]
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	2200      	movs	r2, #0
 80026a0:	2180      	movs	r1, #128	; 0x80
 80026a2:	68f8      	ldr	r0, [r7, #12]
 80026a4:	f000 f967 	bl	8002976 <UART_WaitOnFlagUntilTimeout>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e045      	b.n	800273e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	8812      	ldrh	r2, [r2, #0]
 80026be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026c2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d103      	bne.n	80026d4 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	3302      	adds	r3, #2
 80026d0:	60bb      	str	r3, [r7, #8]
 80026d2:	e017      	b.n	8002704 <HAL_UART_Transmit+0xee>
        }
        else
        {
          pData +=1U;
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	3301      	adds	r3, #1
 80026d8:	60bb      	str	r3, [r7, #8]
 80026da:	e013      	b.n	8002704 <HAL_UART_Transmit+0xee>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2200      	movs	r2, #0
 80026e4:	2180      	movs	r1, #128	; 0x80
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f945 	bl	8002976 <UART_WaitOnFlagUntilTimeout>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e023      	b.n	800273e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	1c59      	adds	r1, r3, #1
 80026fe:	60b9      	str	r1, [r7, #8]
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002708:	b29b      	uxth	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d1b8      	bne.n	8002680 <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	9300      	str	r3, [sp, #0]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2200      	movs	r2, #0
 8002716:	2140      	movs	r1, #64	; 0x40
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 f92c 	bl	8002976 <UART_WaitOnFlagUntilTimeout>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e00a      	b.n	800273e <HAL_UART_Transmit+0x128>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	e000      	b.n	800273e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 800273c:	2302      	movs	r3, #2
  }
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b088      	sub	sp, #32
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	695b      	ldr	r3, [r3, #20]
 8002766:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8002768:	2300      	movs	r3, #0
 800276a:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 800276c:	2300      	movs	r3, #0
 800276e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d10d      	bne.n	800279a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	f003 0320 	and.w	r3, r3, #32
 8002784:	2b00      	cmp	r3, #0
 8002786:	d008      	beq.n	800279a <HAL_UART_IRQHandler+0x52>
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	f003 0320 	and.w	r3, r3, #32
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f9d6 	bl	8002b44 <UART_Receive_IT>
      return;
 8002798:	e0cc      	b.n	8002934 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 80ab 	beq.w	80028f8 <HAL_UART_IRQHandler+0x1b0>
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	f003 0301 	and.w	r3, r3, #1
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d105      	bne.n	80027b8 <HAL_UART_IRQHandler+0x70>
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	f000 80a0 	beq.w	80028f8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00a      	beq.n	80027d8 <HAL_UART_IRQHandler+0x90>
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027d0:	f043 0201 	orr.w	r2, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d00a      	beq.n	80027f8 <HAL_UART_IRQHandler+0xb0>
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f003 0301 	and.w	r3, r3, #1
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d005      	beq.n	80027f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f0:	f043 0202 	orr.w	r2, r3, #2
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	f003 0302 	and.w	r3, r3, #2
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d00a      	beq.n	8002818 <HAL_UART_IRQHandler+0xd0>
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002810:	f043 0204 	orr.w	r2, r3, #4
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002818:	69fb      	ldr	r3, [r7, #28]
 800281a:	f003 0308 	and.w	r3, r3, #8
 800281e:	2b00      	cmp	r3, #0
 8002820:	d00a      	beq.n	8002838 <HAL_UART_IRQHandler+0xf0>
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002830:	f043 0208 	orr.w	r2, r3, #8
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800283c:	2b00      	cmp	r3, #0
 800283e:	d078      	beq.n	8002932 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	f003 0320 	and.w	r3, r3, #32
 8002846:	2b00      	cmp	r3, #0
 8002848:	d007      	beq.n	800285a <HAL_UART_IRQHandler+0x112>
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	f003 0320 	and.w	r3, r3, #32
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 f975 	bl	8002b44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	695b      	ldr	r3, [r3, #20]
 8002860:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002864:	2b00      	cmp	r3, #0
 8002866:	bf14      	ite	ne
 8002868:	2301      	movne	r3, #1
 800286a:	2300      	moveq	r3, #0
 800286c:	b2db      	uxtb	r3, r3
 800286e:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002874:	f003 0308 	and.w	r3, r3, #8
 8002878:	2b00      	cmp	r3, #0
 800287a:	d102      	bne.n	8002882 <HAL_UART_IRQHandler+0x13a>
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d031      	beq.n	80028e6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f8c1 	bl	8002a0a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002892:	2b00      	cmp	r3, #0
 8002894:	d023      	beq.n	80028de <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6812      	ldr	r2, [r2, #0]
 800289e:	6952      	ldr	r2, [r2, #20]
 80028a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028a4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d013      	beq.n	80028d6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b2:	4a22      	ldr	r2, [pc, #136]	; (800293c <HAL_UART_IRQHandler+0x1f4>)
 80028b4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fdd2 	bl	8000464 <HAL_DMA_Abort_IT>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d016      	beq.n	80028f4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028d0:	4610      	mov	r0, r2
 80028d2:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028d4:	e00e      	b.n	80028f4 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f000 f844 	bl	8002964 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028dc:	e00a      	b.n	80028f4 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 f840 	bl	8002964 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e4:	e006      	b.n	80028f4 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f000 f83c 	bl	8002964 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80028f2:	e01e      	b.n	8002932 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028f4:	bf00      	nop
    return;
 80028f6:	e01c      	b.n	8002932 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d008      	beq.n	8002914 <HAL_UART_IRQHandler+0x1cc>
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002908:	2b00      	cmp	r3, #0
 800290a:	d003      	beq.n	8002914 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f000 f8ad 	bl	8002a6c <UART_Transmit_IT>
    return;
 8002912:	e00f      	b.n	8002934 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <HAL_UART_IRQHandler+0x1ec>
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002924:	2b00      	cmp	r3, #0
 8002926:	d005      	beq.n	8002934 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	f000 f8f3 	bl	8002b14 <UART_EndTransmit_IT>
    return;
 800292e:	bf00      	nop
 8002930:	e000      	b.n	8002934 <HAL_UART_IRQHandler+0x1ec>
    return;
 8002932:	bf00      	nop
  }
}
 8002934:	3720      	adds	r7, #32
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	08002a45 	.word	0x08002a45

08002940 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002940:	b480      	push	{r7}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr

08002952 <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	bc80      	pop	{r7}
 8002962:	4770      	bx	lr

08002964 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	bc80      	pop	{r7}
 8002974:	4770      	bx	lr

08002976 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b084      	sub	sp, #16
 800297a:	af00      	add	r7, sp, #0
 800297c:	60f8      	str	r0, [r7, #12]
 800297e:	60b9      	str	r1, [r7, #8]
 8002980:	603b      	str	r3, [r7, #0]
 8002982:	4613      	mov	r3, r2
 8002984:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002986:	e02c      	b.n	80029e2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800298e:	d028      	beq.n	80029e2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d007      	beq.n	80029a6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002996:	f7fd fc31 	bl	80001fc <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	1ad2      	subs	r2, r2, r3
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d91d      	bls.n	80029e2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	68d2      	ldr	r2, [r2, #12]
 80029b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80029b4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	68fa      	ldr	r2, [r7, #12]
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	6952      	ldr	r2, [r2, #20]
 80029c0:	f022 0201 	bic.w	r2, r2, #1
 80029c4:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2220      	movs	r2, #32
 80029ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2220      	movs	r2, #32
 80029d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	2200      	movs	r2, #0
 80029da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80029de:	2303      	movs	r3, #3
 80029e0:	e00f      	b.n	8002a02 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	401a      	ands	r2, r3
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	bf0c      	ite	eq
 80029f2:	2301      	moveq	r3, #1
 80029f4:	2300      	movne	r3, #0
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	461a      	mov	r2, r3
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d0c3      	beq.n	8002988 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b083      	sub	sp, #12
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	687a      	ldr	r2, [r7, #4]
 8002a18:	6812      	ldr	r2, [r2, #0]
 8002a1a:	68d2      	ldr	r2, [r2, #12]
 8002a1c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a20:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	687a      	ldr	r2, [r7, #4]
 8002a28:	6812      	ldr	r2, [r2, #0]
 8002a2a:	6952      	ldr	r2, [r2, #20]
 8002a2c:	f022 0201 	bic.w	r2, r2, #1
 8002a30:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2220      	movs	r2, #32
 8002a36:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bc80      	pop	{r7}
 8002a42:	4770      	bx	lr

08002a44 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8002a5e:	68f8      	ldr	r0, [r7, #12]
 8002a60:	f7ff ff80 	bl	8002964 <HAL_UART_ErrorCallback>
}
 8002a64:	bf00      	nop
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	2b21      	cmp	r3, #33	; 0x21
 8002a7e:	d143      	bne.n	8002b08 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a88:	d119      	bne.n	8002abe <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	8812      	ldrh	r2, [r2, #0]
 8002a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a9c:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	691b      	ldr	r3, [r3, #16]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d105      	bne.n	8002ab2 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a1b      	ldr	r3, [r3, #32]
 8002aaa:	1c9a      	adds	r2, r3, #2
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	621a      	str	r2, [r3, #32]
 8002ab0:	e00e      	b.n	8002ad0 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6a1b      	ldr	r3, [r3, #32]
 8002ab6:	1c5a      	adds	r2, r3, #1
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	621a      	str	r2, [r3, #32]
 8002abc:	e008      	b.n	8002ad0 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a1b      	ldr	r3, [r3, #32]
 8002ac6:	1c58      	adds	r0, r3, #1
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	6208      	str	r0, [r1, #32]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	b29b      	uxth	r3, r3
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	4619      	mov	r1, r3
 8002ade:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d10f      	bne.n	8002b04 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6812      	ldr	r2, [r2, #0]
 8002aec:	68d2      	ldr	r2, [r2, #12]
 8002aee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002af2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	68d2      	ldr	r2, [r2, #12]
 8002afe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b02:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b04:	2300      	movs	r3, #0
 8002b06:	e000      	b.n	8002b0a <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002b08:	2302      	movs	r3, #2
  }
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	6812      	ldr	r2, [r2, #0]
 8002b24:	68d2      	ldr	r2, [r2, #12]
 8002b26:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b2a:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7ff ff03 	bl	8002940 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	3708      	adds	r7, #8
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	2b22      	cmp	r3, #34	; 0x22
 8002b56:	d171      	bne.n	8002c3c <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b60:	d123      	bne.n	8002baa <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b66:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10e      	bne.n	8002b8e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b86:	1c9a      	adds	r2, r3, #2
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	629a      	str	r2, [r3, #40]	; 0x28
 8002b8c:	e029      	b.n	8002be2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	b29a      	uxth	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	629a      	str	r2, [r3, #40]	; 0x28
 8002ba8:	e01b      	b.n	8002be2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10a      	bne.n	8002bc8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb6:	1c59      	adds	r1, r3, #1
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6291      	str	r1, [r2, #40]	; 0x28
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	6812      	ldr	r2, [r2, #0]
 8002bc0:	6852      	ldr	r2, [r2, #4]
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	701a      	strb	r2, [r3, #0]
 8002bc6:	e00c      	b.n	8002be2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bcc:	1c59      	adds	r1, r3, #1
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	6291      	str	r1, [r2, #40]	; 0x28
 8002bd2:	687a      	ldr	r2, [r7, #4]
 8002bd4:	6812      	ldr	r2, [r2, #0]
 8002bd6:	6852      	ldr	r2, [r2, #4]
 8002bd8:	b2d2      	uxtb	r2, r2
 8002bda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002bde:	b2d2      	uxtb	r2, r2
 8002be0:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	4619      	mov	r1, r3
 8002bf0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d120      	bne.n	8002c38 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6812      	ldr	r2, [r2, #0]
 8002bfe:	68d2      	ldr	r2, [r2, #12]
 8002c00:	f022 0220 	bic.w	r2, r2, #32
 8002c04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	68d2      	ldr	r2, [r2, #12]
 8002c10:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c14:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6812      	ldr	r2, [r2, #0]
 8002c1e:	6952      	ldr	r2, [r2, #20]
 8002c20:	f022 0201 	bic.w	r2, r2, #1
 8002c24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2220      	movs	r2, #32
 8002c2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7ff fe8f 	bl	8002952 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8002c34:	2300      	movs	r3, #0
 8002c36:	e002      	b.n	8002c3e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	e000      	b.n	8002c3e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8002c3c:	2302      	movs	r3, #2
  }
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
	...

08002c48 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	6812      	ldr	r2, [r2, #0]
 8002c5c:	6912      	ldr	r2, [r2, #16]
 8002c5e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	68d2      	ldr	r2, [r2, #12]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689a      	ldr	r2, [r3, #8]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	691b      	ldr	r3, [r3, #16]
 8002c72:	431a      	orrs	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68db      	ldr	r3, [r3, #12]
 8002c8a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002c8e:	f023 030c 	bic.w	r3, r3, #12
 8002c92:	68f9      	ldr	r1, [r7, #12]
 8002c94:	430b      	orrs	r3, r1
 8002c96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6812      	ldr	r2, [r2, #0]
 8002ca0:	6952      	ldr	r2, [r2, #20]
 8002ca2:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	6992      	ldr	r2, [r2, #24]
 8002caa:	430a      	orrs	r2, r1
 8002cac:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a6f      	ldr	r2, [pc, #444]	; (8002e70 <UART_SetConfig+0x228>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d16b      	bne.n	8002d90 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681c      	ldr	r4, [r3, #0]
 8002cbc:	f7fe f9ec 	bl	8001098 <HAL_RCC_GetPCLK2Freq>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4413      	add	r3, r2
 8002cc8:	009a      	lsls	r2, r3, #2
 8002cca:	441a      	add	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd6:	4a67      	ldr	r2, [pc, #412]	; (8002e74 <UART_SetConfig+0x22c>)
 8002cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cdc:	095b      	lsrs	r3, r3, #5
 8002cde:	011d      	lsls	r5, r3, #4
 8002ce0:	f7fe f9da 	bl	8001098 <HAL_RCC_GetPCLK2Freq>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	009a      	lsls	r2, r3, #2
 8002cee:	441a      	add	r2, r3
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	fbb2 f6f3 	udiv	r6, r2, r3
 8002cfa:	f7fe f9cd 	bl	8001098 <HAL_RCC_GetPCLK2Freq>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	4613      	mov	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	009a      	lsls	r2, r3, #2
 8002d08:	441a      	add	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	009b      	lsls	r3, r3, #2
 8002d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d14:	4a57      	ldr	r2, [pc, #348]	; (8002e74 <UART_SetConfig+0x22c>)
 8002d16:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1a:	095b      	lsrs	r3, r3, #5
 8002d1c:	2264      	movs	r2, #100	; 0x64
 8002d1e:	fb02 f303 	mul.w	r3, r2, r3
 8002d22:	1af3      	subs	r3, r6, r3
 8002d24:	011b      	lsls	r3, r3, #4
 8002d26:	3332      	adds	r3, #50	; 0x32
 8002d28:	4a52      	ldr	r2, [pc, #328]	; (8002e74 <UART_SetConfig+0x22c>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d34:	441d      	add	r5, r3
 8002d36:	f7fe f9af 	bl	8001098 <HAL_RCC_GetPCLK2Freq>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	4613      	mov	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	4413      	add	r3, r2
 8002d42:	009a      	lsls	r2, r3, #2
 8002d44:	441a      	add	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8002d50:	f7fe f9a2 	bl	8001098 <HAL_RCC_GetPCLK2Freq>
 8002d54:	4602      	mov	r2, r0
 8002d56:	4613      	mov	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	009a      	lsls	r2, r3, #2
 8002d5e:	441a      	add	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6a:	4a42      	ldr	r2, [pc, #264]	; (8002e74 <UART_SetConfig+0x22c>)
 8002d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d70:	095b      	lsrs	r3, r3, #5
 8002d72:	2264      	movs	r2, #100	; 0x64
 8002d74:	fb02 f303 	mul.w	r3, r2, r3
 8002d78:	1af3      	subs	r3, r6, r3
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	3332      	adds	r3, #50	; 0x32
 8002d7e:	4a3d      	ldr	r2, [pc, #244]	; (8002e74 <UART_SetConfig+0x22c>)
 8002d80:	fba2 2303 	umull	r2, r3, r2, r3
 8002d84:	095b      	lsrs	r3, r3, #5
 8002d86:	f003 030f 	and.w	r3, r3, #15
 8002d8a:	442b      	add	r3, r5
 8002d8c:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002d8e:	e06a      	b.n	8002e66 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681c      	ldr	r4, [r3, #0]
 8002d94:	f7fe f96c 	bl	8001070 <HAL_RCC_GetPCLK1Freq>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	009a      	lsls	r2, r3, #2
 8002da2:	441a      	add	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dae:	4a31      	ldr	r2, [pc, #196]	; (8002e74 <UART_SetConfig+0x22c>)
 8002db0:	fba2 2303 	umull	r2, r3, r2, r3
 8002db4:	095b      	lsrs	r3, r3, #5
 8002db6:	011d      	lsls	r5, r3, #4
 8002db8:	f7fe f95a 	bl	8001070 <HAL_RCC_GetPCLK1Freq>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	009a      	lsls	r2, r3, #2
 8002dc6:	441a      	add	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	009b      	lsls	r3, r3, #2
 8002dce:	fbb2 f6f3 	udiv	r6, r2, r3
 8002dd2:	f7fe f94d 	bl	8001070 <HAL_RCC_GetPCLK1Freq>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	4613      	mov	r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	4413      	add	r3, r2
 8002dde:	009a      	lsls	r2, r3, #2
 8002de0:	441a      	add	r2, r3
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dec:	4a21      	ldr	r2, [pc, #132]	; (8002e74 <UART_SetConfig+0x22c>)
 8002dee:	fba2 2303 	umull	r2, r3, r2, r3
 8002df2:	095b      	lsrs	r3, r3, #5
 8002df4:	2264      	movs	r2, #100	; 0x64
 8002df6:	fb02 f303 	mul.w	r3, r2, r3
 8002dfa:	1af3      	subs	r3, r6, r3
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	3332      	adds	r3, #50	; 0x32
 8002e00:	4a1c      	ldr	r2, [pc, #112]	; (8002e74 <UART_SetConfig+0x22c>)
 8002e02:	fba2 2303 	umull	r2, r3, r2, r3
 8002e06:	095b      	lsrs	r3, r3, #5
 8002e08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e0c:	441d      	add	r5, r3
 8002e0e:	f7fe f92f 	bl	8001070 <HAL_RCC_GetPCLK1Freq>
 8002e12:	4602      	mov	r2, r0
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	009a      	lsls	r2, r3, #2
 8002e1c:	441a      	add	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	fbb2 f6f3 	udiv	r6, r2, r3
 8002e28:	f7fe f922 	bl	8001070 <HAL_RCC_GetPCLK1Freq>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	4613      	mov	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	4413      	add	r3, r2
 8002e34:	009a      	lsls	r2, r3, #2
 8002e36:	441a      	add	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e42:	4a0c      	ldr	r2, [pc, #48]	; (8002e74 <UART_SetConfig+0x22c>)
 8002e44:	fba2 2303 	umull	r2, r3, r2, r3
 8002e48:	095b      	lsrs	r3, r3, #5
 8002e4a:	2264      	movs	r2, #100	; 0x64
 8002e4c:	fb02 f303 	mul.w	r3, r2, r3
 8002e50:	1af3      	subs	r3, r6, r3
 8002e52:	011b      	lsls	r3, r3, #4
 8002e54:	3332      	adds	r3, #50	; 0x32
 8002e56:	4a07      	ldr	r2, [pc, #28]	; (8002e74 <UART_SetConfig+0x22c>)
 8002e58:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	442b      	add	r3, r5
 8002e64:	60a3      	str	r3, [r4, #8]
}
 8002e66:	bf00      	nop
 8002e68:	3714      	adds	r7, #20
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40013800 	.word	0x40013800
 8002e74:	51eb851f 	.word	0x51eb851f

08002e78 <BuzzerSetFreq>:
#include "buzzer.h"
#include "tim.h"

void BuzzerSetFreq(uint16_t freq) {
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	80fb      	strh	r3, [r7, #6]
	htim2.Instance->PSC = (SystemCoreClock / (2 * BUZZER_VOLUME_MAX * freq)) - 1;
 8002e82:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <BuzzerSetFreq+0x30>)
 8002e84:	6819      	ldr	r1, [r3, #0]
 8002e86:	4b09      	ldr	r3, [pc, #36]	; (8002eac <BuzzerSetFreq+0x34>)
 8002e88:	6818      	ldr	r0, [r3, #0]
 8002e8a:	88fa      	ldrh	r2, [r7, #6]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	4413      	add	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e98:	3b01      	subs	r3, #1
 8002e9a:	628b      	str	r3, [r1, #40]	; 0x28
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bc80      	pop	{r7}
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000354 	.word	0x20000354
 8002eac:	2000008c 	.word	0x2000008c

08002eb0 <BuzzerSetVolume>:

void BuzzerSetVolume(uint16_t volume) {
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	80fb      	strh	r3, [r7, #6]
	if (volume > BUZZER_VOLUME_MAX) volume = BUZZER_VOLUME_MAX;
 8002eba:	88fb      	ldrh	r3, [r7, #6]
 8002ebc:	2b0a      	cmp	r3, #10
 8002ebe:	d901      	bls.n	8002ec4 <BuzzerSetVolume+0x14>
 8002ec0:	230a      	movs	r3, #10
 8002ec2:	80fb      	strh	r3, [r7, #6]
	htim2.Instance->CCR4 = volume;
 8002ec4:	4b04      	ldr	r3, [pc, #16]	; (8002ed8 <BuzzerSetVolume+0x28>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	88fa      	ldrh	r2, [r7, #6]
 8002eca:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002ecc:	bf00      	nop
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bc80      	pop	{r7}
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	20000354 	.word	0x20000354

08002edc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee2:	f107 0310 	add.w	r3, r7, #16
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	605a      	str	r2, [r3, #4]
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ef0:	4a49      	ldr	r2, [pc, #292]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002ef2:	4b49      	ldr	r3, [pc, #292]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002ef4:	699b      	ldr	r3, [r3, #24]
 8002ef6:	f043 0310 	orr.w	r3, r3, #16
 8002efa:	6193      	str	r3, [r2, #24]
 8002efc:	4b46      	ldr	r3, [pc, #280]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f003 0310 	and.w	r3, r3, #16
 8002f04:	60fb      	str	r3, [r7, #12]
 8002f06:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f08:	4a43      	ldr	r2, [pc, #268]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f0a:	4b43      	ldr	r3, [pc, #268]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	f043 0320 	orr.w	r3, r3, #32
 8002f12:	6193      	str	r3, [r2, #24]
 8002f14:	4b40      	ldr	r3, [pc, #256]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	f003 0320 	and.w	r3, r3, #32
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f20:	4a3d      	ldr	r2, [pc, #244]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f22:	4b3d      	ldr	r3, [pc, #244]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f24:	699b      	ldr	r3, [r3, #24]
 8002f26:	f043 0304 	orr.w	r3, r3, #4
 8002f2a:	6193      	str	r3, [r2, #24]
 8002f2c:	4b3a      	ldr	r3, [pc, #232]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	607b      	str	r3, [r7, #4]
 8002f36:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f38:	4a37      	ldr	r2, [pc, #220]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f3a:	4b37      	ldr	r3, [pc, #220]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	f043 0308 	orr.w	r3, r3, #8
 8002f42:	6193      	str	r3, [r2, #24]
 8002f44:	4b34      	ldr	r3, [pc, #208]	; (8003018 <MX_GPIO_Init+0x13c>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	f003 0308 	and.w	r3, r3, #8
 8002f4c:	603b      	str	r3, [r7, #0]
 8002f4e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ONEWire_GPIO_Port, ONEWire_Pin, GPIO_PIN_RESET);
 8002f50:	2200      	movs	r2, #0
 8002f52:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002f56:	4831      	ldr	r0, [pc, #196]	; (800301c <MX_GPIO_Init+0x140>)
 8002f58:	f7fd fc75 	bl	8000846 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_CS_Pin|RGB_BLUE_Pin|RGB_GREEN_Pin|RGB_RED_Pin, GPIO_PIN_SET);
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f241 0138 	movw	r1, #4152	; 0x1038
 8002f62:	482f      	ldr	r0, [pc, #188]	; (8003020 <MX_GPIO_Init+0x144>)
 8002f64:	f7fd fc6f 	bl	8000846 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS485_DE_Pin|RS485_RE_Pin, GPIO_PIN_SET);
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002f6e:	482d      	ldr	r0, [pc, #180]	; (8003024 <MX_GPIO_Init+0x148>)
 8002f70:	f7fd fc69 	bl	8000846 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ONEWire_Pin;
 8002f74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002f7a:	2311      	movs	r3, #17
 8002f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f82:	2302      	movs	r3, #2
 8002f84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ONEWire_GPIO_Port, &GPIO_InitStruct);
 8002f86:	f107 0310 	add.w	r3, r7, #16
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4823      	ldr	r0, [pc, #140]	; (800301c <MX_GPIO_Init+0x140>)
 8002f8e:	f7fd fae5 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = ROW4_Pin|ROW3_Pin|ROW2_Pin|ROW1_Pin 
 8002f92:	231f      	movs	r3, #31
 8002f94:	613b      	str	r3, [r7, #16]
                          |ROW0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f96:	2300      	movs	r3, #0
 8002f98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f9e:	f107 0310 	add.w	r3, r7, #16
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	481f      	ldr	r0, [pc, #124]	; (8003024 <MX_GPIO_Init+0x148>)
 8002fa6:	f7fd fad9 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = COL2_Pin|COL1_Pin|COL0_Pin;
 8002faa:	23e0      	movs	r3, #224	; 0xe0
 8002fac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002fae:	4b1e      	ldr	r3, [pc, #120]	; (8003028 <MX_GPIO_Init+0x14c>)
 8002fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fb6:	f107 0310 	add.w	r3, r7, #16
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4819      	ldr	r0, [pc, #100]	; (8003024 <MX_GPIO_Init+0x148>)
 8002fbe:	f7fd facd 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_CS_Pin|RGB_BLUE_Pin|RGB_GREEN_Pin|RGB_RED_Pin;
 8002fc2:	f241 0338 	movw	r3, #4152	; 0x1038
 8002fc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd4:	f107 0310 	add.w	r3, r7, #16
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4811      	ldr	r0, [pc, #68]	; (8003020 <MX_GPIO_Init+0x144>)
 8002fdc:	f7fd fabe 	bl	800055c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RS485_DE_Pin|RS485_RE_Pin;
 8002fe0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002fe4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fea:	2300      	movs	r3, #0
 8002fec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff2:	f107 0310 	add.w	r3, r7, #16
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	480a      	ldr	r0, [pc, #40]	; (8003024 <MX_GPIO_Init+0x148>)
 8002ffa:	f7fd faaf 	bl	800055c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002ffe:	2200      	movs	r2, #0
 8003000:	2100      	movs	r1, #0
 8003002:	2017      	movs	r0, #23
 8003004:	f7fd f9f7 	bl	80003f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003008:	2017      	movs	r0, #23
 800300a:	f7fd fa10 	bl	800042e <HAL_NVIC_EnableIRQ>

}
 800300e:	bf00      	nop
 8003010:	3720      	adds	r7, #32
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	40021000 	.word	0x40021000
 800301c:	40011000 	.word	0x40011000
 8003020:	40010c00 	.word	0x40010c00
 8003024:	40010800 	.word	0x40010800
 8003028:	10210000 	.word	0x10210000

0800302c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003032:	f7fd f88b 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003036:	f000 f889 	bl	800314c <SystemClock_Config>
 * TIM4  1 -  Modbus RTU (RS485)
 */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800303a:	f7ff ff4f 	bl	8002edc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800303e:	f003 f89f 	bl	8006180 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003042:	f002 ff09 	bl	8005e58 <MX_TIM2_Init>
  MX_SPI2_Init();
 8003046:	f002 fd3f 	bl	8005ac8 <MX_SPI2_Init>
  MX_TIM4_Init();
 800304a:	f002 ff91 	bl	8005f70 <MX_TIM4_Init>
	if (*ModBusIDFromFlash == 0 || *ModBusIDFromFlash > 250) {
		eStatus = eMBInit(MB_RTU, ModBusSlaveID, 0, 115200, MB_PAR_NONE);
	} else eStatus = eMBInit(MB_RTU, *ModBusIDFromFlash, 0, 115200, MB_PAR_NONE);
	*/

    eMBInit(MB_RTU, ModBusSlaveID, 0, 115200, MB_PAR_NONE);
 800304e:	2300      	movs	r3, #0
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8003056:	2200      	movs	r2, #0
 8003058:	2195      	movs	r1, #149	; 0x95
 800305a:	2000      	movs	r0, #0
 800305c:	f001 ff86 	bl	8004f6c <eMBInit>
	eStatus = eMBEnable();
 8003060:	f002 f800 	bl	8005064 <eMBEnable>
 8003064:	4603      	mov	r3, r0
 8003066:	461a      	mov	r2, r3
 8003068:	4b31      	ldr	r3, [pc, #196]	; (8003130 <main+0x104>)
 800306a:	701a      	strb	r2, [r3, #0]

	ow.GPIO = ONEWire_GPIO_Port;
 800306c:	4b31      	ldr	r3, [pc, #196]	; (8003134 <main+0x108>)
 800306e:	4a32      	ldr	r2, [pc, #200]	; (8003138 <main+0x10c>)
 8003070:	601a      	str	r2, [r3, #0]
	ow.GPIO_Pin = ONEWire_Pin;
 8003072:	4b30      	ldr	r3, [pc, #192]	; (8003134 <main+0x108>)
 8003074:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003078:	809a      	strh	r2, [r3, #4]

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800307a:	210c      	movs	r1, #12
 800307c:	482f      	ldr	r0, [pc, #188]	; (800313c <main+0x110>)
 800307e:	f7fe fb3b 	bl	80016f8 <HAL_TIM_PWM_Start>

	for (int i = 0; i < NumOfRegs; ++i) {									//  ,  
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	e007      	b.n	8003098 <main+0x6c>
		ModbusRegistersData16bit[i] = 0x0000;
 8003088:	4a2d      	ldr	r2, [pc, #180]	; (8003140 <main+0x114>)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2100      	movs	r1, #0
 800308e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NumOfRegs; ++i) {									//  ,  
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	3301      	adds	r3, #1
 8003096:	60fb      	str	r3, [r7, #12]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2b09      	cmp	r3, #9
 800309c:	ddf4      	ble.n	8003088 <main+0x5c>
	}
	ModbusRegistersData16bit[VersionRegister] = 0x4 * 256 + 0x03;		//   (  )
 800309e:	4b28      	ldr	r3, [pc, #160]	; (8003140 <main+0x114>)
 80030a0:	f240 4203 	movw	r2, #1027	; 0x403
 80030a4:	81da      	strh	r2, [r3, #14]

	for (int i = LED_PIT; i <= LED_15; ++i) {
 80030a6:	2300      	movs	r3, #0
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	e009      	b.n	80030c0 <main+0x94>
		SetLEDPin(i, 1);
 80030ac:	2101      	movs	r1, #1
 80030ae:	68b8      	ldr	r0, [r7, #8]
 80030b0:	f000 fe16 	bl	8003ce0 <SetLEDPin>
		//SetLEDPin(i-1, 0);
		SendToShiftRegisters(LEDs);
 80030b4:	4823      	ldr	r0, [pc, #140]	; (8003144 <main+0x118>)
 80030b6:	f000 fddb 	bl	8003c70 <SendToShiftRegisters>
	for (int i = LED_PIT; i <= LED_15; ++i) {
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	3301      	adds	r3, #1
 80030be:	60bb      	str	r3, [r7, #8]
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2b13      	cmp	r3, #19
 80030c4:	ddf2      	ble.n	80030ac <main+0x80>
		//HAL_Delay(500);
	 }
	HAL_Delay(500);
 80030c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80030ca:	f7fd f8a1 	bl	8000210 <HAL_Delay>

	SendToShiftRegisters(LEDs);
 80030ce:	481d      	ldr	r0, [pc, #116]	; (8003144 <main+0x118>)
 80030d0:	f000 fdce 	bl	8003c70 <SendToShiftRegisters>
	//PlayOKTones();

	//WriteToFlash(0x5678);

	//uint16_t* fls = ReadModBusIDFromFlash();
	SwitchCurrentPVKPMode(WaitForCard);
 80030d4:	2001      	movs	r0, #1
 80030d6:	f000 fd1d 	bl	8003b14 <SwitchCurrentPVKPMode>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  eMBPoll();
 80030da:	f001 ffdf 	bl	800509c <eMBPoll>
	  LoopPlayer();
 80030de:	f000 fd95 	bl	8003c0c <LoopPlayer>
	  ProcessCurrentLEDs();
 80030e2:	f000 fb11 	bl	8003708 <ProcessCurrentLEDs>
	  ProcessCurrentLights();
 80030e6:	f000 fcad 	bl	8003a44 <ProcessCurrentLights>
	  ProcessCurrentMode();
 80030ea:	f000 f95b 	bl	80033a4 <ProcessCurrentMode>
	  ProcessKeyPad();
 80030ee:	f000 f9dd 	bl	80034ac <ProcessKeyPad>

	  //  
	  usSRegHoldBuf[OutputRegister] = ModbusRegistersData16bit[OutputRegister];
 80030f2:	4b13      	ldr	r3, [pc, #76]	; (8003140 <main+0x114>)
 80030f4:	881a      	ldrh	r2, [r3, #0]
 80030f6:	4b14      	ldr	r3, [pc, #80]	; (8003148 <main+0x11c>)
 80030f8:	801a      	strh	r2, [r3, #0]
	  ModbusRegistersData16bit[InputModeRegister] = usSRegHoldBuf[InputModeRegister];
 80030fa:	4b13      	ldr	r3, [pc, #76]	; (8003148 <main+0x11c>)
 80030fc:	885a      	ldrh	r2, [r3, #2]
 80030fe:	4b10      	ldr	r3, [pc, #64]	; (8003140 <main+0x114>)
 8003100:	805a      	strh	r2, [r3, #2]
	  ModbusRegistersData16bit[InputLightRegister] = usSRegHoldBuf[InputLightRegister];
 8003102:	4b11      	ldr	r3, [pc, #68]	; (8003148 <main+0x11c>)
 8003104:	889a      	ldrh	r2, [r3, #4]
 8003106:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <main+0x114>)
 8003108:	809a      	strh	r2, [r3, #4]
	  for (int i = 3; i <= 9; ++i) {						//      Modbus RTU
 800310a:	2303      	movs	r3, #3
 800310c:	607b      	str	r3, [r7, #4]
 800310e:	e00a      	b.n	8003126 <main+0xfa>
		  usSRegHoldBuf[i] = ModbusRegistersData16bit[i];
 8003110:	4a0b      	ldr	r2, [pc, #44]	; (8003140 <main+0x114>)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8003118:	4a0b      	ldr	r2, [pc, #44]	; (8003148 <main+0x11c>)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	  for (int i = 3; i <= 9; ++i) {						//      Modbus RTU
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	3301      	adds	r3, #1
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b09      	cmp	r3, #9
 800312a:	ddf1      	ble.n	8003110 <main+0xe4>
	  eMBPoll();
 800312c:	e7d5      	b.n	80030da <main+0xae>
 800312e:	bf00      	nop
 8003130:	200000dc 	.word	0x200000dc
 8003134:	20000198 	.word	0x20000198
 8003138:	40011000 	.word	0x40011000
 800313c:	20000354 	.word	0x20000354
 8003140:	20000150 	.word	0x20000150
 8003144:	20000008 	.word	0x20000008
 8003148:	2000016c 	.word	0x2000016c

0800314c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b090      	sub	sp, #64	; 0x40
 8003150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003152:	f107 0318 	add.w	r3, r7, #24
 8003156:	2228      	movs	r2, #40	; 0x28
 8003158:	2100      	movs	r1, #0
 800315a:	4618      	mov	r0, r3
 800315c:	f003 f923 	bl	80063a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003160:	1d3b      	adds	r3, r7, #4
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]
 8003166:	605a      	str	r2, [r3, #4]
 8003168:	609a      	str	r2, [r3, #8]
 800316a:	60da      	str	r2, [r3, #12]
 800316c:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800316e:	2301      	movs	r3, #1
 8003170:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003172:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003176:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003178:	2300      	movs	r3, #0
 800317a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800317c:	2301      	movs	r3, #1
 800317e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003180:	2302      	movs	r3, #2
 8003182:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003184:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003188:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800318a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800318e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003190:	f107 0318 	add.w	r3, r7, #24
 8003194:	4618      	mov	r0, r3
 8003196:	f7fd fb87 	bl	80008a8 <HAL_RCC_OscConfig>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80031a0:	f001 fa3a 	bl	8004618 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031a4:	230f      	movs	r3, #15
 80031a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031a8:	2302      	movs	r3, #2
 80031aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031ac:	2300      	movs	r3, #0
 80031ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80031b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80031ba:	1d3b      	adds	r3, r7, #4
 80031bc:	2102      	movs	r1, #2
 80031be:	4618      	mov	r0, r3
 80031c0:	f7fd fdd2 	bl	8000d68 <HAL_RCC_ClockConfig>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80031ca:	f001 fa25 	bl	8004618 <Error_Handler>
  }
  /** Enables the Clock Security System 
  */
  HAL_RCC_EnableCSS();
 80031ce:	f7fd fed7 	bl	8000f80 <HAL_RCC_EnableCSS>
}
 80031d2:	bf00      	nop
 80031d4:	3740      	adds	r7, #64	; 0x40
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <ReadNFCCard>:
	if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, FLASH_MBID_START_ADDR, data));
	HAL_FLASH_Lock();                        //   
}
*/

void ReadNFCCard (void) {										//  NFC 
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
	uint32_t CurrentTime = HAL_GetTick();
 80031e2:	f7fd f80b 	bl	80001fc <HAL_GetTick>
 80031e6:	6038      	str	r0, [r7, #0]
	if (CurrentTime - LastCardReadTime > 2000) {						//     2 
 80031e8:	4b37      	ldr	r3, [pc, #220]	; (80032c8 <ReadNFCCard+0xec>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80031f4:	d964      	bls.n	80032c0 <ReadNFCCard+0xe4>
		if (one_wire_reset(&ow)) { 										//   
 80031f6:	4835      	ldr	r0, [pc, #212]	; (80032cc <ReadNFCCard+0xf0>)
 80031f8:	f002 faf8 	bl	80057ec <one_wire_reset>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d05e      	beq.n	80032c0 <ReadNFCCard+0xe4>
			one_wire_read_rom(&ow, &NFCCard);							//   " ROM"
 8003202:	4933      	ldr	r1, [pc, #204]	; (80032d0 <ReadNFCCard+0xf4>)
 8003204:	4831      	ldr	r0, [pc, #196]	; (80032cc <ReadNFCCard+0xf0>)
 8003206:	f002 fc3c 	bl	8005a82 <one_wire_read_rom>
			if (NFCCard.family_code > 0) {								//   
 800320a:	4b31      	ldr	r3, [pc, #196]	; (80032d0 <ReadNFCCard+0xf4>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d037      	beq.n	8003282 <ReadNFCCard+0xa6>

				CardID[0] = NFCCard.family_code;
 8003212:	4b2f      	ldr	r3, [pc, #188]	; (80032d0 <ReadNFCCard+0xf4>)
 8003214:	781a      	ldrb	r2, [r3, #0]
 8003216:	4b2f      	ldr	r3, [pc, #188]	; (80032d4 <ReadNFCCard+0xf8>)
 8003218:	701a      	strb	r2, [r3, #0]
				CardID[1] = NFCCard.serial[0];
 800321a:	4b2d      	ldr	r3, [pc, #180]	; (80032d0 <ReadNFCCard+0xf4>)
 800321c:	785a      	ldrb	r2, [r3, #1]
 800321e:	4b2d      	ldr	r3, [pc, #180]	; (80032d4 <ReadNFCCard+0xf8>)
 8003220:	705a      	strb	r2, [r3, #1]
				CardID[2] = NFCCard.serial[1];	//  3
 8003222:	4b2b      	ldr	r3, [pc, #172]	; (80032d0 <ReadNFCCard+0xf4>)
 8003224:	789a      	ldrb	r2, [r3, #2]
 8003226:	4b2b      	ldr	r3, [pc, #172]	; (80032d4 <ReadNFCCard+0xf8>)
 8003228:	709a      	strb	r2, [r3, #2]
				CardID[3] = NFCCard.serial[2];	//  2
 800322a:	4b29      	ldr	r3, [pc, #164]	; (80032d0 <ReadNFCCard+0xf4>)
 800322c:	78da      	ldrb	r2, [r3, #3]
 800322e:	4b29      	ldr	r3, [pc, #164]	; (80032d4 <ReadNFCCard+0xf8>)
 8003230:	70da      	strb	r2, [r3, #3]
				CardID[4] = NFCCard.serial[3];	//  1
 8003232:	4b27      	ldr	r3, [pc, #156]	; (80032d0 <ReadNFCCard+0xf4>)
 8003234:	791a      	ldrb	r2, [r3, #4]
 8003236:	4b27      	ldr	r3, [pc, #156]	; (80032d4 <ReadNFCCard+0xf8>)
 8003238:	711a      	strb	r2, [r3, #4]
				CardID[5] = NFCCard.serial[4];
 800323a:	4b25      	ldr	r3, [pc, #148]	; (80032d0 <ReadNFCCard+0xf4>)
 800323c:	795a      	ldrb	r2, [r3, #5]
 800323e:	4b25      	ldr	r3, [pc, #148]	; (80032d4 <ReadNFCCard+0xf8>)
 8003240:	715a      	strb	r2, [r3, #5]
				CardID[6] = NFCCard.serial[5];
 8003242:	4b23      	ldr	r3, [pc, #140]	; (80032d0 <ReadNFCCard+0xf4>)
 8003244:	799a      	ldrb	r2, [r3, #6]
 8003246:	4b23      	ldr	r3, [pc, #140]	; (80032d4 <ReadNFCCard+0xf8>)
 8003248:	719a      	strb	r2, [r3, #6]
				CardID[7] = NFCCard.crc;
 800324a:	4b21      	ldr	r3, [pc, #132]	; (80032d0 <ReadNFCCard+0xf4>)
 800324c:	79da      	ldrb	r2, [r3, #7]
 800324e:	4b21      	ldr	r3, [pc, #132]	; (80032d4 <ReadNFCCard+0xf8>)
 8003250:	71da      	strb	r2, [r3, #7]

				//    
				NFCCard.family_code = 0;
 8003252:	4b1f      	ldr	r3, [pc, #124]	; (80032d0 <ReadNFCCard+0xf4>)
 8003254:	2200      	movs	r2, #0
 8003256:	701a      	strb	r2, [r3, #0]
				NFCCard.serial[0] = 0;
 8003258:	4b1d      	ldr	r3, [pc, #116]	; (80032d0 <ReadNFCCard+0xf4>)
 800325a:	2200      	movs	r2, #0
 800325c:	705a      	strb	r2, [r3, #1]
				NFCCard.serial[1] = 0;
 800325e:	4b1c      	ldr	r3, [pc, #112]	; (80032d0 <ReadNFCCard+0xf4>)
 8003260:	2200      	movs	r2, #0
 8003262:	709a      	strb	r2, [r3, #2]
				NFCCard.serial[2] = 0;
 8003264:	4b1a      	ldr	r3, [pc, #104]	; (80032d0 <ReadNFCCard+0xf4>)
 8003266:	2200      	movs	r2, #0
 8003268:	70da      	strb	r2, [r3, #3]
				NFCCard.serial[3] = 0;
 800326a:	4b19      	ldr	r3, [pc, #100]	; (80032d0 <ReadNFCCard+0xf4>)
 800326c:	2200      	movs	r2, #0
 800326e:	711a      	strb	r2, [r3, #4]
				NFCCard.serial[4] = 0;
 8003270:	4b17      	ldr	r3, [pc, #92]	; (80032d0 <ReadNFCCard+0xf4>)
 8003272:	2200      	movs	r2, #0
 8003274:	715a      	strb	r2, [r3, #5]
				NFCCard.serial[5] = 0;
 8003276:	4b16      	ldr	r3, [pc, #88]	; (80032d0 <ReadNFCCard+0xf4>)
 8003278:	2200      	movs	r2, #0
 800327a:	719a      	strb	r2, [r3, #6]
				NFCCard.crc = 0;
 800327c:	4b14      	ldr	r3, [pc, #80]	; (80032d0 <ReadNFCCard+0xf4>)
 800327e:	2200      	movs	r2, #0
 8003280:	71da      	strb	r2, [r3, #7]
			}

			if (!CardMatches(CardID, CurrentCardID)) {
 8003282:	4915      	ldr	r1, [pc, #84]	; (80032d8 <ReadNFCCard+0xfc>)
 8003284:	4813      	ldr	r0, [pc, #76]	; (80032d4 <ReadNFCCard+0xf8>)
 8003286:	f000 f829 	bl	80032dc <CardMatches>
 800328a:	4603      	mov	r3, r0
 800328c:	f083 0301 	eor.w	r3, r3, #1
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d014      	beq.n	80032c0 <ReadNFCCard+0xe4>
				LastCardReadTime = CurrentTime;
 8003296:	4a0c      	ldr	r2, [pc, #48]	; (80032c8 <ReadNFCCard+0xec>)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	6013      	str	r3, [r2, #0]
				for (int i=0; i<8; i++) CurrentCardID[i] = CardID[i];	//     
 800329c:	2300      	movs	r3, #0
 800329e:	607b      	str	r3, [r7, #4]
 80032a0:	e00b      	b.n	80032ba <ReadNFCCard+0xde>
 80032a2:	4a0c      	ldr	r2, [pc, #48]	; (80032d4 <ReadNFCCard+0xf8>)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4413      	add	r3, r2
 80032a8:	7819      	ldrb	r1, [r3, #0]
 80032aa:	4a0b      	ldr	r2, [pc, #44]	; (80032d8 <ReadNFCCard+0xfc>)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4413      	add	r3, r2
 80032b0:	460a      	mov	r2, r1
 80032b2:	701a      	strb	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	3301      	adds	r3, #1
 80032b8:	607b      	str	r3, [r7, #4]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2b07      	cmp	r3, #7
 80032be:	ddf0      	ble.n	80032a2 <ReadNFCCard+0xc6>
			}
		}
	}
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	200000cc 	.word	0x200000cc
 80032cc:	20000198 	.word	0x20000198
 80032d0:	20000164 	.word	0x20000164
 80032d4:	200000b0 	.word	0x200000b0
 80032d8:	200000b8 	.word	0x200000b8

080032dc <CardMatches>:

bool CardMatches (uint8_t Card1[8], uint8_t Card2[8]) {			//    
 80032dc:	b480      	push	{r7}
 80032de:	b085      	sub	sp, #20
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
	int k = 0;
 80032e6:	2300      	movs	r3, #0
 80032e8:	60fb      	str	r3, [r7, #12]
	for (int i=0; i < 8; i++) if (Card1[i] == Card2[i]) k++;
 80032ea:	2300      	movs	r3, #0
 80032ec:	60bb      	str	r3, [r7, #8]
 80032ee:	e00f      	b.n	8003310 <CardMatches+0x34>
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	4413      	add	r3, r2
 80032f6:	781a      	ldrb	r2, [r3, #0]
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	6839      	ldr	r1, [r7, #0]
 80032fc:	440b      	add	r3, r1
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d102      	bne.n	800330a <CardMatches+0x2e>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	3301      	adds	r3, #1
 8003308:	60fb      	str	r3, [r7, #12]
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	3301      	adds	r3, #1
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	2b07      	cmp	r3, #7
 8003314:	ddec      	ble.n	80032f0 <CardMatches+0x14>
	if (k >= 8) return true; else return false;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2b07      	cmp	r3, #7
 800331a:	dd01      	ble.n	8003320 <CardMatches+0x44>
 800331c:	2301      	movs	r3, #1
 800331e:	e000      	b.n	8003322 <CardMatches+0x46>
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3714      	adds	r7, #20
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr

0800332c <IsNewCurrentCard>:

bool IsNewCurrentCard (void) {
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
	bool NewCard = false;
 8003332:	2300      	movs	r3, #0
 8003334:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 8; i++) {
 8003336:	2300      	movs	r3, #0
 8003338:	603b      	str	r3, [r7, #0]
 800333a:	e00a      	b.n	8003352 <IsNewCurrentCard+0x26>
		if (CurrentCardID[i] > 0x00) NewCard = true;
 800333c:	4a09      	ldr	r2, [pc, #36]	; (8003364 <IsNewCurrentCard+0x38>)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	4413      	add	r3, r2
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d001      	beq.n	800334c <IsNewCurrentCard+0x20>
 8003348:	2301      	movs	r3, #1
 800334a:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 8; i++) {
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	3301      	adds	r3, #1
 8003350:	603b      	str	r3, [r7, #0]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	2b07      	cmp	r3, #7
 8003356:	ddf1      	ble.n	800333c <IsNewCurrentCard+0x10>
	}
	return NewCard;
 8003358:	79fb      	ldrb	r3, [r7, #7]
}
 800335a:	4618      	mov	r0, r3
 800335c:	370c      	adds	r7, #12
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr
 8003364:	200000b8 	.word	0x200000b8

08003368 <WriteCurrentCardToCardRegisters>:

void WriteCurrentCardToCardRegisters (void) {
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
	/*    3-6    */
	ModbusRegistersData16bit[CardRegister1] = CurrentCardID[3] * 256 + CurrentCardID[2];
 800336c:	4b0b      	ldr	r3, [pc, #44]	; (800339c <WriteCurrentCardToCardRegisters+0x34>)
 800336e:	78db      	ldrb	r3, [r3, #3]
 8003370:	b29b      	uxth	r3, r3
 8003372:	021b      	lsls	r3, r3, #8
 8003374:	b29a      	uxth	r2, r3
 8003376:	4b09      	ldr	r3, [pc, #36]	; (800339c <WriteCurrentCardToCardRegisters+0x34>)
 8003378:	789b      	ldrb	r3, [r3, #2]
 800337a:	b29b      	uxth	r3, r3
 800337c:	4413      	add	r3, r2
 800337e:	b29a      	uxth	r2, r3
 8003380:	4b07      	ldr	r3, [pc, #28]	; (80033a0 <WriteCurrentCardToCardRegisters+0x38>)
 8003382:	80da      	strh	r2, [r3, #6]
	ModbusRegistersData16bit[CardRegister2] = CurrentCardID[1] * 256;
 8003384:	4b05      	ldr	r3, [pc, #20]	; (800339c <WriteCurrentCardToCardRegisters+0x34>)
 8003386:	785b      	ldrb	r3, [r3, #1]
 8003388:	b29b      	uxth	r3, r3
 800338a:	021b      	lsls	r3, r3, #8
 800338c:	b29a      	uxth	r2, r3
 800338e:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <WriteCurrentCardToCardRegisters+0x38>)
 8003390:	811a      	strh	r2, [r3, #8]
	ModbusRegistersData16bit[CardRegister1] = CurrentCardID[0] * 256 + CurrentCardID[1];
	ModbusRegistersData16bit[CardRegister2] = CurrentCardID[2] * 256 + CurrentCardID[3];
	ModbusRegistersData16bit[CardRegister3] = CurrentCardID[4] * 256 + CurrentCardID[5];
	ModbusRegistersData16bit[CardRegister4] = CurrentCardID[6] * 256 + CurrentCardID[7];
	*/
}
 8003392:	bf00      	nop
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	200000b8 	.word	0x200000b8
 80033a0:	20000150 	.word	0x20000150

080033a4 <ProcessCurrentMode>:

void ProcessCurrentMode (void) {								//    
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
	if (CurrentMode == WaitForCard) {							// <<===   =    (! !)
 80033a8:	4b18      	ldr	r3, [pc, #96]	; (800340c <ProcessCurrentMode+0x68>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d10e      	bne.n	80033ce <ProcessCurrentMode+0x2a>
		ReadNFCCard();											//  
 80033b0:	f7ff ff14 	bl	80031dc <ReadNFCCard>
		if (IsNewCurrentCard()) {										//    
 80033b4:	f7ff ffba 	bl	800332c <IsNewCurrentCard>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d024      	beq.n	8003408 <ProcessCurrentMode+0x64>
			PlayOKTones();
 80033be:	f000 fbd1 	bl	8003b64 <PlayOKTones>
			WriteCurrentCardToCardRegisters();
 80033c2:	f7ff ffd1 	bl	8003368 <WriteCurrentCardToCardRegisters>
			SwitchCurrentPVKPMode(CardLevelRequest);			//  =   
 80033c6:	2002      	movs	r0, #2
 80033c8:	f000 fba4 	bl	8003b14 <SwitchCurrentPVKPMode>
				break;
		}
	} else if (CurrentMode == Downtime_Started) {				// <<===   =  
		//TODO   ?
	}
}
 80033cc:	e01c      	b.n	8003408 <ProcessCurrentMode+0x64>
	} else if (CurrentMode == CardLevelRequest) {				// <<===   =        
 80033ce:	4b0f      	ldr	r3, [pc, #60]	; (800340c <ProcessCurrentMode+0x68>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d118      	bne.n	8003408 <ProcessCurrentMode+0x64>
		GetSystemInputStateFromRegister();								//    
 80033d6:	f000 f831 	bl	800343c <GetSystemInputStateFromRegister>
		switch (SystemStateInput) {
 80033da:	4b0d      	ldr	r3, [pc, #52]	; (8003410 <ProcessCurrentMode+0x6c>)
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d008      	beq.n	80033f4 <ProcessCurrentMode+0x50>
 80033e2:	2b0a      	cmp	r3, #10
 80033e4:	d00a      	beq.n	80033fc <ProcessCurrentMode+0x58>
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d000      	beq.n	80033ec <ProcessCurrentMode+0x48>
				break;
 80033ea:	e00d      	b.n	8003408 <ProcessCurrentMode+0x64>
				SwitchCurrentPVKPMode(Authorized);
 80033ec:	2003      	movs	r0, #3
 80033ee:	f000 fb91 	bl	8003b14 <SwitchCurrentPVKPMode>
				break;
 80033f2:	e009      	b.n	8003408 <ProcessCurrentMode+0x64>
				SwitchCurrentPVKPMode(Authorized);
 80033f4:	2003      	movs	r0, #3
 80033f6:	f000 fb8d 	bl	8003b14 <SwitchCurrentPVKPMode>
				break;
 80033fa:	e005      	b.n	8003408 <ProcessCurrentMode+0x64>
				PlayBadTones();
 80033fc:	f000 fbce 	bl	8003b9c <PlayBadTones>
				SwitchCurrentPVKPMode(WaitForCard);
 8003400:	2001      	movs	r0, #1
 8003402:	f000 fb87 	bl	8003b14 <SwitchCurrentPVKPMode>
				break;
 8003406:	bf00      	nop
}
 8003408:	bf00      	nop
 800340a:	bd80      	pop	{r7, pc}
 800340c:	200000db 	.word	0x200000db
 8003410:	200000d9 	.word	0x200000d9

08003414 <ResetKeypadLEDs>:

void ResetKeypadLEDs (void) {
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
	for (int i = LED_OBR; i <= LED_15; i++) SetLEDPin(i, 0);	//   LED  
 800341a:	2302      	movs	r3, #2
 800341c:	607b      	str	r3, [r7, #4]
 800341e:	e006      	b.n	800342e <ResetKeypadLEDs+0x1a>
 8003420:	2100      	movs	r1, #0
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fc5c 	bl	8003ce0 <SetLEDPin>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	3301      	adds	r3, #1
 800342c:	607b      	str	r3, [r7, #4]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b13      	cmp	r3, #19
 8003432:	ddf5      	ble.n	8003420 <ResetKeypadLEDs+0xc>
}
 8003434:	bf00      	nop
 8003436:	3708      	adds	r7, #8
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <GetSystemInputStateFromRegister>:

void GetSystemInputStateFromRegister (void) {					//      
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
	SystemStateInput = ModbusRegistersData16bit[InputModeRegister];//HighByteOfWord(
 8003440:	4b04      	ldr	r3, [pc, #16]	; (8003454 <GetSystemInputStateFromRegister+0x18>)
 8003442:	885b      	ldrh	r3, [r3, #2]
 8003444:	b2da      	uxtb	r2, r3
 8003446:	4b04      	ldr	r3, [pc, #16]	; (8003458 <GetSystemInputStateFromRegister+0x1c>)
 8003448:	701a      	strb	r2, [r3, #0]
}
 800344a:	bf00      	nop
 800344c:	46bd      	mov	sp, r7
 800344e:	bc80      	pop	{r7}
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	20000150 	.word	0x20000150
 8003458:	200000d9 	.word	0x200000d9

0800345c <GetLightsInputStateFromRegister>:

void GetLightsInputStateFromRegister (void) {
 800345c:	b480      	push	{r7}
 800345e:	af00      	add	r7, sp, #0
	LightsStateInput = ModbusRegistersData16bit[InputLightRegister];//LowByteOfWord(
 8003460:	4b04      	ldr	r3, [pc, #16]	; (8003474 <GetLightsInputStateFromRegister+0x18>)
 8003462:	889b      	ldrh	r3, [r3, #4]
 8003464:	b2da      	uxtb	r2, r3
 8003466:	4b04      	ldr	r3, [pc, #16]	; (8003478 <GetLightsInputStateFromRegister+0x1c>)
 8003468:	701a      	strb	r2, [r3, #0]
}
 800346a:	bf00      	nop
 800346c:	46bd      	mov	sp, r7
 800346e:	bc80      	pop	{r7}
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	20000150 	.word	0x20000150
 8003478:	200000da 	.word	0x200000da

0800347c <ResetInputRegisters>:

void ResetInputRegisters (void) {								//   
 800347c:	b480      	push	{r7}
 800347e:	af00      	add	r7, sp, #0
	ModbusRegistersData16bit[InputModeRegister] = 0x0000;
 8003480:	4b07      	ldr	r3, [pc, #28]	; (80034a0 <ResetInputRegisters+0x24>)
 8003482:	2200      	movs	r2, #0
 8003484:	805a      	strh	r2, [r3, #2]
	ModbusRegistersData16bit[InputLightRegister] = 0x0000;
 8003486:	4b06      	ldr	r3, [pc, #24]	; (80034a0 <ResetInputRegisters+0x24>)
 8003488:	2200      	movs	r2, #0
 800348a:	809a      	strh	r2, [r3, #4]
	SystemStateInput = 0;
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <ResetInputRegisters+0x28>)
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
	LightsStateInput = 0;
 8003492:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <ResetInputRegisters+0x2c>)
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
}
 8003498:	bf00      	nop
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr
 80034a0:	20000150 	.word	0x20000150
 80034a4:	200000d9 	.word	0x200000d9
 80034a8:	200000da 	.word	0x200000da

080034ac <ProcessKeyPad>:

void ProcessKeyPad (void) {										//   
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
	uint8_t key = CurrentKeyPressed;
 80034b2:	4b8e      	ldr	r3, [pc, #568]	; (80036ec <ProcessKeyPad+0x240>)
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	71fb      	strb	r3, [r7, #7]
	if (!KeyPressProcessed && key > 0) {
 80034b8:	4b8d      	ldr	r3, [pc, #564]	; (80036f0 <ProcessKeyPad+0x244>)
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	f083 0301 	eor.w	r3, r3, #1
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	f000 810d 	beq.w	80036e2 <ProcessKeyPad+0x236>
 80034c8:	79fb      	ldrb	r3, [r7, #7]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f000 8109 	beq.w	80036e2 <ProcessKeyPad+0x236>
		switch (CurrentMode) {
 80034d0:	4b88      	ldr	r3, [pc, #544]	; (80036f4 <ProcessKeyPad+0x248>)
 80034d2:	781b      	ldrb	r3, [r3, #0]
 80034d4:	3b01      	subs	r3, #1
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	f200 80fe 	bhi.w	80036d8 <ProcessKeyPad+0x22c>
 80034dc:	a201      	add	r2, pc, #4	; (adr r2, 80034e4 <ProcessKeyPad+0x38>)
 80034de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e2:	bf00      	nop
 80034e4:	080036e1 	.word	0x080036e1
 80034e8:	08003509 	.word	0x08003509
 80034ec:	08003527 	.word	0x08003527
 80034f0:	08003545 	.word	0x08003545
 80034f4:	08003567 	.word	0x08003567
 80034f8:	08003645 	.word	0x08003645
 80034fc:	080035bd 	.word	0x080035bd
 8003500:	0800368f 	.word	0x0800368f
 8003504:	08003601 	.word	0x08003601
					PlayBadTones();
				}
				KeyPressProcessed = true;
				break;*/
			case CardLevelRequest:										//   =   
				if (key == 15) {										//   ('15')
 8003508:	79fb      	ldrb	r3, [r7, #7]
 800350a:	2b0f      	cmp	r3, #15
 800350c:	d105      	bne.n	800351a <ProcessKeyPad+0x6e>
					PlayOKTones();
 800350e:	f000 fb29 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(WaitForCard);
 8003512:	2001      	movs	r0, #1
 8003514:	f000 fafe 	bl	8003b14 <SwitchCurrentPVKPMode>
 8003518:	e001      	b.n	800351e <ProcessKeyPad+0x72>
				} else PlayBadTones();
 800351a:	f000 fb3f 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 800351e:	4b74      	ldr	r3, [pc, #464]	; (80036f0 <ProcessKeyPad+0x244>)
 8003520:	2201      	movs	r2, #1
 8003522:	701a      	strb	r2, [r3, #0]
				break;
 8003524:	e0dd      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Authorized:											//   = 
				if (key == 15) {										//   ('15')
 8003526:	79fb      	ldrb	r3, [r7, #7]
 8003528:	2b0f      	cmp	r3, #15
 800352a:	d105      	bne.n	8003538 <ProcessKeyPad+0x8c>
					PlayOKTones();
 800352c:	f000 fb1a 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(WaitForCard);
 8003530:	2001      	movs	r0, #1
 8003532:	f000 faef 	bl	8003b14 <SwitchCurrentPVKPMode>
 8003536:	e001      	b.n	800353c <ProcessKeyPad+0x90>
				} else PlayBadTones();
 8003538:	f000 fb30 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 800353c:	4b6c      	ldr	r3, [pc, #432]	; (80036f0 <ProcessKeyPad+0x244>)
 800353e:	2201      	movs	r2, #1
 8003540:	701a      	strb	r2, [r3, #0]
				break;
 8003542:	e0ce      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Working:												//   = "" -  
				if (key == 15) {										//   ('15')
 8003544:	79fb      	ldrb	r3, [r7, #7]
 8003546:	2b0f      	cmp	r3, #15
 8003548:	d107      	bne.n	800355a <ProcessKeyPad+0xae>
					PlayOKTones();
 800354a:	f000 fb0b 	bl	8003b64 <PlayOKTones>
					ResetKeypadLEDs();
 800354e:	f7ff ff61 	bl	8003414 <ResetKeypadLEDs>
					SwitchCurrentPVKPMode(WaitForCard);
 8003552:	2001      	movs	r0, #1
 8003554:	f000 fade 	bl	8003b14 <SwitchCurrentPVKPMode>
 8003558:	e001      	b.n	800355e <ProcessKeyPad+0xb2>
				} else PlayBadTones();
 800355a:	f000 fb1f 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 800355e:	4b64      	ldr	r3, [pc, #400]	; (80036f0 <ProcessKeyPad+0x244>)
 8003560:	2201      	movs	r2, #1
 8003562:	701a      	strb	r2, [r3, #0]
				break;
 8003564:	e0bd      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Downtime_Started:										//   =   (?)
				if (key == 15) {										//   ('15')
 8003566:	79fb      	ldrb	r3, [r7, #7]
 8003568:	2b0f      	cmp	r3, #15
 800356a:	d107      	bne.n	800357c <ProcessKeyPad+0xd0>
					PlayOKTones();
 800356c:	f000 fafa 	bl	8003b64 <PlayOKTones>
					ResetKeypadLEDs();
 8003570:	f7ff ff50 	bl	8003414 <ResetKeypadLEDs>
					SwitchCurrentPVKPMode(WaitForCard);
 8003574:	2001      	movs	r0, #1
 8003576:	f000 facd 	bl	8003b14 <SwitchCurrentPVKPMode>
 800357a:	e01b      	b.n	80035b4 <ProcessKeyPad+0x108>
				} else if (key == 13 && SystemStateInput == AuthorizedOperator) {	//    
 800357c:	79fb      	ldrb	r3, [r7, #7]
 800357e:	2b0d      	cmp	r3, #13
 8003580:	d109      	bne.n	8003596 <ProcessKeyPad+0xea>
 8003582:	4b5d      	ldr	r3, [pc, #372]	; (80036f8 <ProcessKeyPad+0x24c>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d105      	bne.n	8003596 <ProcessKeyPad+0xea>
					PlayOKTones();
 800358a:	f000 faeb 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(Downtime_DowntimeChoice);		//  =  
 800358e:	2007      	movs	r0, #7
 8003590:	f000 fac0 	bl	8003b14 <SwitchCurrentPVKPMode>
 8003594:	e00e      	b.n	80035b4 <ProcessKeyPad+0x108>
				} else if (key == 14 && SystemStateInput == AuthorizedMechanic) {	//    
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	2b0e      	cmp	r3, #14
 800359a:	d109      	bne.n	80035b0 <ProcessKeyPad+0x104>
 800359c:	4b56      	ldr	r3, [pc, #344]	; (80036f8 <ProcessKeyPad+0x24c>)
 800359e:	781b      	ldrb	r3, [r3, #0]
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d105      	bne.n	80035b0 <ProcessKeyPad+0x104>
					PlayOKTones();
 80035a4:	f000 fade 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(Downtime_RepairChoice);		//  =  
 80035a8:	2006      	movs	r0, #6
 80035aa:	f000 fab3 	bl	8003b14 <SwitchCurrentPVKPMode>
 80035ae:	e001      	b.n	80035b4 <ProcessKeyPad+0x108>
				} else PlayBadTones();
 80035b0:	f000 faf4 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 80035b4:	4b4e      	ldr	r3, [pc, #312]	; (80036f0 <ProcessKeyPad+0x244>)
 80035b6:	2201      	movs	r2, #1
 80035b8:	701a      	strb	r2, [r3, #0]
				break;
 80035ba:	e092      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Downtime_DowntimeChoice:								//   =   
				if (key >= 1 && key <= 12) {
 80035bc:	79fb      	ldrb	r3, [r7, #7]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00f      	beq.n	80035e2 <ProcessKeyPad+0x136>
 80035c2:	79fb      	ldrb	r3, [r7, #7]
 80035c4:	2b0c      	cmp	r3, #12
 80035c6:	d80c      	bhi.n	80035e2 <ProcessKeyPad+0x136>
					PlayOKTones();
 80035c8:	f000 facc 	bl	8003b64 <PlayOKTones>
					CurrentDowntimeCode = key;
 80035cc:	4a4b      	ldr	r2, [pc, #300]	; (80036fc <ProcessKeyPad+0x250>)
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	7013      	strb	r3, [r2, #0]
					SwitchCurrentPVKPMode(Downtime_DowntimeSelected);	//  =   
 80035d2:	2009      	movs	r0, #9
 80035d4:	f000 fa9e 	bl	8003b14 <SwitchCurrentPVKPMode>
					ModbusRegistersData16bit[DownTimeRegister] = key;
 80035d8:	79fb      	ldrb	r3, [r7, #7]
 80035da:	b29a      	uxth	r2, r3
 80035dc:	4b48      	ldr	r3, [pc, #288]	; (8003700 <ProcessKeyPad+0x254>)
 80035de:	815a      	strh	r2, [r3, #10]
 80035e0:	e00a      	b.n	80035f8 <ProcessKeyPad+0x14c>
				} else if (key == 15) {								//   (15)
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	2b0f      	cmp	r3, #15
 80035e6:	d105      	bne.n	80035f4 <ProcessKeyPad+0x148>
					PlayOKTones();
 80035e8:	f000 fabc 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(WaitForCard);
 80035ec:	2001      	movs	r0, #1
 80035ee:	f000 fa91 	bl	8003b14 <SwitchCurrentPVKPMode>
 80035f2:	e001      	b.n	80035f8 <ProcessKeyPad+0x14c>
				} else PlayBadTones();
 80035f4:	f000 fad2 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 80035f8:	4b3d      	ldr	r3, [pc, #244]	; (80036f0 <ProcessKeyPad+0x244>)
 80035fa:	2201      	movs	r2, #1
 80035fc:	701a      	strb	r2, [r3, #0]
				break;
 80035fe:	e070      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Downtime_DowntimeSelected:								//   =   
				if (key >= 1 && key <= 12) {							//  
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00f      	beq.n	8003626 <ProcessKeyPad+0x17a>
 8003606:	79fb      	ldrb	r3, [r7, #7]
 8003608:	2b0c      	cmp	r3, #12
 800360a:	d80c      	bhi.n	8003626 <ProcessKeyPad+0x17a>
					PlayOKTones();
 800360c:	f000 faaa 	bl	8003b64 <PlayOKTones>
					CurrentDowntimeCode = key;
 8003610:	4a3a      	ldr	r2, [pc, #232]	; (80036fc <ProcessKeyPad+0x250>)
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	7013      	strb	r3, [r2, #0]
					SwitchCurrentPVKPMode(Downtime_DowntimeSelected);	//  =   
 8003616:	2009      	movs	r0, #9
 8003618:	f000 fa7c 	bl	8003b14 <SwitchCurrentPVKPMode>
					ModbusRegistersData16bit[DownTimeRegister] = key;
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	b29a      	uxth	r2, r3
 8003620:	4b37      	ldr	r3, [pc, #220]	; (8003700 <ProcessKeyPad+0x254>)
 8003622:	815a      	strh	r2, [r3, #10]
 8003624:	e00a      	b.n	800363c <ProcessKeyPad+0x190>
				} else if (key == 15) {										//   (15)
 8003626:	79fb      	ldrb	r3, [r7, #7]
 8003628:	2b0f      	cmp	r3, #15
 800362a:	d105      	bne.n	8003638 <ProcessKeyPad+0x18c>
					PlayOKTones();
 800362c:	f000 fa9a 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(WaitForCard);
 8003630:	2001      	movs	r0, #1
 8003632:	f000 fa6f 	bl	8003b14 <SwitchCurrentPVKPMode>
 8003636:	e001      	b.n	800363c <ProcessKeyPad+0x190>
				} else PlayBadTones();
 8003638:	f000 fab0 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 800363c:	4b2c      	ldr	r3, [pc, #176]	; (80036f0 <ProcessKeyPad+0x244>)
 800363e:	2201      	movs	r2, #1
 8003640:	701a      	strb	r2, [r3, #0]
				break;
 8003642:	e04e      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Downtime_RepairChoice:									//   =   
				if (key >= 1 && key <= 8) {
 8003644:	79fb      	ldrb	r3, [r7, #7]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00f      	beq.n	800366a <ProcessKeyPad+0x1be>
 800364a:	79fb      	ldrb	r3, [r7, #7]
 800364c:	2b08      	cmp	r3, #8
 800364e:	d80c      	bhi.n	800366a <ProcessKeyPad+0x1be>
					PlayOKTones();
 8003650:	f000 fa88 	bl	8003b64 <PlayOKTones>
					CurrentRepairCode = key;
 8003654:	4a2b      	ldr	r2, [pc, #172]	; (8003704 <ProcessKeyPad+0x258>)
 8003656:	79fb      	ldrb	r3, [r7, #7]
 8003658:	7013      	strb	r3, [r2, #0]
					SwitchCurrentPVKPMode(Downtime_ReparSelected);
 800365a:	2008      	movs	r0, #8
 800365c:	f000 fa5a 	bl	8003b14 <SwitchCurrentPVKPMode>
					ModbusRegistersData16bit[RepairRegister] = key;
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	b29a      	uxth	r2, r3
 8003664:	4b26      	ldr	r3, [pc, #152]	; (8003700 <ProcessKeyPad+0x254>)
 8003666:	819a      	strh	r2, [r3, #12]
 8003668:	e00d      	b.n	8003686 <ProcessKeyPad+0x1da>
				} else if (key == 15 || key == 9) {					//   (15)  "  "
 800366a:	79fb      	ldrb	r3, [r7, #7]
 800366c:	2b0f      	cmp	r3, #15
 800366e:	d002      	beq.n	8003676 <ProcessKeyPad+0x1ca>
 8003670:	79fb      	ldrb	r3, [r7, #7]
 8003672:	2b09      	cmp	r3, #9
 8003674:	d105      	bne.n	8003682 <ProcessKeyPad+0x1d6>
					PlayOKTones();
 8003676:	f000 fa75 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(Downtime_DowntimeChoice);
 800367a:	2007      	movs	r0, #7
 800367c:	f000 fa4a 	bl	8003b14 <SwitchCurrentPVKPMode>
 8003680:	e001      	b.n	8003686 <ProcessKeyPad+0x1da>
				} else PlayBadTones();
 8003682:	f000 fa8b 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 8003686:	4b1a      	ldr	r3, [pc, #104]	; (80036f0 <ProcessKeyPad+0x244>)
 8003688:	2201      	movs	r2, #1
 800368a:	701a      	strb	r2, [r3, #0]
				break;
 800368c:	e029      	b.n	80036e2 <ProcessKeyPad+0x236>
			case Downtime_ReparSelected:								//   
				if (key >= 1 && key <= 8) {								//  
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00f      	beq.n	80036b4 <ProcessKeyPad+0x208>
 8003694:	79fb      	ldrb	r3, [r7, #7]
 8003696:	2b08      	cmp	r3, #8
 8003698:	d80c      	bhi.n	80036b4 <ProcessKeyPad+0x208>
					PlayOKTones();
 800369a:	f000 fa63 	bl	8003b64 <PlayOKTones>
					CurrentRepairCode = key;
 800369e:	4a19      	ldr	r2, [pc, #100]	; (8003704 <ProcessKeyPad+0x258>)
 80036a0:	79fb      	ldrb	r3, [r7, #7]
 80036a2:	7013      	strb	r3, [r2, #0]
					SwitchCurrentPVKPMode(Downtime_ReparSelected);
 80036a4:	2008      	movs	r0, #8
 80036a6:	f000 fa35 	bl	8003b14 <SwitchCurrentPVKPMode>
					ModbusRegistersData16bit[RepairRegister] = key;
 80036aa:	79fb      	ldrb	r3, [r7, #7]
 80036ac:	b29a      	uxth	r2, r3
 80036ae:	4b14      	ldr	r3, [pc, #80]	; (8003700 <ProcessKeyPad+0x254>)
 80036b0:	819a      	strh	r2, [r3, #12]
 80036b2:	e00d      	b.n	80036d0 <ProcessKeyPad+0x224>
				} else if (key == 15 || key == 9) {							//   (15) /   
 80036b4:	79fb      	ldrb	r3, [r7, #7]
 80036b6:	2b0f      	cmp	r3, #15
 80036b8:	d002      	beq.n	80036c0 <ProcessKeyPad+0x214>
 80036ba:	79fb      	ldrb	r3, [r7, #7]
 80036bc:	2b09      	cmp	r3, #9
 80036be:	d105      	bne.n	80036cc <ProcessKeyPad+0x220>
					PlayOKTones();
 80036c0:	f000 fa50 	bl	8003b64 <PlayOKTones>
					SwitchCurrentPVKPMode(WaitForCard);
 80036c4:	2001      	movs	r0, #1
 80036c6:	f000 fa25 	bl	8003b14 <SwitchCurrentPVKPMode>
 80036ca:	e001      	b.n	80036d0 <ProcessKeyPad+0x224>
				} else PlayBadTones();
 80036cc:	f000 fa66 	bl	8003b9c <PlayBadTones>
				KeyPressProcessed = true;
 80036d0:	4b07      	ldr	r3, [pc, #28]	; (80036f0 <ProcessKeyPad+0x244>)
 80036d2:	2201      	movs	r2, #1
 80036d4:	701a      	strb	r2, [r3, #0]
				break;
 80036d6:	e004      	b.n	80036e2 <ProcessKeyPad+0x236>
			default:
				KeyPressProcessed = true;
 80036d8:	4b05      	ldr	r3, [pc, #20]	; (80036f0 <ProcessKeyPad+0x244>)
 80036da:	2201      	movs	r2, #1
 80036dc:	701a      	strb	r2, [r3, #0]
				break;
 80036de:	e000      	b.n	80036e2 <ProcessKeyPad+0x236>
				break;
 80036e0:	bf00      	nop
		}
	}
}
 80036e2:	bf00      	nop
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	200000ac 	.word	0x200000ac
 80036f0:	200000ad 	.word	0x200000ad
 80036f4:	200000db 	.word	0x200000db
 80036f8:	200000d9 	.word	0x200000d9
 80036fc:	200000d1 	.word	0x200000d1
 8003700:	20000150 	.word	0x20000150
 8003704:	200000d0 	.word	0x200000d0

08003708 <ProcessCurrentLEDs>:

void ProcessCurrentLEDs (void) {								//    
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
	uint32_t CurrentTime = HAL_GetTick();
 800370e:	f7fc fd75 	bl	80001fc <HAL_GetTick>
 8003712:	6078      	str	r0, [r7, #4]
	if (CurrentMode >= WaitForCard) SetLEDPin(LED_PIT, 1);
 8003714:	4ba9      	ldr	r3, [pc, #676]	; (80039bc <ProcessCurrentLEDs+0x2b4>)
 8003716:	781b      	ldrb	r3, [r3, #0]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <ProcessCurrentLEDs+0x1c>
 800371c:	2101      	movs	r1, #1
 800371e:	2000      	movs	r0, #0
 8003720:	f000 fade 	bl	8003ce0 <SetLEDPin>
	if (CurrentMode >= Authorized) SetLEDPin(LED_KAR, 1);		//   , ""  
 8003724:	4ba5      	ldr	r3, [pc, #660]	; (80039bc <ProcessCurrentLEDs+0x2b4>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	2b02      	cmp	r3, #2
 800372a:	d903      	bls.n	8003734 <ProcessCurrentLEDs+0x2c>
 800372c:	2101      	movs	r1, #1
 800372e:	2001      	movs	r0, #1
 8003730:	f000 fad6 	bl	8003ce0 <SetLEDPin>
	GetSystemInputStateFromRegister();							//    
 8003734:	f7ff fe82 	bl	800343c <GetSystemInputStateFromRegister>
	switch (CurrentMode) {
 8003738:	4ba0      	ldr	r3, [pc, #640]	; (80039bc <ProcessCurrentLEDs+0x2b4>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	3b01      	subs	r3, #1
 800373e:	2b08      	cmp	r3, #8
 8003740:	f200 816c 	bhi.w	8003a1c <ProcessCurrentLEDs+0x314>
 8003744:	a201      	add	r2, pc, #4	; (adr r2, 800374c <ProcessCurrentLEDs+0x44>)
 8003746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800374a:	bf00      	nop
 800374c:	08003771 	.word	0x08003771
 8003750:	080037b3 	.word	0x080037b3
 8003754:	08003a1d 	.word	0x08003a1d
 8003758:	0800381b 	.word	0x0800381b
 800375c:	0800385d 	.word	0x0800385d
 8003760:	08003953 	.word	0x08003953
 8003764:	080038e7 	.word	0x080038e7
 8003768:	080039f5 	.word	0x080039f5
 800376c:	080039cd 	.word	0x080039cd
		case WaitForCard:										//   =  
			if (CurrentTime - PrevBlinkTime > 300) {			//  LED ""
 8003770:	4b93      	ldr	r3, [pc, #588]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800377c:	f240 8150 	bls.w	8003a20 <ProcessCurrentLEDs+0x318>
				PrevBlinkTime = CurrentTime;
 8003780:	4a8f      	ldr	r2, [pc, #572]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6013      	str	r3, [r2, #0]
				BlinkState = !BlinkState;
 8003786:	4b8f      	ldr	r3, [pc, #572]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	bf14      	ite	ne
 800378e:	2301      	movne	r3, #1
 8003790:	2300      	moveq	r3, #0
 8003792:	b2db      	uxtb	r3, r3
 8003794:	f083 0301 	eor.w	r3, r3, #1
 8003798:	b2db      	uxtb	r3, r3
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	4b88      	ldr	r3, [pc, #544]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80037a2:	701a      	strb	r2, [r3, #0]
				SetLEDPin(LED_KAR, BlinkState);
 80037a4:	4b87      	ldr	r3, [pc, #540]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	4619      	mov	r1, r3
 80037aa:	2001      	movs	r0, #1
 80037ac:	f000 fa98 	bl	8003ce0 <SetLEDPin>
			}
			break;
 80037b0:	e136      	b.n	8003a20 <ProcessCurrentLEDs+0x318>
		case CardLevelRequest:									//   =   
			switch (SystemStateInput) {
 80037b2:	4b85      	ldr	r3, [pc, #532]	; (80039c8 <ProcessCurrentLEDs+0x2c0>)
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d023      	beq.n	8003802 <ProcessCurrentLEDs+0xfa>
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d026      	beq.n	800380c <ProcessCurrentLEDs+0x104>
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d000      	beq.n	80037c4 <ProcessCurrentLEDs+0xbc>
					break;
				/*case AuthorizedAdmin:								//   ( )
					//TODO  -,    
					break;*/
			}
			break;
 80037c2:	e136      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
					if (CurrentTime - PrevBlinkTime > 150) {		//  LED ""
 80037c4:	4b7e      	ldr	r3, [pc, #504]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b96      	cmp	r3, #150	; 0x96
 80037ce:	d922      	bls.n	8003816 <ProcessCurrentLEDs+0x10e>
						PrevBlinkTime = CurrentTime;
 80037d0:	4a7b      	ldr	r2, [pc, #492]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6013      	str	r3, [r2, #0]
						BlinkState = !BlinkState;
 80037d6:	4b7b      	ldr	r3, [pc, #492]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	f083 0301 	eor.w	r3, r3, #1
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	4b74      	ldr	r3, [pc, #464]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80037f2:	701a      	strb	r2, [r3, #0]
						SetLEDPin(LED_KAR, BlinkState);
 80037f4:	4b73      	ldr	r3, [pc, #460]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	4619      	mov	r1, r3
 80037fa:	2001      	movs	r0, #1
 80037fc:	f000 fa70 	bl	8003ce0 <SetLEDPin>
					break;
 8003800:	e009      	b.n	8003816 <ProcessCurrentLEDs+0x10e>
					SetLEDPin(LED_KAR, 1);
 8003802:	2101      	movs	r1, #1
 8003804:	2001      	movs	r0, #1
 8003806:	f000 fa6b 	bl	8003ce0 <SetLEDPin>
					break;
 800380a:	e005      	b.n	8003818 <ProcessCurrentLEDs+0x110>
					SetLEDPin(LED_KAR, 1);
 800380c:	2101      	movs	r1, #1
 800380e:	2001      	movs	r0, #1
 8003810:	f000 fa66 	bl	8003ce0 <SetLEDPin>
					break;
 8003814:	e000      	b.n	8003818 <ProcessCurrentLEDs+0x110>
					break;
 8003816:	bf00      	nop
			break;
 8003818:	e10b      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
		case Working:											//   = 
			if (CurrentTime - PrevBlinkTime > 1000) {				//  LED ""
 800381a:	4b69      	ldr	r3, [pc, #420]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003826:	f240 80fd 	bls.w	8003a24 <ProcessCurrentLEDs+0x31c>
				PrevBlinkTime = CurrentTime;
 800382a:	4a65      	ldr	r2, [pc, #404]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6013      	str	r3, [r2, #0]
				BlinkState = !BlinkState;
 8003830:	4b64      	ldr	r3, [pc, #400]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	bf14      	ite	ne
 8003838:	2301      	movne	r3, #1
 800383a:	2300      	moveq	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	f083 0301 	eor.w	r3, r3, #1
 8003842:	b2db      	uxtb	r3, r3
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	b2da      	uxtb	r2, r3
 800384a:	4b5e      	ldr	r3, [pc, #376]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 800384c:	701a      	strb	r2, [r3, #0]
				SetLEDPin(LED_OBR, BlinkState);
 800384e:	4b5d      	ldr	r3, [pc, #372]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	4619      	mov	r1, r3
 8003854:	2002      	movs	r0, #2
 8003856:	f000 fa43 	bl	8003ce0 <SetLEDPin>
			}
			break;
 800385a:	e0e3      	b.n	8003a24 <ProcessCurrentLEDs+0x31c>
		case Downtime_Started:									//   =  
			if (CurrentTime - PrevBlinkTime > 300) {
 800385c:	4b58      	ldr	r3, [pc, #352]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003868:	f240 80de 	bls.w	8003a28 <ProcessCurrentLEDs+0x320>
				PrevBlinkTime = CurrentTime;
 800386c:	4a54      	ldr	r2, [pc, #336]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6013      	str	r3, [r2, #0]
				BlinkState = !BlinkState;
 8003872:	4b54      	ldr	r3, [pc, #336]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	2b00      	cmp	r3, #0
 8003878:	bf14      	ite	ne
 800387a:	2301      	movne	r3, #1
 800387c:	2300      	moveq	r3, #0
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f083 0301 	eor.w	r3, r3, #1
 8003884:	b2db      	uxtb	r3, r3
 8003886:	f003 0301 	and.w	r3, r3, #1
 800388a:	b2da      	uxtb	r2, r3
 800388c:	4b4d      	ldr	r3, [pc, #308]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 800388e:	701a      	strb	r2, [r3, #0]
				if (SystemStateInput == AuthorizedOperator) {			//  ,
 8003890:	4b4d      	ldr	r3, [pc, #308]	; (80039c8 <ProcessCurrentLEDs+0x2c0>)
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d110      	bne.n	80038ba <ProcessCurrentLEDs+0x1b2>
					SetLEDPin(LED_PRS, BlinkState);						//  ""
 8003898:	4b4a      	ldr	r3, [pc, #296]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	4619      	mov	r1, r3
 800389e:	2003      	movs	r0, #3
 80038a0:	f000 fa1e 	bl	8003ce0 <SetLEDPin>
					SetLEDPin(LED_13, BlinkState);
 80038a4:	4b47      	ldr	r3, [pc, #284]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	4619      	mov	r1, r3
 80038aa:	2011      	movs	r0, #17
 80038ac:	f000 fa18 	bl	8003ce0 <SetLEDPin>
					SetLEDPin(LED_REM, 0);
 80038b0:	2100      	movs	r1, #0
 80038b2:	2004      	movs	r0, #4
 80038b4:	f000 fa14 	bl	8003ce0 <SetLEDPin>
					SetLEDPin(LED_PRS, 0);
				} else {
					//Serial.println("No access level!");
				}
			}
			break;
 80038b8:	e0b6      	b.n	8003a28 <ProcessCurrentLEDs+0x320>
				} else if (SystemStateInput == AuthorizedMechanic) {	//  ,
 80038ba:	4b43      	ldr	r3, [pc, #268]	; (80039c8 <ProcessCurrentLEDs+0x2c0>)
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	2b02      	cmp	r3, #2
 80038c0:	f040 80b2 	bne.w	8003a28 <ProcessCurrentLEDs+0x320>
					SetLEDPin(LED_REM, BlinkState);						//  ""
 80038c4:	4b3f      	ldr	r3, [pc, #252]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	4619      	mov	r1, r3
 80038ca:	2004      	movs	r0, #4
 80038cc:	f000 fa08 	bl	8003ce0 <SetLEDPin>
					SetLEDPin(LED_14, BlinkState);
 80038d0:	4b3c      	ldr	r3, [pc, #240]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	4619      	mov	r1, r3
 80038d6:	2012      	movs	r0, #18
 80038d8:	f000 fa02 	bl	8003ce0 <SetLEDPin>
					SetLEDPin(LED_PRS, 0);
 80038dc:	2100      	movs	r1, #0
 80038de:	2003      	movs	r0, #3
 80038e0:	f000 f9fe 	bl	8003ce0 <SetLEDPin>
			break;
 80038e4:	e0a0      	b.n	8003a28 <ProcessCurrentLEDs+0x320>
		case Downtime_DowntimeChoice:							//   =   
			SetLEDPin(LED_REM, 0);
 80038e6:	2100      	movs	r1, #0
 80038e8:	2004      	movs	r0, #4
 80038ea:	f000 f9f9 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_PRS, 1);
 80038ee:	2101      	movs	r1, #1
 80038f0:	2003      	movs	r0, #3
 80038f2:	f000 f9f5 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_13, 1);
 80038f6:	2101      	movs	r1, #1
 80038f8:	2011      	movs	r0, #17
 80038fa:	f000 f9f1 	bl	8003ce0 <SetLEDPin>
			if (CurrentTime - PrevBlinkTime > 300) {
 80038fe:	4b30      	ldr	r3, [pc, #192]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800390a:	f240 808f 	bls.w	8003a2c <ProcessCurrentLEDs+0x324>
				PrevBlinkTime = CurrentTime;
 800390e:	4a2c      	ldr	r2, [pc, #176]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6013      	str	r3, [r2, #0]
				BlinkState = !BlinkState;
 8003914:	4b2b      	ldr	r3, [pc, #172]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf14      	ite	ne
 800391c:	2301      	movne	r3, #1
 800391e:	2300      	moveq	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	f083 0301 	eor.w	r3, r3, #1
 8003926:	b2db      	uxtb	r3, r3
 8003928:	f003 0301 	and.w	r3, r3, #1
 800392c:	b2da      	uxtb	r2, r3
 800392e:	4b25      	ldr	r3, [pc, #148]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003930:	701a      	strb	r2, [r3, #0]
				for (int i = LED_1; i <= LED_12; i++) SetLEDPin(i, BlinkState);
 8003932:	2305      	movs	r3, #5
 8003934:	60fb      	str	r3, [r7, #12]
 8003936:	e008      	b.n	800394a <ProcessCurrentLEDs+0x242>
 8003938:	4b22      	ldr	r3, [pc, #136]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	4619      	mov	r1, r3
 800393e:	68f8      	ldr	r0, [r7, #12]
 8003940:	f000 f9ce 	bl	8003ce0 <SetLEDPin>
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	3301      	adds	r3, #1
 8003948:	60fb      	str	r3, [r7, #12]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2b10      	cmp	r3, #16
 800394e:	ddf3      	ble.n	8003938 <ProcessCurrentLEDs+0x230>
			}
			break;
 8003950:	e06c      	b.n	8003a2c <ProcessCurrentLEDs+0x324>
		case Downtime_RepairChoice:								//   =   
			SetLEDPin(LED_REM, 1);
 8003952:	2101      	movs	r1, #1
 8003954:	2004      	movs	r0, #4
 8003956:	f000 f9c3 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_PRS, 0);
 800395a:	2100      	movs	r1, #0
 800395c:	2003      	movs	r0, #3
 800395e:	f000 f9bf 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_14, 1);
 8003962:	2101      	movs	r1, #1
 8003964:	2012      	movs	r0, #18
 8003966:	f000 f9bb 	bl	8003ce0 <SetLEDPin>
			if (CurrentTime - PrevBlinkTime > 300) {
 800396a:	4b15      	ldr	r3, [pc, #84]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	1ad3      	subs	r3, r2, r3
 8003972:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003976:	d95b      	bls.n	8003a30 <ProcessCurrentLEDs+0x328>
				PrevBlinkTime = CurrentTime;
 8003978:	4a11      	ldr	r2, [pc, #68]	; (80039c0 <ProcessCurrentLEDs+0x2b8>)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6013      	str	r3, [r2, #0]
				BlinkState = !BlinkState;
 800397e:	4b11      	ldr	r3, [pc, #68]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	bf14      	ite	ne
 8003986:	2301      	movne	r3, #1
 8003988:	2300      	moveq	r3, #0
 800398a:	b2db      	uxtb	r3, r3
 800398c:	f083 0301 	eor.w	r3, r3, #1
 8003990:	b2db      	uxtb	r3, r3
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	b2da      	uxtb	r2, r3
 8003998:	4b0a      	ldr	r3, [pc, #40]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 800399a:	701a      	strb	r2, [r3, #0]
				for (int i = LED_1; i <= LED_9; i++) SetLEDPin(i, BlinkState);
 800399c:	2305      	movs	r3, #5
 800399e:	60bb      	str	r3, [r7, #8]
 80039a0:	e008      	b.n	80039b4 <ProcessCurrentLEDs+0x2ac>
 80039a2:	4b08      	ldr	r3, [pc, #32]	; (80039c4 <ProcessCurrentLEDs+0x2bc>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	4619      	mov	r1, r3
 80039a8:	68b8      	ldr	r0, [r7, #8]
 80039aa:	f000 f999 	bl	8003ce0 <SetLEDPin>
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	3301      	adds	r3, #1
 80039b2:	60bb      	str	r3, [r7, #8]
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b0d      	cmp	r3, #13
 80039b8:	ddf3      	ble.n	80039a2 <ProcessCurrentLEDs+0x29a>
			}
			break;
 80039ba:	e039      	b.n	8003a30 <ProcessCurrentLEDs+0x328>
 80039bc:	200000db 	.word	0x200000db
 80039c0:	200000d4 	.word	0x200000d4
 80039c4:	200000d8 	.word	0x200000d8
 80039c8:	200000d9 	.word	0x200000d9
		case Downtime_DowntimeSelected:							//   =   
			SetLEDPin(LED_REM, 0);
 80039cc:	2100      	movs	r1, #0
 80039ce:	2004      	movs	r0, #4
 80039d0:	f000 f986 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_PRS, 1);
 80039d4:	2101      	movs	r1, #1
 80039d6:	2003      	movs	r0, #3
 80039d8:	f000 f982 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_13, 1);
 80039dc:	2101      	movs	r1, #1
 80039de:	2011      	movs	r0, #17
 80039e0:	f000 f97e 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(CurrentDowntimeCode + 4, 1);
 80039e4:	4b15      	ldr	r3, [pc, #84]	; (8003a3c <ProcessCurrentLEDs+0x334>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	3304      	adds	r3, #4
 80039ea:	2101      	movs	r1, #1
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 f977 	bl	8003ce0 <SetLEDPin>
			break;
 80039f2:	e01e      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
		case Downtime_ReparSelected:							//   =   
			SetLEDPin(LED_REM, 1);
 80039f4:	2101      	movs	r1, #1
 80039f6:	2004      	movs	r0, #4
 80039f8:	f000 f972 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_PRS, 0);
 80039fc:	2100      	movs	r1, #0
 80039fe:	2003      	movs	r0, #3
 8003a00:	f000 f96e 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(LED_14, 1);
 8003a04:	2101      	movs	r1, #1
 8003a06:	2012      	movs	r0, #18
 8003a08:	f000 f96a 	bl	8003ce0 <SetLEDPin>
			SetLEDPin(CurrentRepairCode + 4, 1);
 8003a0c:	4b0c      	ldr	r3, [pc, #48]	; (8003a40 <ProcessCurrentLEDs+0x338>)
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	3304      	adds	r3, #4
 8003a12:	2101      	movs	r1, #1
 8003a14:	4618      	mov	r0, r3
 8003a16:	f000 f963 	bl	8003ce0 <SetLEDPin>
			break;
 8003a1a:	e00a      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
			SetLEDPin(LED_OBR, 1);
			SetLEDPin(LED_PRS, 1);
			SetLEDPin(LED_REM, 1);
			break;*/
		default:
			break;
 8003a1c:	bf00      	nop
 8003a1e:	e008      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
			break;
 8003a20:	bf00      	nop
 8003a22:	e006      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
			break;
 8003a24:	bf00      	nop
 8003a26:	e004      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
			break;
 8003a28:	bf00      	nop
 8003a2a:	e002      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
			break;
 8003a2c:	bf00      	nop
 8003a2e:	e000      	b.n	8003a32 <ProcessCurrentLEDs+0x32a>
			break;
 8003a30:	bf00      	nop
	}
}
 8003a32:	bf00      	nop
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	200000d1 	.word	0x200000d1
 8003a40:	200000d0 	.word	0x200000d0

08003a44 <ProcessCurrentLights>:

void ProcessCurrentLights (void) {
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
	GetLightsInputStateFromRegister();
 8003a48:	f7ff fd08 	bl	800345c <GetLightsInputStateFromRegister>
	GetSystemInputStateFromRegister();
 8003a4c:	f7ff fcf6 	bl	800343c <GetSystemInputStateFromRegister>
	if (CurrentMode >= Authorized && CurrentMode < Downtime_RepairChoice) {
 8003a50:	4b1b      	ldr	r3, [pc, #108]	; (8003ac0 <ProcessCurrentLights+0x7c>)
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d923      	bls.n	8003aa0 <ProcessCurrentLights+0x5c>
 8003a58:	4b19      	ldr	r3, [pc, #100]	; (8003ac0 <ProcessCurrentLights+0x7c>)
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	2b05      	cmp	r3, #5
 8003a5e:	d81f      	bhi.n	8003aa0 <ProcessCurrentLights+0x5c>
		if (LightsStateInput == RedLight) {
 8003a60:	4b18      	ldr	r3, [pc, #96]	; (8003ac4 <ProcessCurrentLights+0x80>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d10f      	bne.n	8003a88 <ProcessCurrentLights+0x44>
			if (SystemStateInput == 1 || SystemStateInput == 2)
 8003a68:	4b17      	ldr	r3, [pc, #92]	; (8003ac8 <ProcessCurrentLights+0x84>)
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d003      	beq.n	8003a78 <ProcessCurrentLights+0x34>
 8003a70:	4b15      	ldr	r3, [pc, #84]	; (8003ac8 <ProcessCurrentLights+0x84>)
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d11f      	bne.n	8003ab8 <ProcessCurrentLights+0x74>
				if (CurrentMode != Downtime_Started) SwitchCurrentPVKPMode(Downtime_Started);
 8003a78:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <ProcessCurrentLights+0x7c>)
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	2b05      	cmp	r3, #5
 8003a7e:	d01b      	beq.n	8003ab8 <ProcessCurrentLights+0x74>
 8003a80:	2005      	movs	r0, #5
 8003a82:	f000 f847 	bl	8003b14 <SwitchCurrentPVKPMode>
		if (LightsStateInput == RedLight) {
 8003a86:	e017      	b.n	8003ab8 <ProcessCurrentLights+0x74>
		} else if (LightsStateInput == GreenLight) {
 8003a88:	4b0e      	ldr	r3, [pc, #56]	; (8003ac4 <ProcessCurrentLights+0x80>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d113      	bne.n	8003ab8 <ProcessCurrentLights+0x74>
			if (CurrentMode != Working) SwitchCurrentPVKPMode(Working);
 8003a90:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <ProcessCurrentLights+0x7c>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	2b04      	cmp	r3, #4
 8003a96:	d00f      	beq.n	8003ab8 <ProcessCurrentLights+0x74>
 8003a98:	2004      	movs	r0, #4
 8003a9a:	f000 f83b 	bl	8003b14 <SwitchCurrentPVKPMode>
		if (LightsStateInput == RedLight) {
 8003a9e:	e00b      	b.n	8003ab8 <ProcessCurrentLights+0x74>
		} else {											//    
			//ShowQuestionChar();
		}
	} else if (CurrentMode >= Downtime_ReparSelected) {
 8003aa0:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <ProcessCurrentLights+0x7c>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	2b07      	cmp	r3, #7
 8003aa6:	d908      	bls.n	8003aba <ProcessCurrentLights+0x76>
		if (LightsStateInput == GreenLight) {
 8003aa8:	4b06      	ldr	r3, [pc, #24]	; (8003ac4 <ProcessCurrentLights+0x80>)
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d104      	bne.n	8003aba <ProcessCurrentLights+0x76>
			SwitchCurrentPVKPMode(Working);
 8003ab0:	2004      	movs	r0, #4
 8003ab2:	f000 f82f 	bl	8003b14 <SwitchCurrentPVKPMode>
		} else {											//    
			//ShowQuestionChar();
		}
	}
}
 8003ab6:	e000      	b.n	8003aba <ProcessCurrentLights+0x76>
		if (LightsStateInput == RedLight) {
 8003ab8:	bf00      	nop
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200000db 	.word	0x200000db
 8003ac4:	200000da 	.word	0x200000da
 8003ac8:	200000d9 	.word	0x200000d9

08003acc <AnnulateCurrentCard>:

void AnnulateCurrentCard (void) {								//    ( CurrentCardID)
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
	for (int i = 0; i < 8; i++) CurrentCardID[i] = 0;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	607b      	str	r3, [r7, #4]
 8003ad6:	e007      	b.n	8003ae8 <AnnulateCurrentCard+0x1c>
 8003ad8:	4a0c      	ldr	r2, [pc, #48]	; (8003b0c <AnnulateCurrentCard+0x40>)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4413      	add	r3, r2
 8003ade:	2200      	movs	r2, #0
 8003ae0:	701a      	strb	r2, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	607b      	str	r3, [r7, #4]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b07      	cmp	r3, #7
 8003aec:	ddf4      	ble.n	8003ad8 <AnnulateCurrentCard+0xc>
	ModbusRegistersData16bit[InputModeRegister] = 0x00;
 8003aee:	4b08      	ldr	r3, [pc, #32]	; (8003b10 <AnnulateCurrentCard+0x44>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	805a      	strh	r2, [r3, #2]
	ModbusRegistersData16bit[CardRegister1] = 0x00;
 8003af4:	4b06      	ldr	r3, [pc, #24]	; (8003b10 <AnnulateCurrentCard+0x44>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	80da      	strh	r2, [r3, #6]
	ModbusRegistersData16bit[CardRegister2] = 0x00;
 8003afa:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <AnnulateCurrentCard+0x44>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	811a      	strh	r2, [r3, #8]
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bc80      	pop	{r7}
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	200000b8 	.word	0x200000b8
 8003b10:	20000150 	.word	0x20000150

08003b14 <SwitchCurrentPVKPMode>:


void SwitchCurrentPVKPMode (PVKPMode Mode) {
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
	if (Mode == WaitForCard) {
 8003b1e:	79fb      	ldrb	r3, [r7, #7]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d103      	bne.n	8003b2c <SwitchCurrentPVKPMode+0x18>
		AnnulateCurrentCard();					//  
 8003b24:	f7ff ffd2 	bl	8003acc <AnnulateCurrentCard>
		ResetInputRegisters();
 8003b28:	f7ff fca8 	bl	800347c <ResetInputRegisters>
	/*
	} else if (Mode == AdminMode) {
		//PlayOKTones();
		//PlayBadTones();*/
	}
	ResetKeypadLEDs();
 8003b2c:	f7ff fc72 	bl	8003414 <ResetKeypadLEDs>
	CurrentMode = Mode;								//  
 8003b30:	4a0a      	ldr	r2, [pc, #40]	; (8003b5c <SwitchCurrentPVKPMode+0x48>)
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	7013      	strb	r3, [r2, #0]
	ModbusRegistersData16bit[OutputRegister] = (Mode << 8);			//      0- 
 8003b36:	79fb      	ldrb	r3, [r7, #7]
 8003b38:	b29b      	uxth	r3, r3
 8003b3a:	021b      	lsls	r3, r3, #8
 8003b3c:	b29a      	uxth	r2, r3
 8003b3e:	4b08      	ldr	r3, [pc, #32]	; (8003b60 <SwitchCurrentPVKPMode+0x4c>)
 8003b40:	801a      	strh	r2, [r3, #0]

	ModbusRegistersData16bit[DownTimeRegister] = 0x0000;			//    
 8003b42:	4b07      	ldr	r3, [pc, #28]	; (8003b60 <SwitchCurrentPVKPMode+0x4c>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	815a      	strh	r2, [r3, #10]
	ModbusRegistersData16bit[RepairRegister] = 0x0000;
 8003b48:	4b05      	ldr	r3, [pc, #20]	; (8003b60 <SwitchCurrentPVKPMode+0x4c>)
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	819a      	strh	r2, [r3, #12]
	PlaySwitchTones();
 8003b4e:	f000 f841 	bl	8003bd4 <PlaySwitchTones>
}
 8003b52:	bf00      	nop
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	200000db 	.word	0x200000db
 8003b60:	20000150 	.word	0x20000150

08003b64 <PlayOKTones>:

void PlayOKTones (void) {
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
	StartPlay = true;
 8003b68:	4b08      	ldr	r3, [pc, #32]	; (8003b8c <PlayOKTones+0x28>)
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	701a      	strb	r2, [r3, #0]
	StartPlayTime = HAL_GetTick();
 8003b6e:	f7fc fb45 	bl	80001fc <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <PlayOKTones+0x2c>)
 8003b76:	601a      	str	r2, [r3, #0]
	CurrentTone = 1000;
 8003b78:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <PlayOKTones+0x30>)
 8003b7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b7e:	801a      	strh	r2, [r3, #0]
	CurrentTonePlayTime = 100;
 8003b80:	4b05      	ldr	r3, [pc, #20]	; (8003b98 <PlayOKTones+0x34>)
 8003b82:	2264      	movs	r2, #100	; 0x64
 8003b84:	801a      	strh	r2, [r3, #0]
}
 8003b86:	bf00      	nop
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	200000c0 	.word	0x200000c0
 8003b90:	200000c4 	.word	0x200000c4
 8003b94:	200000ca 	.word	0x200000ca
 8003b98:	200000c8 	.word	0x200000c8

08003b9c <PlayBadTones>:

void PlayBadTones(void) {
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
	StartPlay = true;
 8003ba0:	4b08      	ldr	r3, [pc, #32]	; (8003bc4 <PlayBadTones+0x28>)
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	701a      	strb	r2, [r3, #0]
	StartPlayTime = HAL_GetTick();
 8003ba6:	f7fc fb29 	bl	80001fc <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <PlayBadTones+0x2c>)
 8003bae:	601a      	str	r2, [r3, #0]
	CurrentTone = 300;
 8003bb0:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <PlayBadTones+0x30>)
 8003bb2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003bb6:	801a      	strh	r2, [r3, #0]
	CurrentTonePlayTime = 200;
 8003bb8:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <PlayBadTones+0x34>)
 8003bba:	22c8      	movs	r2, #200	; 0xc8
 8003bbc:	801a      	strh	r2, [r3, #0]
}
 8003bbe:	bf00      	nop
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	200000c0 	.word	0x200000c0
 8003bc8:	200000c4 	.word	0x200000c4
 8003bcc:	200000ca 	.word	0x200000ca
 8003bd0:	200000c8 	.word	0x200000c8

08003bd4 <PlaySwitchTones>:

void PlaySwitchTones(void) {
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	af00      	add	r7, sp, #0
	StartPlay = true;
 8003bd8:	4b08      	ldr	r3, [pc, #32]	; (8003bfc <PlaySwitchTones+0x28>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	701a      	strb	r2, [r3, #0]
	StartPlayTime = HAL_GetTick();
 8003bde:	f7fc fb0d 	bl	80001fc <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <PlaySwitchTones+0x2c>)
 8003be6:	601a      	str	r2, [r3, #0]
	CurrentTone = 5000;
 8003be8:	4b06      	ldr	r3, [pc, #24]	; (8003c04 <PlaySwitchTones+0x30>)
 8003bea:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bee:	801a      	strh	r2, [r3, #0]
	CurrentTonePlayTime = 100;
 8003bf0:	4b05      	ldr	r3, [pc, #20]	; (8003c08 <PlaySwitchTones+0x34>)
 8003bf2:	2264      	movs	r2, #100	; 0x64
 8003bf4:	801a      	strh	r2, [r3, #0]
}
 8003bf6:	bf00      	nop
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	200000c0 	.word	0x200000c0
 8003c00:	200000c4 	.word	0x200000c4
 8003c04:	200000ca 	.word	0x200000ca
 8003c08:	200000c8 	.word	0x200000c8

08003c0c <LoopPlayer>:

void LoopPlayer(void) {
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
	if (StartPlay) {
 8003c10:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <LoopPlayer+0x54>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d01a      	beq.n	8003c4e <LoopPlayer+0x42>
		if (HAL_GetTick() < StartPlayTime + CurrentTonePlayTime) {
 8003c18:	f7fc faf0 	bl	80001fc <HAL_GetTick>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	4b11      	ldr	r3, [pc, #68]	; (8003c64 <LoopPlayer+0x58>)
 8003c20:	881b      	ldrh	r3, [r3, #0]
 8003c22:	4619      	mov	r1, r3
 8003c24:	4b10      	ldr	r3, [pc, #64]	; (8003c68 <LoopPlayer+0x5c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	440b      	add	r3, r1
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d208      	bcs.n	8003c40 <LoopPlayer+0x34>
			BuzzerSetFreq(CurrentTone);
 8003c2e:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <LoopPlayer+0x60>)
 8003c30:	881b      	ldrh	r3, [r3, #0]
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7ff f920 	bl	8002e78 <BuzzerSetFreq>
			BuzzerSetVolume(10);
 8003c38:	200a      	movs	r0, #10
 8003c3a:	f7ff f939 	bl	8002eb0 <BuzzerSetVolume>
		}
	} else {
		StartPlay = false;
		BuzzerSetVolume(0);
	}
}
 8003c3e:	e00c      	b.n	8003c5a <LoopPlayer+0x4e>
			StartPlay = false;
 8003c40:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <LoopPlayer+0x54>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	701a      	strb	r2, [r3, #0]
			BuzzerSetVolume(0);
 8003c46:	2000      	movs	r0, #0
 8003c48:	f7ff f932 	bl	8002eb0 <BuzzerSetVolume>
}
 8003c4c:	e005      	b.n	8003c5a <LoopPlayer+0x4e>
		StartPlay = false;
 8003c4e:	4b04      	ldr	r3, [pc, #16]	; (8003c60 <LoopPlayer+0x54>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	701a      	strb	r2, [r3, #0]
		BuzzerSetVolume(0);
 8003c54:	2000      	movs	r0, #0
 8003c56:	f7ff f92b 	bl	8002eb0 <BuzzerSetVolume>
}
 8003c5a:	bf00      	nop
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	200000c0 	.word	0x200000c0
 8003c64:	200000c8 	.word	0x200000c8
 8003c68:	200000c4 	.word	0x200000c4
 8003c6c:	200000ca 	.word	0x200000ca

08003c70 <SendToShiftRegisters>:

void SendToShiftRegisters(uint8_t* LEDs) {
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint8_t *aTxBuffer;
  cs_reset();
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c7e:	4816      	ldr	r0, [pc, #88]	; (8003cd8 <SendToShiftRegisters+0x68>)
 8003c80:	f7fc fde1 	bl	8000846 <HAL_GPIO_WritePin>
  aTxBuffer = &LEDs[2];
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	3302      	adds	r3, #2
 8003c88:	60fb      	str	r3, [r7, #12]
  HAL_SPI_Transmit(&hspi2, (uint8_t*)aTxBuffer, 1, 50);
 8003c8a:	2332      	movs	r3, #50	; 0x32
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	68f9      	ldr	r1, [r7, #12]
 8003c90:	4812      	ldr	r0, [pc, #72]	; (8003cdc <SendToShiftRegisters+0x6c>)
 8003c92:	f7fd fa33 	bl	80010fc <HAL_SPI_Transmit>
  //cs_strob();
  aTxBuffer = &LEDs[1];
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	60fb      	str	r3, [r7, #12]
  HAL_SPI_Transmit(&hspi2, (uint8_t*)aTxBuffer, 1, 50);
 8003c9c:	2332      	movs	r3, #50	; 0x32
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	68f9      	ldr	r1, [r7, #12]
 8003ca2:	480e      	ldr	r0, [pc, #56]	; (8003cdc <SendToShiftRegisters+0x6c>)
 8003ca4:	f7fd fa2a 	bl	80010fc <HAL_SPI_Transmit>
  //cs_strob();
  aTxBuffer = &LEDs[0];
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	60fb      	str	r3, [r7, #12]
  HAL_SPI_Transmit(&hspi2, (uint8_t*)aTxBuffer, 1, 50);
 8003cac:	2332      	movs	r3, #50	; 0x32
 8003cae:	2201      	movs	r2, #1
 8003cb0:	68f9      	ldr	r1, [r7, #12]
 8003cb2:	480a      	ldr	r0, [pc, #40]	; (8003cdc <SendToShiftRegisters+0x6c>)
 8003cb4:	f7fd fa22 	bl	80010fc <HAL_SPI_Transmit>
  //cs_strob();
  cs_set();
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cbe:	4806      	ldr	r0, [pc, #24]	; (8003cd8 <SendToShiftRegisters+0x68>)
 8003cc0:	f7fc fdc1 	bl	8000846 <HAL_GPIO_WritePin>
  cs_reset();
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003cca:	4803      	ldr	r0, [pc, #12]	; (8003cd8 <SendToShiftRegisters+0x68>)
 8003ccc:	f7fc fdbb 	bl	8000846 <HAL_GPIO_WritePin>
}
 8003cd0:	bf00      	nop
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	40010c00 	.word	0x40010c00
 8003cdc:	200002bc 	.word	0x200002bc

08003ce0 <SetLEDPin>:

/*     */
void SetLEDPin (int led, bool state) {
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	70fb      	strb	r3, [r7, #3]
	switch (led) {
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2b13      	cmp	r3, #19
 8003cf0:	f200 81e7 	bhi.w	80040c2 <SetLEDPin+0x3e2>
 8003cf4:	a201      	add	r2, pc, #4	; (adr r2, 8003cfc <SetLEDPin+0x1c>)
 8003cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cfa:	bf00      	nop
 8003cfc:	08003d4d 	.word	0x08003d4d
 8003d00:	08003d79 	.word	0x08003d79
 8003d04:	08003da5 	.word	0x08003da5
 8003d08:	08003dfd 	.word	0x08003dfd
 8003d0c:	08003dd1 	.word	0x08003dd1
 8003d10:	08003e29 	.word	0x08003e29
 8003d14:	08003e55 	.word	0x08003e55
 8003d18:	08003e81 	.word	0x08003e81
 8003d1c:	08003ead 	.word	0x08003ead
 8003d20:	08003ed9 	.word	0x08003ed9
 8003d24:	08003f05 	.word	0x08003f05
 8003d28:	08003f31 	.word	0x08003f31
 8003d2c:	08003f5d 	.word	0x08003f5d
 8003d30:	08003f89 	.word	0x08003f89
 8003d34:	08003fb5 	.word	0x08003fb5
 8003d38:	08003fe7 	.word	0x08003fe7
 8003d3c:	08004013 	.word	0x08004013
 8003d40:	0800403f 	.word	0x0800403f
 8003d44:	0800406b 	.word	0x0800406b
 8003d48:	08004097 	.word	0x08004097
		case LED_PIT:
			if (state) LEDs[0] &= ~(1 << 0);
 8003d4c:	78fb      	ldrb	r3, [r7, #3]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d007      	beq.n	8003d62 <SetLEDPin+0x82>
 8003d52:	4b9e      	ldr	r3, [pc, #632]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	f023 0301 	bic.w	r3, r3, #1
 8003d5a:	b2da      	uxtb	r2, r3
 8003d5c:	4b9b      	ldr	r3, [pc, #620]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d5e:	701a      	strb	r2, [r3, #0]
 8003d60:	e006      	b.n	8003d70 <SetLEDPin+0x90>
				else LEDs[0] |= (1 << 0);
 8003d62:	4b9a      	ldr	r3, [pc, #616]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	f043 0301 	orr.w	r3, r3, #1
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	4b97      	ldr	r3, [pc, #604]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d6e:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003d70:	4896      	ldr	r0, [pc, #600]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d72:	f7ff ff7d 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003d76:	e1a4      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_KAR:
			if (state) LEDs[0] &= ~(1 << 1);
 8003d78:	78fb      	ldrb	r3, [r7, #3]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d007      	beq.n	8003d8e <SetLEDPin+0xae>
 8003d7e:	4b93      	ldr	r3, [pc, #588]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d80:	781b      	ldrb	r3, [r3, #0]
 8003d82:	f023 0302 	bic.w	r3, r3, #2
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	4b90      	ldr	r3, [pc, #576]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d8a:	701a      	strb	r2, [r3, #0]
 8003d8c:	e006      	b.n	8003d9c <SetLEDPin+0xbc>
				else LEDs[0] |= (1 << 1);
 8003d8e:	4b8f      	ldr	r3, [pc, #572]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	f043 0302 	orr.w	r3, r3, #2
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	4b8c      	ldr	r3, [pc, #560]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d9a:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003d9c:	488b      	ldr	r0, [pc, #556]	; (8003fcc <SetLEDPin+0x2ec>)
 8003d9e:	f7ff ff67 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003da2:	e18e      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_OBR:
			if (state) LEDs[0] &= ~(1 << 2);
 8003da4:	78fb      	ldrb	r3, [r7, #3]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d007      	beq.n	8003dba <SetLEDPin+0xda>
 8003daa:	4b88      	ldr	r3, [pc, #544]	; (8003fcc <SetLEDPin+0x2ec>)
 8003dac:	781b      	ldrb	r3, [r3, #0]
 8003dae:	f023 0304 	bic.w	r3, r3, #4
 8003db2:	b2da      	uxtb	r2, r3
 8003db4:	4b85      	ldr	r3, [pc, #532]	; (8003fcc <SetLEDPin+0x2ec>)
 8003db6:	701a      	strb	r2, [r3, #0]
 8003db8:	e006      	b.n	8003dc8 <SetLEDPin+0xe8>
				else LEDs[0] |= (1 << 2);
 8003dba:	4b84      	ldr	r3, [pc, #528]	; (8003fcc <SetLEDPin+0x2ec>)
 8003dbc:	781b      	ldrb	r3, [r3, #0]
 8003dbe:	f043 0304 	orr.w	r3, r3, #4
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	4b81      	ldr	r3, [pc, #516]	; (8003fcc <SetLEDPin+0x2ec>)
 8003dc6:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003dc8:	4880      	ldr	r0, [pc, #512]	; (8003fcc <SetLEDPin+0x2ec>)
 8003dca:	f7ff ff51 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003dce:	e178      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_REM:
			if (state) LEDs[1] &= ~(1 << 7);
 8003dd0:	78fb      	ldrb	r3, [r7, #3]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d007      	beq.n	8003de6 <SetLEDPin+0x106>
 8003dd6:	4b7d      	ldr	r3, [pc, #500]	; (8003fcc <SetLEDPin+0x2ec>)
 8003dd8:	785b      	ldrb	r3, [r3, #1]
 8003dda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dde:	b2da      	uxtb	r2, r3
 8003de0:	4b7a      	ldr	r3, [pc, #488]	; (8003fcc <SetLEDPin+0x2ec>)
 8003de2:	705a      	strb	r2, [r3, #1]
 8003de4:	e006      	b.n	8003df4 <SetLEDPin+0x114>
				else LEDs[1] |= (1 << 7);
 8003de6:	4b79      	ldr	r3, [pc, #484]	; (8003fcc <SetLEDPin+0x2ec>)
 8003de8:	785b      	ldrb	r3, [r3, #1]
 8003dea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dee:	b2da      	uxtb	r2, r3
 8003df0:	4b76      	ldr	r3, [pc, #472]	; (8003fcc <SetLEDPin+0x2ec>)
 8003df2:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003df4:	4875      	ldr	r0, [pc, #468]	; (8003fcc <SetLEDPin+0x2ec>)
 8003df6:	f7ff ff3b 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003dfa:	e162      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_PRS:
			if (state) LEDs[1] &= ~(1 << 6);
 8003dfc:	78fb      	ldrb	r3, [r7, #3]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d007      	beq.n	8003e12 <SetLEDPin+0x132>
 8003e02:	4b72      	ldr	r3, [pc, #456]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e04:	785b      	ldrb	r3, [r3, #1]
 8003e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	4b6f      	ldr	r3, [pc, #444]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e0e:	705a      	strb	r2, [r3, #1]
 8003e10:	e006      	b.n	8003e20 <SetLEDPin+0x140>
				else LEDs[1] |= (1 << 6);
 8003e12:	4b6e      	ldr	r3, [pc, #440]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e14:	785b      	ldrb	r3, [r3, #1]
 8003e16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	4b6b      	ldr	r3, [pc, #428]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e1e:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003e20:	486a      	ldr	r0, [pc, #424]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e22:	f7ff ff25 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003e26:	e14c      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_1:
			if (state) LEDs[0] &= ~(1 << 3);
 8003e28:	78fb      	ldrb	r3, [r7, #3]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d007      	beq.n	8003e3e <SetLEDPin+0x15e>
 8003e2e:	4b67      	ldr	r3, [pc, #412]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	f023 0308 	bic.w	r3, r3, #8
 8003e36:	b2da      	uxtb	r2, r3
 8003e38:	4b64      	ldr	r3, [pc, #400]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e3a:	701a      	strb	r2, [r3, #0]
 8003e3c:	e006      	b.n	8003e4c <SetLEDPin+0x16c>
				else LEDs[0] |= (1 << 3);
 8003e3e:	4b63      	ldr	r3, [pc, #396]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	f043 0308 	orr.w	r3, r3, #8
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	4b60      	ldr	r3, [pc, #384]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e4a:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003e4c:	485f      	ldr	r0, [pc, #380]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e4e:	f7ff ff0f 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003e52:	e136      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_2:
			if (state) LEDs[1] &= ~(1 << 4);
 8003e54:	78fb      	ldrb	r3, [r7, #3]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d007      	beq.n	8003e6a <SetLEDPin+0x18a>
 8003e5a:	4b5c      	ldr	r3, [pc, #368]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e5c:	785b      	ldrb	r3, [r3, #1]
 8003e5e:	f023 0310 	bic.w	r3, r3, #16
 8003e62:	b2da      	uxtb	r2, r3
 8003e64:	4b59      	ldr	r3, [pc, #356]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e66:	705a      	strb	r2, [r3, #1]
 8003e68:	e006      	b.n	8003e78 <SetLEDPin+0x198>
				else LEDs[1] |= (1 << 4);
 8003e6a:	4b58      	ldr	r3, [pc, #352]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e6c:	785b      	ldrb	r3, [r3, #1]
 8003e6e:	f043 0310 	orr.w	r3, r3, #16
 8003e72:	b2da      	uxtb	r2, r3
 8003e74:	4b55      	ldr	r3, [pc, #340]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e76:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003e78:	4854      	ldr	r0, [pc, #336]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e7a:	f7ff fef9 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003e7e:	e120      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_3:
			if (state) LEDs[1] &= ~(1 << 5);
 8003e80:	78fb      	ldrb	r3, [r7, #3]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d007      	beq.n	8003e96 <SetLEDPin+0x1b6>
 8003e86:	4b51      	ldr	r3, [pc, #324]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e88:	785b      	ldrb	r3, [r3, #1]
 8003e8a:	f023 0320 	bic.w	r3, r3, #32
 8003e8e:	b2da      	uxtb	r2, r3
 8003e90:	4b4e      	ldr	r3, [pc, #312]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e92:	705a      	strb	r2, [r3, #1]
 8003e94:	e006      	b.n	8003ea4 <SetLEDPin+0x1c4>
				else LEDs[1] |= (1 << 5);
 8003e96:	4b4d      	ldr	r3, [pc, #308]	; (8003fcc <SetLEDPin+0x2ec>)
 8003e98:	785b      	ldrb	r3, [r3, #1]
 8003e9a:	f043 0320 	orr.w	r3, r3, #32
 8003e9e:	b2da      	uxtb	r2, r3
 8003ea0:	4b4a      	ldr	r3, [pc, #296]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ea2:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003ea4:	4849      	ldr	r0, [pc, #292]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ea6:	f7ff fee3 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003eaa:	e10a      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_4:
			if (state) LEDs[0] &= ~(1 << 4);
 8003eac:	78fb      	ldrb	r3, [r7, #3]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d007      	beq.n	8003ec2 <SetLEDPin+0x1e2>
 8003eb2:	4b46      	ldr	r3, [pc, #280]	; (8003fcc <SetLEDPin+0x2ec>)
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	f023 0310 	bic.w	r3, r3, #16
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	4b43      	ldr	r3, [pc, #268]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ebe:	701a      	strb	r2, [r3, #0]
 8003ec0:	e006      	b.n	8003ed0 <SetLEDPin+0x1f0>
				else LEDs[0] |= (1 << 4);
 8003ec2:	4b42      	ldr	r3, [pc, #264]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	f043 0310 	orr.w	r3, r3, #16
 8003eca:	b2da      	uxtb	r2, r3
 8003ecc:	4b3f      	ldr	r3, [pc, #252]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ece:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003ed0:	483e      	ldr	r0, [pc, #248]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ed2:	f7ff fecd 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003ed6:	e0f4      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_5:
			if (state) LEDs[1] &= ~(1 << 2);
 8003ed8:	78fb      	ldrb	r3, [r7, #3]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d007      	beq.n	8003eee <SetLEDPin+0x20e>
 8003ede:	4b3b      	ldr	r3, [pc, #236]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ee0:	785b      	ldrb	r3, [r3, #1]
 8003ee2:	f023 0304 	bic.w	r3, r3, #4
 8003ee6:	b2da      	uxtb	r2, r3
 8003ee8:	4b38      	ldr	r3, [pc, #224]	; (8003fcc <SetLEDPin+0x2ec>)
 8003eea:	705a      	strb	r2, [r3, #1]
 8003eec:	e006      	b.n	8003efc <SetLEDPin+0x21c>
				else LEDs[1] |= (1 << 2);
 8003eee:	4b37      	ldr	r3, [pc, #220]	; (8003fcc <SetLEDPin+0x2ec>)
 8003ef0:	785b      	ldrb	r3, [r3, #1]
 8003ef2:	f043 0304 	orr.w	r3, r3, #4
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	4b34      	ldr	r3, [pc, #208]	; (8003fcc <SetLEDPin+0x2ec>)
 8003efa:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003efc:	4833      	ldr	r0, [pc, #204]	; (8003fcc <SetLEDPin+0x2ec>)
 8003efe:	f7ff feb7 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003f02:	e0de      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_6:
			if (state) LEDs[1] &= ~(1 << 3);
 8003f04:	78fb      	ldrb	r3, [r7, #3]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d007      	beq.n	8003f1a <SetLEDPin+0x23a>
 8003f0a:	4b30      	ldr	r3, [pc, #192]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f0c:	785b      	ldrb	r3, [r3, #1]
 8003f0e:	f023 0308 	bic.w	r3, r3, #8
 8003f12:	b2da      	uxtb	r2, r3
 8003f14:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f16:	705a      	strb	r2, [r3, #1]
 8003f18:	e006      	b.n	8003f28 <SetLEDPin+0x248>
				else LEDs[1] |= (1 << 3);
 8003f1a:	4b2c      	ldr	r3, [pc, #176]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f1c:	785b      	ldrb	r3, [r3, #1]
 8003f1e:	f043 0308 	orr.w	r3, r3, #8
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	4b29      	ldr	r3, [pc, #164]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f26:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003f28:	4828      	ldr	r0, [pc, #160]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f2a:	f7ff fea1 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003f2e:	e0c8      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_7:
			if (state) LEDs[0] &= ~(1 << 5);
 8003f30:	78fb      	ldrb	r3, [r7, #3]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d007      	beq.n	8003f46 <SetLEDPin+0x266>
 8003f36:	4b25      	ldr	r3, [pc, #148]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	f023 0320 	bic.w	r3, r3, #32
 8003f3e:	b2da      	uxtb	r2, r3
 8003f40:	4b22      	ldr	r3, [pc, #136]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f42:	701a      	strb	r2, [r3, #0]
 8003f44:	e006      	b.n	8003f54 <SetLEDPin+0x274>
				else LEDs[0] |= (1 << 5);
 8003f46:	4b21      	ldr	r3, [pc, #132]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	f043 0320 	orr.w	r3, r3, #32
 8003f4e:	b2da      	uxtb	r2, r3
 8003f50:	4b1e      	ldr	r3, [pc, #120]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f52:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003f54:	481d      	ldr	r0, [pc, #116]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f56:	f7ff fe8b 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003f5a:	e0b2      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_8:
			if (state) LEDs[1] &= ~(1 << 0);
 8003f5c:	78fb      	ldrb	r3, [r7, #3]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d007      	beq.n	8003f72 <SetLEDPin+0x292>
 8003f62:	4b1a      	ldr	r3, [pc, #104]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f64:	785b      	ldrb	r3, [r3, #1]
 8003f66:	f023 0301 	bic.w	r3, r3, #1
 8003f6a:	b2da      	uxtb	r2, r3
 8003f6c:	4b17      	ldr	r3, [pc, #92]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f6e:	705a      	strb	r2, [r3, #1]
 8003f70:	e006      	b.n	8003f80 <SetLEDPin+0x2a0>
				else LEDs[1] |= (1 << 0);
 8003f72:	4b16      	ldr	r3, [pc, #88]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f74:	785b      	ldrb	r3, [r3, #1]
 8003f76:	f043 0301 	orr.w	r3, r3, #1
 8003f7a:	b2da      	uxtb	r2, r3
 8003f7c:	4b13      	ldr	r3, [pc, #76]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f7e:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003f80:	4812      	ldr	r0, [pc, #72]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f82:	f7ff fe75 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003f86:	e09c      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_9:
			if (state) LEDs[1] &= ~(1 << 1);
 8003f88:	78fb      	ldrb	r3, [r7, #3]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <SetLEDPin+0x2be>
 8003f8e:	4b0f      	ldr	r3, [pc, #60]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f90:	785b      	ldrb	r3, [r3, #1]
 8003f92:	f023 0302 	bic.w	r3, r3, #2
 8003f96:	b2da      	uxtb	r2, r3
 8003f98:	4b0c      	ldr	r3, [pc, #48]	; (8003fcc <SetLEDPin+0x2ec>)
 8003f9a:	705a      	strb	r2, [r3, #1]
 8003f9c:	e006      	b.n	8003fac <SetLEDPin+0x2cc>
				else LEDs[1] |= (1 << 1);
 8003f9e:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <SetLEDPin+0x2ec>)
 8003fa0:	785b      	ldrb	r3, [r3, #1]
 8003fa2:	f043 0302 	orr.w	r3, r3, #2
 8003fa6:	b2da      	uxtb	r2, r3
 8003fa8:	4b08      	ldr	r3, [pc, #32]	; (8003fcc <SetLEDPin+0x2ec>)
 8003faa:	705a      	strb	r2, [r3, #1]
			SendToShiftRegisters(LEDs);
 8003fac:	4807      	ldr	r0, [pc, #28]	; (8003fcc <SetLEDPin+0x2ec>)
 8003fae:	f7ff fe5f 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003fb2:	e086      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_10:
			if (state) LEDs[0] &= ~(1 << 6);
 8003fb4:	78fb      	ldrb	r3, [r7, #3]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <SetLEDPin+0x2f0>
 8003fba:	4b04      	ldr	r3, [pc, #16]	; (8003fcc <SetLEDPin+0x2ec>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003fc2:	b2da      	uxtb	r2, r3
 8003fc4:	4b01      	ldr	r3, [pc, #4]	; (8003fcc <SetLEDPin+0x2ec>)
 8003fc6:	701a      	strb	r2, [r3, #0]
 8003fc8:	e009      	b.n	8003fde <SetLEDPin+0x2fe>
 8003fca:	bf00      	nop
 8003fcc:	20000008 	.word	0x20000008
				else LEDs[0] |= (1 << 6);
 8003fd0:	4b3e      	ldr	r3, [pc, #248]	; (80040cc <SetLEDPin+0x3ec>)
 8003fd2:	781b      	ldrb	r3, [r3, #0]
 8003fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	4b3c      	ldr	r3, [pc, #240]	; (80040cc <SetLEDPin+0x3ec>)
 8003fdc:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8003fde:	483b      	ldr	r0, [pc, #236]	; (80040cc <SetLEDPin+0x3ec>)
 8003fe0:	f7ff fe46 	bl	8003c70 <SendToShiftRegisters>
			break;
 8003fe4:	e06d      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_11:
			if (state) LEDs[2] &= ~(1 << 2);
 8003fe6:	78fb      	ldrb	r3, [r7, #3]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d007      	beq.n	8003ffc <SetLEDPin+0x31c>
 8003fec:	4b37      	ldr	r3, [pc, #220]	; (80040cc <SetLEDPin+0x3ec>)
 8003fee:	789b      	ldrb	r3, [r3, #2]
 8003ff0:	f023 0304 	bic.w	r3, r3, #4
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	4b35      	ldr	r3, [pc, #212]	; (80040cc <SetLEDPin+0x3ec>)
 8003ff8:	709a      	strb	r2, [r3, #2]
 8003ffa:	e006      	b.n	800400a <SetLEDPin+0x32a>
				else LEDs[2] |= (1 << 2);
 8003ffc:	4b33      	ldr	r3, [pc, #204]	; (80040cc <SetLEDPin+0x3ec>)
 8003ffe:	789b      	ldrb	r3, [r3, #2]
 8004000:	f043 0304 	orr.w	r3, r3, #4
 8004004:	b2da      	uxtb	r2, r3
 8004006:	4b31      	ldr	r3, [pc, #196]	; (80040cc <SetLEDPin+0x3ec>)
 8004008:	709a      	strb	r2, [r3, #2]
			SendToShiftRegisters(LEDs);
 800400a:	4830      	ldr	r0, [pc, #192]	; (80040cc <SetLEDPin+0x3ec>)
 800400c:	f7ff fe30 	bl	8003c70 <SendToShiftRegisters>
			break;
 8004010:	e057      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_12:
			if (state) LEDs[2] &= ~(1 << 3);
 8004012:	78fb      	ldrb	r3, [r7, #3]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d007      	beq.n	8004028 <SetLEDPin+0x348>
 8004018:	4b2c      	ldr	r3, [pc, #176]	; (80040cc <SetLEDPin+0x3ec>)
 800401a:	789b      	ldrb	r3, [r3, #2]
 800401c:	f023 0308 	bic.w	r3, r3, #8
 8004020:	b2da      	uxtb	r2, r3
 8004022:	4b2a      	ldr	r3, [pc, #168]	; (80040cc <SetLEDPin+0x3ec>)
 8004024:	709a      	strb	r2, [r3, #2]
 8004026:	e006      	b.n	8004036 <SetLEDPin+0x356>
				else LEDs[2] |= (1 << 3);
 8004028:	4b28      	ldr	r3, [pc, #160]	; (80040cc <SetLEDPin+0x3ec>)
 800402a:	789b      	ldrb	r3, [r3, #2]
 800402c:	f043 0308 	orr.w	r3, r3, #8
 8004030:	b2da      	uxtb	r2, r3
 8004032:	4b26      	ldr	r3, [pc, #152]	; (80040cc <SetLEDPin+0x3ec>)
 8004034:	709a      	strb	r2, [r3, #2]
			SendToShiftRegisters(LEDs);
 8004036:	4825      	ldr	r0, [pc, #148]	; (80040cc <SetLEDPin+0x3ec>)
 8004038:	f7ff fe1a 	bl	8003c70 <SendToShiftRegisters>
			break;
 800403c:	e041      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_13:
			if (state) LEDs[0] &= ~(1 << 7);
 800403e:	78fb      	ldrb	r3, [r7, #3]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d007      	beq.n	8004054 <SetLEDPin+0x374>
 8004044:	4b21      	ldr	r3, [pc, #132]	; (80040cc <SetLEDPin+0x3ec>)
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800404c:	b2da      	uxtb	r2, r3
 800404e:	4b1f      	ldr	r3, [pc, #124]	; (80040cc <SetLEDPin+0x3ec>)
 8004050:	701a      	strb	r2, [r3, #0]
 8004052:	e006      	b.n	8004062 <SetLEDPin+0x382>
				else LEDs[0] |= (1 << 7);
 8004054:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <SetLEDPin+0x3ec>)
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800405c:	b2da      	uxtb	r2, r3
 800405e:	4b1b      	ldr	r3, [pc, #108]	; (80040cc <SetLEDPin+0x3ec>)
 8004060:	701a      	strb	r2, [r3, #0]
			SendToShiftRegisters(LEDs);
 8004062:	481a      	ldr	r0, [pc, #104]	; (80040cc <SetLEDPin+0x3ec>)
 8004064:	f7ff fe04 	bl	8003c70 <SendToShiftRegisters>
			break;
 8004068:	e02b      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_14:
			if (state) LEDs[2] &= ~(1 << 0);
 800406a:	78fb      	ldrb	r3, [r7, #3]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d007      	beq.n	8004080 <SetLEDPin+0x3a0>
 8004070:	4b16      	ldr	r3, [pc, #88]	; (80040cc <SetLEDPin+0x3ec>)
 8004072:	789b      	ldrb	r3, [r3, #2]
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	b2da      	uxtb	r2, r3
 800407a:	4b14      	ldr	r3, [pc, #80]	; (80040cc <SetLEDPin+0x3ec>)
 800407c:	709a      	strb	r2, [r3, #2]
 800407e:	e006      	b.n	800408e <SetLEDPin+0x3ae>
				else LEDs[2] |= (1 << 0);
 8004080:	4b12      	ldr	r3, [pc, #72]	; (80040cc <SetLEDPin+0x3ec>)
 8004082:	789b      	ldrb	r3, [r3, #2]
 8004084:	f043 0301 	orr.w	r3, r3, #1
 8004088:	b2da      	uxtb	r2, r3
 800408a:	4b10      	ldr	r3, [pc, #64]	; (80040cc <SetLEDPin+0x3ec>)
 800408c:	709a      	strb	r2, [r3, #2]
			SendToShiftRegisters(LEDs);
 800408e:	480f      	ldr	r0, [pc, #60]	; (80040cc <SetLEDPin+0x3ec>)
 8004090:	f7ff fdee 	bl	8003c70 <SendToShiftRegisters>
			break;
 8004094:	e015      	b.n	80040c2 <SetLEDPin+0x3e2>
		case LED_15:
			if (state) LEDs[2] &= ~(1 << 1);
 8004096:	78fb      	ldrb	r3, [r7, #3]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d007      	beq.n	80040ac <SetLEDPin+0x3cc>
 800409c:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <SetLEDPin+0x3ec>)
 800409e:	789b      	ldrb	r3, [r3, #2]
 80040a0:	f023 0302 	bic.w	r3, r3, #2
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	4b09      	ldr	r3, [pc, #36]	; (80040cc <SetLEDPin+0x3ec>)
 80040a8:	709a      	strb	r2, [r3, #2]
 80040aa:	e006      	b.n	80040ba <SetLEDPin+0x3da>
				else LEDs[2] |= (1 << 1);
 80040ac:	4b07      	ldr	r3, [pc, #28]	; (80040cc <SetLEDPin+0x3ec>)
 80040ae:	789b      	ldrb	r3, [r3, #2]
 80040b0:	f043 0302 	orr.w	r3, r3, #2
 80040b4:	b2da      	uxtb	r2, r3
 80040b6:	4b05      	ldr	r3, [pc, #20]	; (80040cc <SetLEDPin+0x3ec>)
 80040b8:	709a      	strb	r2, [r3, #2]
			SendToShiftRegisters(LEDs);
 80040ba:	4804      	ldr	r0, [pc, #16]	; (80040cc <SetLEDPin+0x3ec>)
 80040bc:	f7ff fdd8 	bl	8003c70 <SendToShiftRegisters>
			break;
 80040c0:	bf00      	nop
	}
}
 80040c2:	bf00      	nop
 80040c4:	3708      	adds	r7, #8
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	20000008 	.word	0x20000008

080040d0 <HAL_GPIO_EXTI_Callback>:
	} else if (TargetTime > interval * 15 && TargetTime < interval * 15 + 5) {
		lastRGBBlinkTime = CurrentTime;
	}
}

void HAL_GPIO_EXTI_Callback (uint16_t GPIO_Pin) {
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b084      	sub	sp, #16
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	80fb      	strh	r3, [r7, #6]
	uint32_t CurrentTime = HAL_GetTick();
 80040da:	f7fc f88f 	bl	80001fc <HAL_GetTick>
 80040de:	60b8      	str	r0, [r7, #8]
	if (CurrentTime - LastKeyPressTime > 500) {
 80040e0:	4b3b      	ldr	r3, [pc, #236]	; (80041d0 <HAL_GPIO_EXTI_Callback+0x100>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80040ec:	d96b      	bls.n	80041c6 <HAL_GPIO_EXTI_Callback+0xf6>
		LastKeyPressTime = CurrentTime;
 80040ee:	4a38      	ldr	r2, [pc, #224]	; (80041d0 <HAL_GPIO_EXTI_Callback+0x100>)
 80040f0:	68bb      	ldr	r3, [r7, #8]
 80040f2:	6013      	str	r3, [r2, #0]
		  uint8_t Row = 0;
 80040f4:	2300      	movs	r3, #0
 80040f6:	73fb      	strb	r3, [r7, #15]
		  if (HAL_GPIO_ReadPin(GPIOA, ROW0_Pin) == 1) Row = 0;
 80040f8:	2110      	movs	r1, #16
 80040fa:	4836      	ldr	r0, [pc, #216]	; (80041d4 <HAL_GPIO_EXTI_Callback+0x104>)
 80040fc:	f7fc fb8c 	bl	8000818 <HAL_GPIO_ReadPin>
 8004100:	4603      	mov	r3, r0
 8004102:	2b01      	cmp	r3, #1
 8004104:	d102      	bne.n	800410c <HAL_GPIO_EXTI_Callback+0x3c>
 8004106:	2300      	movs	r3, #0
 8004108:	73fb      	strb	r3, [r7, #15]
 800410a:	e026      	b.n	800415a <HAL_GPIO_EXTI_Callback+0x8a>
		  else if (HAL_GPIO_ReadPin(GPIOA, ROW1_Pin) == 1) Row = 1;
 800410c:	2108      	movs	r1, #8
 800410e:	4831      	ldr	r0, [pc, #196]	; (80041d4 <HAL_GPIO_EXTI_Callback+0x104>)
 8004110:	f7fc fb82 	bl	8000818 <HAL_GPIO_ReadPin>
 8004114:	4603      	mov	r3, r0
 8004116:	2b01      	cmp	r3, #1
 8004118:	d102      	bne.n	8004120 <HAL_GPIO_EXTI_Callback+0x50>
 800411a:	2301      	movs	r3, #1
 800411c:	73fb      	strb	r3, [r7, #15]
 800411e:	e01c      	b.n	800415a <HAL_GPIO_EXTI_Callback+0x8a>
		  else if (HAL_GPIO_ReadPin(GPIOA, ROW2_Pin) == 1) Row = 2;
 8004120:	2104      	movs	r1, #4
 8004122:	482c      	ldr	r0, [pc, #176]	; (80041d4 <HAL_GPIO_EXTI_Callback+0x104>)
 8004124:	f7fc fb78 	bl	8000818 <HAL_GPIO_ReadPin>
 8004128:	4603      	mov	r3, r0
 800412a:	2b01      	cmp	r3, #1
 800412c:	d102      	bne.n	8004134 <HAL_GPIO_EXTI_Callback+0x64>
 800412e:	2302      	movs	r3, #2
 8004130:	73fb      	strb	r3, [r7, #15]
 8004132:	e012      	b.n	800415a <HAL_GPIO_EXTI_Callback+0x8a>
		  else if (HAL_GPIO_ReadPin(GPIOA, ROW3_Pin) == 1) Row = 3;
 8004134:	2102      	movs	r1, #2
 8004136:	4827      	ldr	r0, [pc, #156]	; (80041d4 <HAL_GPIO_EXTI_Callback+0x104>)
 8004138:	f7fc fb6e 	bl	8000818 <HAL_GPIO_ReadPin>
 800413c:	4603      	mov	r3, r0
 800413e:	2b01      	cmp	r3, #1
 8004140:	d102      	bne.n	8004148 <HAL_GPIO_EXTI_Callback+0x78>
 8004142:	2303      	movs	r3, #3
 8004144:	73fb      	strb	r3, [r7, #15]
 8004146:	e008      	b.n	800415a <HAL_GPIO_EXTI_Callback+0x8a>
		  else if (HAL_GPIO_ReadPin(GPIOA, ROW4_Pin) == 1) Row = 4;
 8004148:	2101      	movs	r1, #1
 800414a:	4822      	ldr	r0, [pc, #136]	; (80041d4 <HAL_GPIO_EXTI_Callback+0x104>)
 800414c:	f7fc fb64 	bl	8000818 <HAL_GPIO_ReadPin>
 8004150:	4603      	mov	r3, r0
 8004152:	2b01      	cmp	r3, #1
 8004154:	d101      	bne.n	800415a <HAL_GPIO_EXTI_Callback+0x8a>
 8004156:	2304      	movs	r3, #4
 8004158:	73fb      	strb	r3, [r7, #15]
		  switch (GPIO_Pin) {
 800415a:	88fb      	ldrh	r3, [r7, #6]
 800415c:	2b40      	cmp	r3, #64	; 0x40
 800415e:	d011      	beq.n	8004184 <HAL_GPIO_EXTI_Callback+0xb4>
 8004160:	2b80      	cmp	r3, #128	; 0x80
 8004162:	d002      	beq.n	800416a <HAL_GPIO_EXTI_Callback+0x9a>
 8004164:	2b20      	cmp	r3, #32
 8004166:	d01a      	beq.n	800419e <HAL_GPIO_EXTI_Callback+0xce>
 8004168:	e026      	b.n	80041b8 <HAL_GPIO_EXTI_Callback+0xe8>
			case COL0_Pin:
				CurrentKeyPressed = (Row * 3) + 1;
 800416a:	7bfb      	ldrb	r3, [r7, #15]
 800416c:	461a      	mov	r2, r3
 800416e:	0052      	lsls	r2, r2, #1
 8004170:	4413      	add	r3, r2
 8004172:	b2db      	uxtb	r3, r3
 8004174:	3301      	adds	r3, #1
 8004176:	b2da      	uxtb	r2, r3
 8004178:	4b17      	ldr	r3, [pc, #92]	; (80041d8 <HAL_GPIO_EXTI_Callback+0x108>)
 800417a:	701a      	strb	r2, [r3, #0]
				KeyPressProcessed = false;
 800417c:	4b17      	ldr	r3, [pc, #92]	; (80041dc <HAL_GPIO_EXTI_Callback+0x10c>)
 800417e:	2200      	movs	r2, #0
 8004180:	701a      	strb	r2, [r3, #0]
				break;
 8004182:	e020      	b.n	80041c6 <HAL_GPIO_EXTI_Callback+0xf6>
			case COL1_Pin:
				CurrentKeyPressed = (Row * 3) + 2;
 8004184:	7bfb      	ldrb	r3, [r7, #15]
 8004186:	461a      	mov	r2, r3
 8004188:	0052      	lsls	r2, r2, #1
 800418a:	4413      	add	r3, r2
 800418c:	b2db      	uxtb	r3, r3
 800418e:	3302      	adds	r3, #2
 8004190:	b2da      	uxtb	r2, r3
 8004192:	4b11      	ldr	r3, [pc, #68]	; (80041d8 <HAL_GPIO_EXTI_Callback+0x108>)
 8004194:	701a      	strb	r2, [r3, #0]
				KeyPressProcessed = false;
 8004196:	4b11      	ldr	r3, [pc, #68]	; (80041dc <HAL_GPIO_EXTI_Callback+0x10c>)
 8004198:	2200      	movs	r2, #0
 800419a:	701a      	strb	r2, [r3, #0]
				break;
 800419c:	e013      	b.n	80041c6 <HAL_GPIO_EXTI_Callback+0xf6>
			case COL2_Pin:
				CurrentKeyPressed = (Row * 3) + 3;
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	3301      	adds	r3, #1
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	461a      	mov	r2, r3
 80041a6:	0052      	lsls	r2, r2, #1
 80041a8:	4413      	add	r3, r2
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	4b0a      	ldr	r3, [pc, #40]	; (80041d8 <HAL_GPIO_EXTI_Callback+0x108>)
 80041ae:	701a      	strb	r2, [r3, #0]
				KeyPressProcessed = false;
 80041b0:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <HAL_GPIO_EXTI_Callback+0x10c>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	701a      	strb	r2, [r3, #0]
				break;
 80041b6:	e006      	b.n	80041c6 <HAL_GPIO_EXTI_Callback+0xf6>
			default:
				CurrentKeyPressed = 0;
 80041b8:	4b07      	ldr	r3, [pc, #28]	; (80041d8 <HAL_GPIO_EXTI_Callback+0x108>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
				KeyPressProcessed = true;
 80041be:	4b07      	ldr	r3, [pc, #28]	; (80041dc <HAL_GPIO_EXTI_Callback+0x10c>)
 80041c0:	2201      	movs	r2, #1
 80041c2:	701a      	strb	r2, [r3, #0]
				break;
 80041c4:	bf00      	nop
		}
	}
}
 80041c6:	bf00      	nop
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	200000e0 	.word	0x200000e0
 80041d4:	40010800 	.word	0x40010800
 80041d8:	200000ac 	.word	0x200000ac
 80041dc:	200000ad 	.word	0x200000ad

080041e0 <eMBRegInputCB>:
 * @param usAddress input register address
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs ) {
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	807b      	strh	r3, [r7, #2]
 80041ec:	4613      	mov	r3, r2
 80041ee:	803b      	strh	r3, [r7, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 80041f0:	2300      	movs	r3, #0
 80041f2:	75fb      	strb	r3, [r7, #23]
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usSRegInBuf;
 80041f4:	4b22      	ldr	r3, [pc, #136]	; (8004280 <eMBRegInputCB+0xa0>)
 80041f6:	613b      	str	r3, [r7, #16]
    REG_INPUT_START = S_REG_INPUT_START;
 80041f8:	2300      	movs	r3, #0
 80041fa:	81fb      	strh	r3, [r7, #14]
    REG_INPUT_NREGS = S_REG_INPUT_NREGS;
 80041fc:	230a      	movs	r3, #10
 80041fe:	81bb      	strh	r3, [r7, #12]
    usRegInStart = usSRegInStart;
 8004200:	4b20      	ldr	r3, [pc, #128]	; (8004284 <eMBRegInputCB+0xa4>)
 8004202:	881b      	ldrh	r3, [r3, #0]
 8004204:	817b      	strh	r3, [r7, #10]

    /* it already plus one in modbus function method. */
    usAddress--;
 8004206:	887b      	ldrh	r3, [r7, #2]
 8004208:	3b01      	subs	r3, #1
 800420a:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= REG_INPUT_START)
 800420c:	887a      	ldrh	r2, [r7, #2]
 800420e:	89fb      	ldrh	r3, [r7, #14]
 8004210:	429a      	cmp	r2, r3
 8004212:	d32c      	bcc.n	800426e <eMBRegInputCB+0x8e>
            && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8004214:	887a      	ldrh	r2, [r7, #2]
 8004216:	883b      	ldrh	r3, [r7, #0]
 8004218:	441a      	add	r2, r3
 800421a:	89f9      	ldrh	r1, [r7, #14]
 800421c:	89bb      	ldrh	r3, [r7, #12]
 800421e:	440b      	add	r3, r1
 8004220:	429a      	cmp	r2, r3
 8004222:	dc24      	bgt.n	800426e <eMBRegInputCB+0x8e>
    {
        iRegIndex = usAddress - usRegInStart;
 8004224:	887a      	ldrh	r2, [r7, #2]
 8004226:	897b      	ldrh	r3, [r7, #10]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	82bb      	strh	r3, [r7, #20]
        while (usNRegs > 0)
 800422c:	e01b      	b.n	8004266 <eMBRegInputCB+0x86>
        {
            *pucRegBuffer++ = (UCHAR) (pusRegInputBuf[iRegIndex] >> 8);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	607a      	str	r2, [r7, #4]
 8004234:	8aba      	ldrh	r2, [r7, #20]
 8004236:	0052      	lsls	r2, r2, #1
 8004238:	6939      	ldr	r1, [r7, #16]
 800423a:	440a      	add	r2, r1
 800423c:	8812      	ldrh	r2, [r2, #0]
 800423e:	0a12      	lsrs	r2, r2, #8
 8004240:	b292      	uxth	r2, r2
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer++ = (UCHAR) (pusRegInputBuf[iRegIndex] & 0xFF);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	8aba      	ldrh	r2, [r7, #20]
 800424e:	0052      	lsls	r2, r2, #1
 8004250:	6939      	ldr	r1, [r7, #16]
 8004252:	440a      	add	r2, r1
 8004254:	8812      	ldrh	r2, [r2, #0]
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	701a      	strb	r2, [r3, #0]
            iRegIndex++;
 800425a:	8abb      	ldrh	r3, [r7, #20]
 800425c:	3301      	adds	r3, #1
 800425e:	82bb      	strh	r3, [r7, #20]
            usNRegs--;
 8004260:	883b      	ldrh	r3, [r7, #0]
 8004262:	3b01      	subs	r3, #1
 8004264:	803b      	strh	r3, [r7, #0]
        while (usNRegs > 0)
 8004266:	883b      	ldrh	r3, [r7, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1e0      	bne.n	800422e <eMBRegInputCB+0x4e>
    if ((usAddress >= REG_INPUT_START)
 800426c:	e001      	b.n	8004272 <eMBRegInputCB+0x92>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 800426e:	2301      	movs	r3, #1
 8004270:	75fb      	strb	r3, [r7, #23]
    }

    return eStatus;
 8004272:	7dfb      	ldrb	r3, [r7, #23]
}
 8004274:	4618      	mov	r0, r3
 8004276:	371c      	adds	r7, #28
 8004278:	46bd      	mov	sp, r7
 800427a:	bc80      	pop	{r7}
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	2000017c 	.word	0x2000017c
 8004284:	200000e8 	.word	0x200000e8

08004288 <eMBRegHoldingCB>:
 * @param usNRegs holding register number
 * @param eMode read or write
 *
 * @return result
 */
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs, eMBRegisterMode eMode) {
 8004288:	b480      	push	{r7}
 800428a:	b089      	sub	sp, #36	; 0x24
 800428c:	af00      	add	r7, sp, #0
 800428e:	60f8      	str	r0, [r7, #12]
 8004290:	4608      	mov	r0, r1
 8004292:	4611      	mov	r1, r2
 8004294:	461a      	mov	r2, r3
 8004296:	4603      	mov	r3, r0
 8004298:	817b      	strh	r3, [r7, #10]
 800429a:	460b      	mov	r3, r1
 800429c:	813b      	strh	r3, [r7, #8]
 800429e:	4613      	mov	r3, r2
 80042a0:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 80042a2:	2300      	movs	r3, #0
 80042a4:	77fb      	strb	r3, [r7, #31]
    USHORT *        pusRegHoldingBuf;
    USHORT          REG_HOLDING_START;
    USHORT          REG_HOLDING_NREGS;
    USHORT          usRegHoldStart;

    pusRegHoldingBuf = usSRegHoldBuf;
 80042a6:	4b39      	ldr	r3, [pc, #228]	; (800438c <eMBRegHoldingCB+0x104>)
 80042a8:	61bb      	str	r3, [r7, #24]
    //pusRegHoldingBuf = ModbusRegistersData16bit;
    REG_HOLDING_START = S_REG_HOLDING_START;
 80042aa:	2300      	movs	r3, #0
 80042ac:	82fb      	strh	r3, [r7, #22]
    REG_HOLDING_NREGS = S_REG_HOLDING_NREGS;
 80042ae:	2308      	movs	r3, #8
 80042b0:	82bb      	strh	r3, [r7, #20]
    usRegHoldStart = usSRegHoldStart;
 80042b2:	4b37      	ldr	r3, [pc, #220]	; (8004390 <eMBRegHoldingCB+0x108>)
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	827b      	strh	r3, [r7, #18]

    /* it already plus one in modbus function method. */
    usAddress--;
 80042b8:	897b      	ldrh	r3, [r7, #10]
 80042ba:	3b01      	subs	r3, #1
 80042bc:	817b      	strh	r3, [r7, #10]

    if ((usAddress >= REG_HOLDING_START)
 80042be:	897a      	ldrh	r2, [r7, #10]
 80042c0:	8afb      	ldrh	r3, [r7, #22]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d359      	bcc.n	800437a <eMBRegHoldingCB+0xf2>
            && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS))
 80042c6:	897a      	ldrh	r2, [r7, #10]
 80042c8:	893b      	ldrh	r3, [r7, #8]
 80042ca:	441a      	add	r2, r3
 80042cc:	8af9      	ldrh	r1, [r7, #22]
 80042ce:	8abb      	ldrh	r3, [r7, #20]
 80042d0:	440b      	add	r3, r1
 80042d2:	429a      	cmp	r2, r3
 80042d4:	dc51      	bgt.n	800437a <eMBRegHoldingCB+0xf2>
    {
        iRegIndex = usAddress - usRegHoldStart;
 80042d6:	897a      	ldrh	r2, [r7, #10]
 80042d8:	8a7b      	ldrh	r3, [r7, #18]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	83bb      	strh	r3, [r7, #28]
        switch (eMode)
 80042de:	79fb      	ldrb	r3, [r7, #7]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d01e      	beq.n	8004322 <eMBRegHoldingCB+0x9a>
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d043      	beq.n	8004370 <eMBRegHoldingCB+0xe8>
                iRegIndex++;
                usNRegs--;
            }
            break;
        }
    }
 80042e8:	e049      	b.n	800437e <eMBRegHoldingCB+0xf6>
                *pucRegBuffer++ = (UCHAR) (pusRegHoldingBuf[iRegIndex] >> 8);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	1c5a      	adds	r2, r3, #1
 80042ee:	60fa      	str	r2, [r7, #12]
 80042f0:	8bba      	ldrh	r2, [r7, #28]
 80042f2:	0052      	lsls	r2, r2, #1
 80042f4:	69b9      	ldr	r1, [r7, #24]
 80042f6:	440a      	add	r2, r1
 80042f8:	8812      	ldrh	r2, [r2, #0]
 80042fa:	0a12      	lsrs	r2, r2, #8
 80042fc:	b292      	uxth	r2, r2
 80042fe:	b2d2      	uxtb	r2, r2
 8004300:	701a      	strb	r2, [r3, #0]
                *pucRegBuffer++ = (UCHAR) (pusRegHoldingBuf[iRegIndex] & 0xFF);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	1c5a      	adds	r2, r3, #1
 8004306:	60fa      	str	r2, [r7, #12]
 8004308:	8bba      	ldrh	r2, [r7, #28]
 800430a:	0052      	lsls	r2, r2, #1
 800430c:	69b9      	ldr	r1, [r7, #24]
 800430e:	440a      	add	r2, r1
 8004310:	8812      	ldrh	r2, [r2, #0]
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	701a      	strb	r2, [r3, #0]
                iRegIndex++;
 8004316:	8bbb      	ldrh	r3, [r7, #28]
 8004318:	3301      	adds	r3, #1
 800431a:	83bb      	strh	r3, [r7, #28]
                usNRegs--;
 800431c:	893b      	ldrh	r3, [r7, #8]
 800431e:	3b01      	subs	r3, #1
 8004320:	813b      	strh	r3, [r7, #8]
            while (usNRegs > 0)
 8004322:	893b      	ldrh	r3, [r7, #8]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1e0      	bne.n	80042ea <eMBRegHoldingCB+0x62>
            break;
 8004328:	e026      	b.n	8004378 <eMBRegHoldingCB+0xf0>
                pusRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
 800432a:	8bbb      	ldrh	r3, [r7, #28]
 800432c:	005b      	lsls	r3, r3, #1
 800432e:	69ba      	ldr	r2, [r7, #24]
 8004330:	441a      	add	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	1c59      	adds	r1, r3, #1
 8004336:	60f9      	str	r1, [r7, #12]
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	021b      	lsls	r3, r3, #8
 800433e:	b29b      	uxth	r3, r3
 8004340:	8013      	strh	r3, [r2, #0]
                pusRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	1c5a      	adds	r2, r3, #1
 8004346:	60fa      	str	r2, [r7, #12]
 8004348:	7818      	ldrb	r0, [r3, #0]
 800434a:	8bbb      	ldrh	r3, [r7, #28]
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	4413      	add	r3, r2
 8004352:	8bba      	ldrh	r2, [r7, #28]
 8004354:	0052      	lsls	r2, r2, #1
 8004356:	69b9      	ldr	r1, [r7, #24]
 8004358:	440a      	add	r2, r1
 800435a:	8811      	ldrh	r1, [r2, #0]
 800435c:	b282      	uxth	r2, r0
 800435e:	430a      	orrs	r2, r1
 8004360:	b292      	uxth	r2, r2
 8004362:	801a      	strh	r2, [r3, #0]
                iRegIndex++;
 8004364:	8bbb      	ldrh	r3, [r7, #28]
 8004366:	3301      	adds	r3, #1
 8004368:	83bb      	strh	r3, [r7, #28]
                usNRegs--;
 800436a:	893b      	ldrh	r3, [r7, #8]
 800436c:	3b01      	subs	r3, #1
 800436e:	813b      	strh	r3, [r7, #8]
            while (usNRegs > 0)
 8004370:	893b      	ldrh	r3, [r7, #8]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d1d9      	bne.n	800432a <eMBRegHoldingCB+0xa2>
            break;
 8004376:	bf00      	nop
    }
 8004378:	e001      	b.n	800437e <eMBRegHoldingCB+0xf6>
    else
    {
        eStatus = MB_ENOREG;
 800437a:	2301      	movs	r3, #1
 800437c:	77fb      	strb	r3, [r7, #31]
    }
    return eStatus;
 800437e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004380:	4618      	mov	r0, r3
 8004382:	3724      	adds	r7, #36	; 0x24
 8004384:	46bd      	mov	sp, r7
 8004386:	bc80      	pop	{r7}
 8004388:	4770      	bx	lr
 800438a:	bf00      	nop
 800438c:	2000016c 	.word	0x2000016c
 8004390:	200000ea 	.word	0x200000ea

08004394 <eMBRegCoilsCB>:
 * @param usNCoils coils number
 * @param eMode read or write
 *
 * @return result
 */
eMBErrorCode eMBRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNCoils, eMBRegisterMode eMode) {
 8004394:	b590      	push	{r4, r7, lr}
 8004396:	b08b      	sub	sp, #44	; 0x2c
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	4608      	mov	r0, r1
 800439e:	4611      	mov	r1, r2
 80043a0:	461a      	mov	r2, r3
 80043a2:	4603      	mov	r3, r0
 80043a4:	817b      	strh	r3, [r7, #10]
 80043a6:	460b      	mov	r3, r1
 80043a8:	813b      	strh	r3, [r7, #8]
 80043aa:	4613      	mov	r3, r2
 80043ac:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode    eStatus = MB_ENOERR;
 80043ae:	2300      	movs	r3, #0
 80043b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    USHORT          iRegIndex , iRegBitIndex , iNReg;
    UCHAR *         pucCoilBuf;
    USHORT          COIL_START;
    USHORT          COIL_NCOILS;
    USHORT          usCoilStart;
    iNReg =  usNCoils / 8 + 1;
 80043b4:	893b      	ldrh	r3, [r7, #8]
 80043b6:	08db      	lsrs	r3, r3, #3
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	3301      	adds	r3, #1
 80043bc:	847b      	strh	r3, [r7, #34]	; 0x22

    pucCoilBuf = ucSCoilBuf;
 80043be:	4b4a      	ldr	r3, [pc, #296]	; (80044e8 <eMBRegCoilsCB+0x154>)
 80043c0:	61fb      	str	r3, [r7, #28]
    COIL_START = S_COIL_START;
 80043c2:	2300      	movs	r3, #0
 80043c4:	837b      	strh	r3, [r7, #26]
    COIL_NCOILS = S_COIL_NCOILS;
 80043c6:	2301      	movs	r3, #1
 80043c8:	833b      	strh	r3, [r7, #24]
    usCoilStart = usSCoilStart;
 80043ca:	4b48      	ldr	r3, [pc, #288]	; (80044ec <eMBRegCoilsCB+0x158>)
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	82fb      	strh	r3, [r7, #22]

    /* it already plus one in modbus function method. */
    usAddress--;
 80043d0:	897b      	ldrh	r3, [r7, #10]
 80043d2:	3b01      	subs	r3, #1
 80043d4:	817b      	strh	r3, [r7, #10]

    if( ( usAddress >= COIL_START ) &&
 80043d6:	897a      	ldrh	r2, [r7, #10]
 80043d8:	8b7b      	ldrh	r3, [r7, #26]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d37b      	bcc.n	80044d6 <eMBRegCoilsCB+0x142>
        ( usAddress + usNCoils <= COIL_START + COIL_NCOILS ) )
 80043de:	897a      	ldrh	r2, [r7, #10]
 80043e0:	893b      	ldrh	r3, [r7, #8]
 80043e2:	441a      	add	r2, r3
 80043e4:	8b79      	ldrh	r1, [r7, #26]
 80043e6:	8b3b      	ldrh	r3, [r7, #24]
 80043e8:	440b      	add	r3, r1
    if( ( usAddress >= COIL_START ) &&
 80043ea:	429a      	cmp	r2, r3
 80043ec:	dc73      	bgt.n	80044d6 <eMBRegCoilsCB+0x142>
    {
        iRegIndex = (USHORT) (usAddress - usCoilStart) / 8;
 80043ee:	897a      	ldrh	r2, [r7, #10]
 80043f0:	8afb      	ldrh	r3, [r7, #22]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	08db      	lsrs	r3, r3, #3
 80043f8:	84bb      	strh	r3, [r7, #36]	; 0x24
        iRegBitIndex = (USHORT) (usAddress - usCoilStart) % 8;
 80043fa:	897a      	ldrh	r2, [r7, #10]
 80043fc:	8afb      	ldrh	r3, [r7, #22]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	b29b      	uxth	r3, r3
 8004402:	f003 0307 	and.w	r3, r3, #7
 8004406:	82bb      	strh	r3, [r7, #20]
        switch ( eMode )
 8004408:	79fb      	ldrb	r3, [r7, #7]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d015      	beq.n	800443a <eMBRegCoilsCB+0xa6>
 800440e:	2b01      	cmp	r3, #1
 8004410:	d045      	beq.n	800449e <eMBRegCoilsCB+0x10a>
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
                        *pucRegBuffer++);
            }
            break;
        }
    }
 8004412:	e063      	b.n	80044dc <eMBRegCoilsCB+0x148>
                *pucRegBuffer++ = xMBUtilGetBits(&pucCoilBuf[iRegIndex++],
 8004414:	68fc      	ldr	r4, [r7, #12]
 8004416:	1c63      	adds	r3, r4, #1
 8004418:	60fb      	str	r3, [r7, #12]
 800441a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8004420:	461a      	mov	r2, r3
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	4413      	add	r3, r2
 8004426:	8ab9      	ldrh	r1, [r7, #20]
 8004428:	2208      	movs	r2, #8
 800442a:	4618      	mov	r0, r3
 800442c:	f000 fd46 	bl	8004ebc <xMBUtilGetBits>
 8004430:	4603      	mov	r3, r0
 8004432:	7023      	strb	r3, [r4, #0]
                iNReg--;
 8004434:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004436:	3b01      	subs	r3, #1
 8004438:	847b      	strh	r3, [r7, #34]	; 0x22
            while (iNReg > 0)
 800443a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1e9      	bne.n	8004414 <eMBRegCoilsCB+0x80>
            pucRegBuffer--;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	3b01      	subs	r3, #1
 8004444:	60fb      	str	r3, [r7, #12]
            usNCoils = usNCoils % 8;
 8004446:	893b      	ldrh	r3, [r7, #8]
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	813b      	strh	r3, [r7, #8]
            *pucRegBuffer = *pucRegBuffer << (8 - usNCoils);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	893b      	ldrh	r3, [r7, #8]
 8004456:	f1c3 0308 	rsb	r3, r3, #8
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	b2da      	uxtb	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer = *pucRegBuffer >> (8 - usNCoils);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	461a      	mov	r2, r3
 800446a:	893b      	ldrh	r3, [r7, #8]
 800446c:	f1c3 0308 	rsb	r3, r3, #8
 8004470:	fa42 f303 	asr.w	r3, r2, r3
 8004474:	b2da      	uxtb	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	701a      	strb	r2, [r3, #0]
            break;
 800447a:	e02b      	b.n	80044d4 <eMBRegCoilsCB+0x140>
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 800447c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800447e:	1c5a      	adds	r2, r3, #1
 8004480:	84ba      	strh	r2, [r7, #36]	; 0x24
 8004482:	461a      	mov	r2, r3
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	1898      	adds	r0, r3, r2
                        *pucRegBuffer++);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	1c5a      	adds	r2, r3, #1
 800448c:	60fa      	str	r2, [r7, #12]
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, 8,
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	8ab9      	ldrh	r1, [r7, #20]
 8004492:	2208      	movs	r2, #8
 8004494:	f000 fcb4 	bl	8004e00 <xMBUtilSetBits>
                iNReg--;
 8004498:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800449a:	3b01      	subs	r3, #1
 800449c:	847b      	strh	r3, [r7, #34]	; 0x22
            while (iNReg > 1)
 800449e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d8eb      	bhi.n	800447c <eMBRegCoilsCB+0xe8>
            usNCoils = usNCoils % 8;
 80044a4:	893b      	ldrh	r3, [r7, #8]
 80044a6:	f003 0307 	and.w	r3, r3, #7
 80044aa:	813b      	strh	r3, [r7, #8]
            if (usNCoils != 0)
 80044ac:	893b      	ldrh	r3, [r7, #8]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00f      	beq.n	80044d2 <eMBRegCoilsCB+0x13e>
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 80044b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80044b4:	1c5a      	adds	r2, r3, #1
 80044b6:	84ba      	strh	r2, [r7, #36]	; 0x24
 80044b8:	461a      	mov	r2, r3
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	1898      	adds	r0, r3, r2
 80044be:	893b      	ldrh	r3, [r7, #8]
 80044c0:	b2dc      	uxtb	r4, r3
                        *pucRegBuffer++);
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	1c5a      	adds	r2, r3, #1
 80044c6:	60fa      	str	r2, [r7, #12]
                xMBUtilSetBits(&pucCoilBuf[iRegIndex++], iRegBitIndex, usNCoils,
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	8ab9      	ldrh	r1, [r7, #20]
 80044cc:	4622      	mov	r2, r4
 80044ce:	f000 fc97 	bl	8004e00 <xMBUtilSetBits>
            break;
 80044d2:	bf00      	nop
    }
 80044d4:	e002      	b.n	80044dc <eMBRegCoilsCB+0x148>
    else
    {
        eStatus = MB_ENOREG;
 80044d6:	2301      	movs	r3, #1
 80044d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
    return eStatus;
 80044dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	372c      	adds	r7, #44	; 0x2c
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd90      	pop	{r4, r7, pc}
 80044e8:	200001a0 	.word	0x200001a0
 80044ec:	200000e6 	.word	0x200000e6

080044f0 <eMBRegDiscreteCB>:
 * @param usAddress discrete address
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete ) {
 80044f0:	b590      	push	{r4, r7, lr}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	460b      	mov	r3, r1
 80044fa:	807b      	strh	r3, [r7, #2]
 80044fc:	4613      	mov	r3, r2
 80044fe:	803b      	strh	r3, [r7, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004500:	2300      	movs	r3, #0
 8004502:	77fb      	strb	r3, [r7, #31]
    USHORT          iRegIndex , iRegBitIndex , iNReg;
    UCHAR *         pucDiscreteInputBuf;
    USHORT          DISCRETE_INPUT_START;
    USHORT          DISCRETE_INPUT_NDISCRETES;
    USHORT          usDiscreteInputStart;
    iNReg =  usNDiscrete / 8 + 1;
 8004504:	883b      	ldrh	r3, [r7, #0]
 8004506:	08db      	lsrs	r3, r3, #3
 8004508:	b29b      	uxth	r3, r3
 800450a:	3301      	adds	r3, #1
 800450c:	837b      	strh	r3, [r7, #26]

    pucDiscreteInputBuf = ucSDiscInBuf;
 800450e:	4b30      	ldr	r3, [pc, #192]	; (80045d0 <eMBRegDiscreteCB+0xe0>)
 8004510:	617b      	str	r3, [r7, #20]
    DISCRETE_INPUT_START = S_DISCRETE_INPUT_START;
 8004512:	2300      	movs	r3, #0
 8004514:	827b      	strh	r3, [r7, #18]
    DISCRETE_INPUT_NDISCRETES = S_DISCRETE_INPUT_NDISCRETES;
 8004516:	2301      	movs	r3, #1
 8004518:	823b      	strh	r3, [r7, #16]
    usDiscreteInputStart = usSDiscInStart;
 800451a:	4b2e      	ldr	r3, [pc, #184]	; (80045d4 <eMBRegDiscreteCB+0xe4>)
 800451c:	881b      	ldrh	r3, [r3, #0]
 800451e:	81fb      	strh	r3, [r7, #14]

    /* it already plus one in modbus function method. */
    usAddress--;
 8004520:	887b      	ldrh	r3, [r7, #2]
 8004522:	3b01      	subs	r3, #1
 8004524:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= DISCRETE_INPUT_START)
 8004526:	887a      	ldrh	r2, [r7, #2]
 8004528:	8a7b      	ldrh	r3, [r7, #18]
 800452a:	429a      	cmp	r2, r3
 800452c:	d349      	bcc.n	80045c2 <eMBRegDiscreteCB+0xd2>
            && (usAddress + usNDiscrete    <= DISCRETE_INPUT_START + DISCRETE_INPUT_NDISCRETES))
 800452e:	887a      	ldrh	r2, [r7, #2]
 8004530:	883b      	ldrh	r3, [r7, #0]
 8004532:	441a      	add	r2, r3
 8004534:	8a79      	ldrh	r1, [r7, #18]
 8004536:	8a3b      	ldrh	r3, [r7, #16]
 8004538:	440b      	add	r3, r1
 800453a:	429a      	cmp	r2, r3
 800453c:	dc41      	bgt.n	80045c2 <eMBRegDiscreteCB+0xd2>
    {
        iRegIndex = (USHORT) (usAddress - usDiscreteInputStart) / 8;
 800453e:	887a      	ldrh	r2, [r7, #2]
 8004540:	89fb      	ldrh	r3, [r7, #14]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	b29b      	uxth	r3, r3
 8004546:	08db      	lsrs	r3, r3, #3
 8004548:	83bb      	strh	r3, [r7, #28]
        iRegBitIndex = (USHORT) (usAddress - usDiscreteInputStart) % 8;
 800454a:	887a      	ldrh	r2, [r7, #2]
 800454c:	89fb      	ldrh	r3, [r7, #14]
 800454e:	1ad3      	subs	r3, r2, r3
 8004550:	b29b      	uxth	r3, r3
 8004552:	f003 0307 	and.w	r3, r3, #7
 8004556:	81bb      	strh	r3, [r7, #12]

        while (iNReg > 0)
 8004558:	e012      	b.n	8004580 <eMBRegDiscreteCB+0x90>
        {
            *pucRegBuffer++ = xMBUtilGetBits(&pucDiscreteInputBuf[iRegIndex++],
 800455a:	687c      	ldr	r4, [r7, #4]
 800455c:	1c63      	adds	r3, r4, #1
 800455e:	607b      	str	r3, [r7, #4]
 8004560:	8bbb      	ldrh	r3, [r7, #28]
 8004562:	1c5a      	adds	r2, r3, #1
 8004564:	83ba      	strh	r2, [r7, #28]
 8004566:	461a      	mov	r2, r3
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	4413      	add	r3, r2
 800456c:	89b9      	ldrh	r1, [r7, #12]
 800456e:	2208      	movs	r2, #8
 8004570:	4618      	mov	r0, r3
 8004572:	f000 fca3 	bl	8004ebc <xMBUtilGetBits>
 8004576:	4603      	mov	r3, r0
 8004578:	7023      	strb	r3, [r4, #0]
                    iRegBitIndex, 8);
            iNReg--;
 800457a:	8b7b      	ldrh	r3, [r7, #26]
 800457c:	3b01      	subs	r3, #1
 800457e:	837b      	strh	r3, [r7, #26]
        while (iNReg > 0)
 8004580:	8b7b      	ldrh	r3, [r7, #26]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1e9      	bne.n	800455a <eMBRegDiscreteCB+0x6a>
        }
        pucRegBuffer--;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3b01      	subs	r3, #1
 800458a:	607b      	str	r3, [r7, #4]
        /* last discrete */
        usNDiscrete = usNDiscrete % 8;
 800458c:	883b      	ldrh	r3, [r7, #0]
 800458e:	f003 0307 	and.w	r3, r3, #7
 8004592:	803b      	strh	r3, [r7, #0]
        /* filling zero to high bit */
        *pucRegBuffer = *pucRegBuffer << (8 - usNDiscrete);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	781b      	ldrb	r3, [r3, #0]
 8004598:	461a      	mov	r2, r3
 800459a:	883b      	ldrh	r3, [r7, #0]
 800459c:	f1c3 0308 	rsb	r3, r3, #8
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	701a      	strb	r2, [r3, #0]
        *pucRegBuffer = *pucRegBuffer >> (8 - usNDiscrete);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	781b      	ldrb	r3, [r3, #0]
 80045ae:	461a      	mov	r2, r3
 80045b0:	883b      	ldrh	r3, [r7, #0]
 80045b2:	f1c3 0308 	rsb	r3, r3, #8
 80045b6:	fa42 f303 	asr.w	r3, r2, r3
 80045ba:	b2da      	uxtb	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	701a      	strb	r2, [r3, #0]
 80045c0:	e001      	b.n	80045c6 <eMBRegDiscreteCB+0xd6>
    }
    else
    {
        eStatus = MB_ENOREG;
 80045c2:	2301      	movs	r3, #1
 80045c4:	77fb      	strb	r3, [r7, #31]
    }

    return eStatus;
 80045c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3724      	adds	r7, #36	; 0x24
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd90      	pop	{r4, r7, pc}
 80045d0:	200001a4 	.word	0x200001a4
 80045d4:	200000e4 	.word	0x200000e4

080045d8 <__critical_enter>:


static uint32_t lock_nesting_count = 0;
void __critical_enter(void)
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80045dc:	b672      	cpsid	i
    __disable_irq();
    ++lock_nesting_count;
 80045de:	4b04      	ldr	r3, [pc, #16]	; (80045f0 <__critical_enter+0x18>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3301      	adds	r3, #1
 80045e4:	4a02      	ldr	r2, [pc, #8]	; (80045f0 <__critical_enter+0x18>)
 80045e6:	6013      	str	r3, [r2, #0]
}
 80045e8:	bf00      	nop
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bc80      	pop	{r7}
 80045ee:	4770      	bx	lr
 80045f0:	200000ec 	.word	0x200000ec

080045f4 <__critical_exit>:

void __critical_exit(void)
{
 80045f4:	b480      	push	{r7}
 80045f6:	af00      	add	r7, sp, #0
    /* Unlock interrupts only when we are exiting the outermost nested call. */
    --lock_nesting_count;
 80045f8:	4b06      	ldr	r3, [pc, #24]	; (8004614 <__critical_exit+0x20>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	3b01      	subs	r3, #1
 80045fe:	4a05      	ldr	r2, [pc, #20]	; (8004614 <__critical_exit+0x20>)
 8004600:	6013      	str	r3, [r2, #0]
    if (lock_nesting_count == 0) {
 8004602:	4b04      	ldr	r3, [pc, #16]	; (8004614 <__critical_exit+0x20>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d100      	bne.n	800460c <__critical_exit+0x18>
  __ASM volatile ("cpsie i" : : : "memory");
 800460a:	b662      	cpsie	i
        __enable_irq();
    }
}
 800460c:	bf00      	nop
 800460e:	46bd      	mov	sp, r7
 8004610:	bc80      	pop	{r7}
 8004612:	4770      	bx	lr
 8004614:	200000ec 	.word	0x200000ec

08004618 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800461c:	bf00      	nop
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr

08004624 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 800462e:	2300      	movs	r3, #0
 8004630:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	881b      	ldrh	r3, [r3, #0]
 8004636:	2b05      	cmp	r3, #5
 8004638:	d16c      	bne.n	8004714 <eMBFuncReadCoils+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	3301      	adds	r3, #1
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	b29b      	uxth	r3, r3
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	3302      	adds	r3, #2
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	b29a      	uxth	r2, r3
 800464e:	8abb      	ldrh	r3, [r7, #20]
 8004650:	4313      	orrs	r3, r2
 8004652:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8004654:	8abb      	ldrh	r3, [r7, #20]
 8004656:	3301      	adds	r3, #1
 8004658:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3303      	adds	r3, #3
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	b29b      	uxth	r3, r3
 8004662:	021b      	lsls	r3, r3, #8
 8004664:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3304      	adds	r3, #4
 800466a:	781b      	ldrb	r3, [r3, #0]
 800466c:	b29a      	uxth	r2, r3
 800466e:	8a7b      	ldrh	r3, [r7, #18]
 8004670:	4313      	orrs	r3, r2
 8004672:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 8004674:	8a7b      	ldrh	r3, [r7, #18]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d049      	beq.n	800470e <eMBFuncReadCoils+0xea>
 800467a:	8a7b      	ldrh	r3, [r7, #18]
 800467c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004680:	d245      	bcs.n	800470e <eMBFuncReadCoils+0xea>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	2200      	movs	r2, #0
 800468a:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	60fa      	str	r2, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	881b      	ldrh	r3, [r3, #0]
 800469a:	3301      	adds	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80046a2:	8a7b      	ldrh	r3, [r7, #18]
 80046a4:	f003 0307 	and.w	r3, r3, #7
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d006      	beq.n	80046ba <eMBFuncReadCoils+0x96>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80046ac:	8a7b      	ldrh	r3, [r7, #18]
 80046ae:	08db      	lsrs	r3, r3, #3
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	3301      	adds	r3, #1
 80046b6:	75fb      	strb	r3, [r7, #23]
 80046b8:	e003      	b.n	80046c2 <eMBFuncReadCoils+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80046ba:	8a7b      	ldrh	r3, [r7, #18]
 80046bc:	08db      	lsrs	r3, r3, #3
 80046be:	b29b      	uxth	r3, r3
 80046c0:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	60fa      	str	r2, [r7, #12]
 80046c8:	7dfa      	ldrb	r2, [r7, #23]
 80046ca:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	3301      	adds	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	801a      	strh	r2, [r3, #0]

            eRegStatus =
 80046d8:	8a7a      	ldrh	r2, [r7, #18]
 80046da:	8ab9      	ldrh	r1, [r7, #20]
 80046dc:	2300      	movs	r3, #0
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f7ff fe58 	bl	8004394 <eMBRegCoilsCB>
 80046e4:	4603      	mov	r3, r0
 80046e6:	72fb      	strb	r3, [r7, #11]
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80046e8:	7afb      	ldrb	r3, [r7, #11]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d006      	beq.n	80046fc <eMBFuncReadCoils+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80046ee:	7afb      	ldrb	r3, [r7, #11]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 fc1c 	bl	8004f2e <prveMBError2Exception>
 80046f6:	4603      	mov	r3, r0
 80046f8:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 80046fa:	e00d      	b.n	8004718 <eMBFuncReadCoils+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	881a      	ldrh	r2, [r3, #0]
 8004700:	7dfb      	ldrb	r3, [r7, #23]
 8004702:	b29b      	uxth	r3, r3
 8004704:	4413      	add	r3, r2
 8004706:	b29a      	uxth	r2, r3
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800470c:	e004      	b.n	8004718 <eMBFuncReadCoils+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800470e:	2303      	movs	r3, #3
 8004710:	75bb      	strb	r3, [r7, #22]
 8004712:	e001      	b.n	8004718 <eMBFuncReadCoils+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004714:	2303      	movs	r3, #3
 8004716:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8004718:	7dbb      	ldrb	r3, [r7, #22]
}
 800471a:	4618      	mov	r0, r3
 800471c:	3718      	adds	r7, #24
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 800472c:	2300      	movs	r3, #0
 800472e:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	881b      	ldrh	r3, [r3, #0]
 8004734:	2b05      	cmp	r3, #5
 8004736:	d140      	bne.n	80047ba <eMBFuncWriteCoil+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3301      	adds	r3, #1
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	b29b      	uxth	r3, r3
 8004740:	021b      	lsls	r3, r3, #8
 8004742:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	3302      	adds	r3, #2
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	b29a      	uxth	r2, r3
 800474c:	89bb      	ldrh	r3, [r7, #12]
 800474e:	4313      	orrs	r3, r2
 8004750:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8004752:	89bb      	ldrh	r3, [r7, #12]
 8004754:	3301      	adds	r3, #1
 8004756:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3304      	adds	r3, #4
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d128      	bne.n	80047b4 <eMBFuncWriteCoil+0x92>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	3303      	adds	r3, #3
 8004766:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8004768:	2bff      	cmp	r3, #255	; 0xff
 800476a:	d004      	beq.n	8004776 <eMBFuncWriteCoil+0x54>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	3303      	adds	r3, #3
 8004770:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8004772:	2b00      	cmp	r3, #0
 8004774:	d11e      	bne.n	80047b4 <eMBFuncWriteCoil+0x92>
        {
            ucBuf[1] = 0;
 8004776:	2300      	movs	r3, #0
 8004778:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	3303      	adds	r3, #3
 800477e:	781b      	ldrb	r3, [r3, #0]
 8004780:	2bff      	cmp	r3, #255	; 0xff
 8004782:	d102      	bne.n	800478a <eMBFuncWriteCoil+0x68>
            {
                ucBuf[0] = 1;
 8004784:	2301      	movs	r3, #1
 8004786:	723b      	strb	r3, [r7, #8]
 8004788:	e001      	b.n	800478e <eMBFuncWriteCoil+0x6c>
            }
            else
            {
                ucBuf[0] = 0;
 800478a:	2300      	movs	r3, #0
 800478c:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
 800478e:	89b9      	ldrh	r1, [r7, #12]
 8004790:	f107 0008 	add.w	r0, r7, #8
 8004794:	2301      	movs	r3, #1
 8004796:	2201      	movs	r2, #1
 8004798:	f7ff fdfc 	bl	8004394 <eMBRegCoilsCB>
 800479c:	4603      	mov	r3, r0
 800479e:	72fb      	strb	r3, [r7, #11]
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80047a0:	7afb      	ldrb	r3, [r7, #11]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00b      	beq.n	80047be <eMBFuncWriteCoil+0x9c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80047a6:	7afb      	ldrb	r3, [r7, #11]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f000 fbc0 	bl	8004f2e <prveMBError2Exception>
 80047ae:	4603      	mov	r3, r0
 80047b0:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 80047b2:	e004      	b.n	80047be <eMBFuncWriteCoil+0x9c>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80047b4:	2303      	movs	r3, #3
 80047b6:	73fb      	strb	r3, [r7, #15]
 80047b8:	e001      	b.n	80047be <eMBFuncWriteCoil+0x9c>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80047ba:	2303      	movs	r3, #3
 80047bc:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80047be:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 80047d2:	2300      	movs	r3, #0
 80047d4:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	881b      	ldrh	r3, [r3, #0]
 80047da:	2b05      	cmp	r3, #5
 80047dc:	d954      	bls.n	8004888 <eMBFuncWriteMultipleCoils+0xc0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3301      	adds	r3, #1
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	021b      	lsls	r3, r3, #8
 80047e8:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	3302      	adds	r3, #2
 80047ee:	781b      	ldrb	r3, [r3, #0]
 80047f0:	b29a      	uxth	r2, r3
 80047f2:	89bb      	ldrh	r3, [r7, #12]
 80047f4:	4313      	orrs	r3, r2
 80047f6:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80047f8:	89bb      	ldrh	r3, [r7, #12]
 80047fa:	3301      	adds	r3, #1
 80047fc:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	3303      	adds	r3, #3
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	b29b      	uxth	r3, r3
 8004806:	021b      	lsls	r3, r3, #8
 8004808:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	3304      	adds	r3, #4
 800480e:	781b      	ldrb	r3, [r3, #0]
 8004810:	b29a      	uxth	r2, r3
 8004812:	897b      	ldrh	r3, [r7, #10]
 8004814:	4313      	orrs	r3, r2
 8004816:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	795b      	ldrb	r3, [r3, #5]
 800481c:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 800481e:	897b      	ldrh	r3, [r7, #10]
 8004820:	f003 0307 	and.w	r3, r3, #7
 8004824:	2b00      	cmp	r3, #0
 8004826:	d006      	beq.n	8004836 <eMBFuncWriteMultipleCoils+0x6e>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8004828:	897b      	ldrh	r3, [r7, #10]
 800482a:	08db      	lsrs	r3, r3, #3
 800482c:	b29b      	uxth	r3, r3
 800482e:	b2db      	uxtb	r3, r3
 8004830:	3301      	adds	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
 8004834:	e003      	b.n	800483e <eMBFuncWriteMultipleCoils+0x76>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 8004836:	897b      	ldrh	r3, [r7, #10]
 8004838:	08db      	lsrs	r3, r3, #3
 800483a:	b29b      	uxth	r3, r3
 800483c:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 800483e:	897b      	ldrh	r3, [r7, #10]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d01e      	beq.n	8004882 <eMBFuncWriteMultipleCoils+0xba>
 8004844:	897b      	ldrh	r3, [r7, #10]
 8004846:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 800484a:	d81a      	bhi.n	8004882 <eMBFuncWriteMultipleCoils+0xba>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 800484c:	7bfa      	ldrb	r2, [r7, #15]
 800484e:	7a7b      	ldrb	r3, [r7, #9]
 8004850:	429a      	cmp	r2, r3
 8004852:	d116      	bne.n	8004882 <eMBFuncWriteMultipleCoils+0xba>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	1d98      	adds	r0, r3, #6
            eRegStatus =
 8004858:	897a      	ldrh	r2, [r7, #10]
 800485a:	89b9      	ldrh	r1, [r7, #12]
 800485c:	2301      	movs	r3, #1
 800485e:	f7ff fd99 	bl	8004394 <eMBRegCoilsCB>
 8004862:	4603      	mov	r3, r0
 8004864:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8004866:	7a3b      	ldrb	r3, [r7, #8]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d006      	beq.n	800487a <eMBFuncWriteMultipleCoils+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800486c:	7a3b      	ldrb	r3, [r7, #8]
 800486e:	4618      	mov	r0, r3
 8004870:	f000 fb5d 	bl	8004f2e <prveMBError2Exception>
 8004874:	4603      	mov	r3, r0
 8004876:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 8004878:	e008      	b.n	800488c <eMBFuncWriteMultipleCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	2205      	movs	r2, #5
 800487e:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8004880:	e004      	b.n	800488c <eMBFuncWriteMultipleCoils+0xc4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004882:	2303      	movs	r3, #3
 8004884:	73bb      	strb	r3, [r7, #14]
 8004886:	e001      	b.n	800488c <eMBFuncWriteMultipleCoils+0xc4>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004888:	2303      	movs	r3, #3
 800488a:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 800488c:	7bbb      	ldrb	r3, [r7, #14]
}
 800488e:	4618      	mov	r0, r3
 8004890:	3710      	adds	r7, #16
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 8004896:	b580      	push	{r7, lr}
 8004898:	b086      	sub	sp, #24
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
 800489e:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80048a0:	2300      	movs	r3, #0
 80048a2:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	881b      	ldrh	r3, [r3, #0]
 80048a8:	2b05      	cmp	r3, #5
 80048aa:	d16c      	bne.n	8004986 <eMBFuncReadDiscreteInputs+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	3301      	adds	r3, #1
 80048b0:	781b      	ldrb	r3, [r3, #0]
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	021b      	lsls	r3, r3, #8
 80048b6:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3302      	adds	r3, #2
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	b29a      	uxth	r2, r3
 80048c0:	8abb      	ldrh	r3, [r7, #20]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 80048c6:	8abb      	ldrh	r3, [r7, #20]
 80048c8:	3301      	adds	r3, #1
 80048ca:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	3303      	adds	r3, #3
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	021b      	lsls	r3, r3, #8
 80048d6:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	3304      	adds	r3, #4
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	b29a      	uxth	r2, r3
 80048e0:	8a7b      	ldrh	r3, [r7, #18]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 80048e6:	8a7b      	ldrh	r3, [r7, #18]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d049      	beq.n	8004980 <eMBFuncReadDiscreteInputs+0xea>
 80048ec:	8a7b      	ldrh	r3, [r7, #18]
 80048ee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80048f2:	d245      	bcs.n	8004980 <eMBFuncReadDiscreteInputs+0xea>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	2200      	movs	r2, #0
 80048fc:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1c5a      	adds	r2, r3, #1
 8004902:	60fa      	str	r2, [r7, #12]
 8004904:	2202      	movs	r2, #2
 8004906:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	881b      	ldrh	r3, [r3, #0]
 800490c:	3301      	adds	r3, #1
 800490e:	b29a      	uxth	r2, r3
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8004914:	8a7b      	ldrh	r3, [r7, #18]
 8004916:	f003 0307 	and.w	r3, r3, #7
 800491a:	2b00      	cmp	r3, #0
 800491c:	d006      	beq.n	800492c <eMBFuncReadDiscreteInputs+0x96>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 800491e:	8a7b      	ldrh	r3, [r7, #18]
 8004920:	08db      	lsrs	r3, r3, #3
 8004922:	b29b      	uxth	r3, r3
 8004924:	b2db      	uxtb	r3, r3
 8004926:	3301      	adds	r3, #1
 8004928:	75fb      	strb	r3, [r7, #23]
 800492a:	e003      	b.n	8004934 <eMBFuncReadDiscreteInputs+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 800492c:	8a7b      	ldrh	r3, [r7, #18]
 800492e:	08db      	lsrs	r3, r3, #3
 8004930:	b29b      	uxth	r3, r3
 8004932:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	60fa      	str	r2, [r7, #12]
 800493a:	7dfa      	ldrb	r2, [r7, #23]
 800493c:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	881b      	ldrh	r3, [r3, #0]
 8004942:	3301      	adds	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	801a      	strh	r2, [r3, #0]

            eRegStatus =
 800494a:	8a7a      	ldrh	r2, [r7, #18]
 800494c:	8abb      	ldrh	r3, [r7, #20]
 800494e:	4619      	mov	r1, r3
 8004950:	68f8      	ldr	r0, [r7, #12]
 8004952:	f7ff fdcd 	bl	80044f0 <eMBRegDiscreteCB>
 8004956:	4603      	mov	r3, r0
 8004958:	72fb      	strb	r3, [r7, #11]
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800495a:	7afb      	ldrb	r3, [r7, #11]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d006      	beq.n	800496e <eMBFuncReadDiscreteInputs+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004960:	7afb      	ldrb	r3, [r7, #11]
 8004962:	4618      	mov	r0, r3
 8004964:	f000 fae3 	bl	8004f2e <prveMBError2Exception>
 8004968:	4603      	mov	r3, r0
 800496a:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 800496c:	e00d      	b.n	800498a <eMBFuncReadDiscreteInputs+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	881a      	ldrh	r2, [r3, #0]
 8004972:	7dfb      	ldrb	r3, [r7, #23]
 8004974:	b29b      	uxth	r3, r3
 8004976:	4413      	add	r3, r2
 8004978:	b29a      	uxth	r2, r3
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800497e:	e004      	b.n	800498a <eMBFuncReadDiscreteInputs+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004980:	2303      	movs	r3, #3
 8004982:	75bb      	strb	r3, [r7, #22]
 8004984:	e001      	b.n	800498a <eMBFuncReadDiscreteInputs+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004986:	2303      	movs	r3, #3
 8004988:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 800498a:	7dbb      	ldrb	r3, [r7, #22]
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 800499e:	2300      	movs	r3, #0
 80049a0:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	881b      	ldrh	r3, [r3, #0]
 80049a6:	2b05      	cmp	r3, #5
 80049a8:	d122      	bne.n	80049f0 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3301      	adds	r3, #1
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	021b      	lsls	r3, r3, #8
 80049b4:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	3302      	adds	r3, #2
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	b29a      	uxth	r2, r3
 80049be:	89bb      	ldrh	r3, [r7, #12]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80049c4:	89bb      	ldrh	r3, [r7, #12]
 80049c6:	3301      	adds	r3, #1
 80049c8:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	1cd8      	adds	r0, r3, #3
 80049ce:	89b9      	ldrh	r1, [r7, #12]
 80049d0:	2301      	movs	r3, #1
 80049d2:	2201      	movs	r2, #1
 80049d4:	f7ff fc58 	bl	8004288 <eMBRegHoldingCB>
 80049d8:	4603      	mov	r3, r0
 80049da:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 80049dc:	7afb      	ldrb	r3, [r7, #11]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d008      	beq.n	80049f4 <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 80049e2:	7afb      	ldrb	r3, [r7, #11]
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 faa2 	bl	8004f2e <prveMBError2Exception>
 80049ea:	4603      	mov	r3, r0
 80049ec:	73fb      	strb	r3, [r7, #15]
 80049ee:	e001      	b.n	80049f4 <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80049f0:	2303      	movs	r3, #3
 80049f2:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b084      	sub	sp, #16
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
 8004a06:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	2b05      	cmp	r3, #5
 8004a12:	d946      	bls.n	8004aa2 <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	3301      	adds	r3, #1
 8004a18:	781b      	ldrb	r3, [r3, #0]
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	021b      	lsls	r3, r3, #8
 8004a1e:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3302      	adds	r3, #2
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	b29a      	uxth	r2, r3
 8004a28:	89bb      	ldrh	r3, [r7, #12]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8004a2e:	89bb      	ldrh	r3, [r7, #12]
 8004a30:	3301      	adds	r3, #1
 8004a32:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3303      	adds	r3, #3
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	021b      	lsls	r3, r3, #8
 8004a3e:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3304      	adds	r3, #4
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	897b      	ldrh	r3, [r7, #10]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	795b      	ldrb	r3, [r3, #5]
 8004a52:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 8004a54:	897b      	ldrh	r3, [r7, #10]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d020      	beq.n	8004a9c <eMBFuncWriteMultipleHoldingRegister+0x9e>
 8004a5a:	897b      	ldrh	r3, [r7, #10]
 8004a5c:	2b78      	cmp	r3, #120	; 0x78
 8004a5e:	d81d      	bhi.n	8004a9c <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8004a60:	897b      	ldrh	r3, [r7, #10]
 8004a62:	b2db      	uxtb	r3, r3
 8004a64:	005b      	lsls	r3, r3, #1
 8004a66:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 8004a68:	7a7a      	ldrb	r2, [r7, #9]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d116      	bne.n	8004a9c <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	1d98      	adds	r0, r3, #6
            eRegStatus =
 8004a72:	897a      	ldrh	r2, [r7, #10]
 8004a74:	89b9      	ldrh	r1, [r7, #12]
 8004a76:	2301      	movs	r3, #1
 8004a78:	f7ff fc06 	bl	8004288 <eMBRegHoldingCB>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8004a80:	7a3b      	ldrb	r3, [r7, #8]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d006      	beq.n	8004a94 <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004a86:	7a3b      	ldrb	r3, [r7, #8]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 fa50 	bl	8004f2e <prveMBError2Exception>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8004a92:	e008      	b.n	8004aa6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	2205      	movs	r2, #5
 8004a98:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8004a9a:	e004      	b.n	8004aa6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	73fb      	strb	r3, [r7, #15]
 8004aa0:	e001      	b.n	8004aa6 <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8004aa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3710      	adds	r7, #16
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8004aba:	2300      	movs	r3, #0
 8004abc:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	881b      	ldrh	r3, [r3, #0]
 8004ac2:	2b05      	cmp	r3, #5
 8004ac4:	d15c      	bne.n	8004b80 <eMBFuncReadHoldingRegister+0xd0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	781b      	ldrb	r3, [r3, #0]
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	021b      	lsls	r3, r3, #8
 8004ad0:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	3302      	adds	r3, #2
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	8abb      	ldrh	r3, [r7, #20]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8004ae0:	8abb      	ldrh	r3, [r7, #20]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3303      	adds	r3, #3
 8004aea:	781b      	ldrb	r3, [r3, #0]
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	021b      	lsls	r3, r3, #8
 8004af0:	827b      	strh	r3, [r7, #18]
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	3304      	adds	r3, #4
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8004afa:	8a7b      	ldrh	r3, [r7, #18]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d03c      	beq.n	8004b7a <eMBFuncReadHoldingRegister+0xca>
 8004b00:	8a7b      	ldrh	r3, [r7, #18]
 8004b02:	2b7d      	cmp	r3, #125	; 0x7d
 8004b04:	d839      	bhi.n	8004b7a <eMBFuncReadHoldingRegister+0xca>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	1c5a      	adds	r2, r3, #1
 8004b14:	60fa      	str	r2, [r7, #12]
 8004b16:	2203      	movs	r2, #3
 8004b18:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	881b      	ldrh	r3, [r3, #0]
 8004b1e:	3301      	adds	r3, #1
 8004b20:	b29a      	uxth	r2, r3
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	1c5a      	adds	r2, r3, #1
 8004b2a:	60fa      	str	r2, [r7, #12]
 8004b2c:	8a7a      	ldrh	r2, [r7, #18]
 8004b2e:	b2d2      	uxtb	r2, r2
 8004b30:	0052      	lsls	r2, r2, #1
 8004b32:	b2d2      	uxtb	r2, r2
 8004b34:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	881b      	ldrh	r3, [r3, #0]
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 8004b42:	8a7a      	ldrh	r2, [r7, #18]
 8004b44:	8ab9      	ldrh	r1, [r7, #20]
 8004b46:	2300      	movs	r3, #0
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f7ff fb9d 	bl	8004288 <eMBRegHoldingCB>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8004b52:	7afb      	ldrb	r3, [r7, #11]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d006      	beq.n	8004b66 <eMBFuncReadHoldingRegister+0xb6>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004b58:	7afb      	ldrb	r3, [r7, #11]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 f9e7 	bl	8004f2e <prveMBError2Exception>
 8004b60:	4603      	mov	r3, r0
 8004b62:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8004b64:	e00e      	b.n	8004b84 <eMBFuncReadHoldingRegister+0xd4>
            }
            else
            {
                *usLen += usRegCount * 2;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	881a      	ldrh	r2, [r3, #0]
 8004b6a:	8a7b      	ldrh	r3, [r7, #18]
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	4413      	add	r3, r2
 8004b72:	b29a      	uxth	r2, r3
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8004b78:	e004      	b.n	8004b84 <eMBFuncReadHoldingRegister+0xd4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	75fb      	strb	r3, [r7, #23]
 8004b7e:	e001      	b.n	8004b84 <eMBFuncReadHoldingRegister+0xd4>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b80:	2303      	movs	r3, #3
 8004b82:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8004b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3718      	adds	r7, #24
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004b8e:	b580      	push	{r7, lr}
 8004b90:	b086      	sub	sp, #24
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]
 8004b96:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	881b      	ldrh	r3, [r3, #0]
 8004ba0:	2b09      	cmp	r3, #9
 8004ba2:	f240 8099 	bls.w	8004cd8 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	021b      	lsls	r3, r3, #8
 8004bb0:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	3302      	adds	r3, #2
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	8abb      	ldrh	r3, [r7, #20]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 8004bc0:	8abb      	ldrh	r3, [r7, #20]
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	3303      	adds	r3, #3
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	021b      	lsls	r3, r3, #8
 8004bd0:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	3304      	adds	r3, #4
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	8a7b      	ldrh	r3, [r7, #18]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	3305      	adds	r3, #5
 8004be4:	781b      	ldrb	r3, [r3, #0]
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	021b      	lsls	r3, r3, #8
 8004bea:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	3306      	adds	r3, #6
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	8a3b      	ldrh	r3, [r7, #16]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 8004bfa:	8a3b      	ldrh	r3, [r7, #16]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	3307      	adds	r3, #7
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	021b      	lsls	r3, r3, #8
 8004c0a:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3308      	adds	r3, #8
 8004c10:	781b      	ldrb	r3, [r3, #0]
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	89fb      	ldrh	r3, [r7, #14]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	7a5b      	ldrb	r3, [r3, #9]
 8004c1e:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8004c20:	8a7b      	ldrh	r3, [r7, #18]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d056      	beq.n	8004cd4 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8004c26:	8a7b      	ldrh	r3, [r7, #18]
 8004c28:	2b7d      	cmp	r3, #125	; 0x7d
 8004c2a:	d853      	bhi.n	8004cd4 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8004c2c:	89fb      	ldrh	r3, [r7, #14]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d050      	beq.n	8004cd4 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8004c32:	89fb      	ldrh	r3, [r7, #14]
 8004c34:	2b79      	cmp	r3, #121	; 0x79
 8004c36:	d84d      	bhi.n	8004cd4 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8004c38:	89fb      	ldrh	r3, [r7, #14]
 8004c3a:	005a      	lsls	r2, r3, #1
 8004c3c:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d148      	bne.n	8004cd4 <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f103 000a 	add.w	r0, r3, #10
 8004c48:	89fa      	ldrh	r2, [r7, #14]
 8004c4a:	8a39      	ldrh	r1, [r7, #16]
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	f7ff fb1b 	bl	8004288 <eMBRegHoldingCB>
 8004c52:	4603      	mov	r3, r0
 8004c54:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 8004c56:	7dbb      	ldrb	r3, [r7, #22]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d131      	bne.n	8004cc0 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	2200      	movs	r2, #0
 8004c64:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	60ba      	str	r2, [r7, #8]
 8004c6c:	2217      	movs	r2, #23
 8004c6e:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	881b      	ldrh	r3, [r3, #0]
 8004c74:	3301      	adds	r3, #1
 8004c76:	b29a      	uxth	r2, r3
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	1c5a      	adds	r2, r3, #1
 8004c80:	60ba      	str	r2, [r7, #8]
 8004c82:	8a7a      	ldrh	r2, [r7, #18]
 8004c84:	b2d2      	uxtb	r2, r2
 8004c86:	0052      	lsls	r2, r2, #1
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	881b      	ldrh	r3, [r3, #0]
 8004c90:	3301      	adds	r3, #1
 8004c92:	b29a      	uxth	r2, r3
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
 8004c98:	8a7a      	ldrh	r2, [r7, #18]
 8004c9a:	8ab9      	ldrh	r1, [r7, #20]
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	68b8      	ldr	r0, [r7, #8]
 8004ca0:	f7ff faf2 	bl	8004288 <eMBRegHoldingCB>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	75bb      	strb	r3, [r7, #22]
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
 8004ca8:	7dbb      	ldrb	r3, [r7, #22]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d108      	bne.n	8004cc0 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	881a      	ldrh	r2, [r3, #0]
 8004cb2:	8a7b      	ldrh	r3, [r7, #18]
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	4413      	add	r3, r2
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 8004cc0:	7dbb      	ldrb	r3, [r7, #22]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d008      	beq.n	8004cd8 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004cc6:	7dbb      	ldrb	r3, [r7, #22]
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f000 f930 	bl	8004f2e <prveMBError2Exception>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8004cd2:	e001      	b.n	8004cd8 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 8004cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <eMBFuncReadInputRegister>:
eMBException    prveMBError2Exception( eMBErrorCode eErrorCode );

/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen ) {
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b086      	sub	sp, #24
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8004cec:	2300      	movs	r3, #0
 8004cee:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) ) {
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	2b05      	cmp	r3, #5
 8004cf6:	d15f      	bne.n	8004db8 <eMBFuncReadInputRegister+0xd6>
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	021b      	lsls	r3, r3, #8
 8004d02:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );//
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3302      	adds	r3, #2
 8004d08:	781b      	ldrb	r3, [r3, #0]
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	8abb      	ldrh	r3, [r7, #20]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8004d12:	8abb      	ldrh	r3, [r7, #20]
 8004d14:	3301      	adds	r3, #1
 8004d16:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	3303      	adds	r3, #3
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	b29b      	uxth	r3, r3
 8004d20:	021b      	lsls	r3, r3, #8
 8004d22:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );//
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3304      	adds	r3, #4
 8004d28:	781b      	ldrb	r3, [r3, #0]
 8004d2a:	b29a      	uxth	r2, r3
 8004d2c:	8a7b      	ldrh	r3, [r7, #18]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) ) {
 8004d32:	8a7b      	ldrh	r3, [r7, #18]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d03c      	beq.n	8004db2 <eMBFuncReadInputRegister+0xd0>
 8004d38:	8a7b      	ldrh	r3, [r7, #18]
 8004d3a:	2b7c      	cmp	r3, #124	; 0x7c
 8004d3c:	d839      	bhi.n	8004db2 <eMBFuncReadInputRegister+0xd0>
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	2200      	movs	r2, #0
 8004d46:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	60fa      	str	r2, [r7, #12]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	881b      	ldrh	r3, [r3, #0]
 8004d56:	3301      	adds	r3, #1
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	60fa      	str	r2, [r7, #12]
 8004d64:	8a7a      	ldrh	r2, [r7, #18]
 8004d66:	b2d2      	uxtb	r2, r2
 8004d68:	0052      	lsls	r2, r2, #1
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	3301      	adds	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	801a      	strh	r2, [r3, #0]

            eRegStatus =
 8004d7a:	8a7a      	ldrh	r2, [r7, #18]
 8004d7c:	8abb      	ldrh	r3, [r7, #20]
 8004d7e:	4619      	mov	r1, r3
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7ff fa2d 	bl	80041e0 <eMBRegInputCB>
 8004d86:	4603      	mov	r3, r0
 8004d88:	72fb      	strb	r3, [r7, #11]
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR ) {
 8004d8a:	7afb      	ldrb	r3, [r7, #11]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d006      	beq.n	8004d9e <eMBFuncReadInputRegister+0xbc>
                eStatus = prveMBError2Exception( eRegStatus );
 8004d90:	7afb      	ldrb	r3, [r7, #11]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 f8cb 	bl	8004f2e <prveMBError2Exception>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR ) {
 8004d9c:	e00e      	b.n	8004dbc <eMBFuncReadInputRegister+0xda>
            } else {
                *usLen += usRegCount * 2;
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	881a      	ldrh	r2, [r3, #0]
 8004da2:	8a7b      	ldrh	r3, [r7, #18]
 8004da4:	005b      	lsls	r3, r3, #1
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	4413      	add	r3, r2
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR ) {
 8004db0:	e004      	b.n	8004dbc <eMBFuncReadInputRegister+0xda>
            }
        } else {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004db2:	2303      	movs	r3, #3
 8004db4:	75fb      	strb	r3, [r7, #23]
 8004db6:	e001      	b.n	8004dbc <eMBFuncReadInputRegister+0xda>
        }
    } else {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004db8:	2303      	movs	r3, #3
 8004dba:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8004dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3718      	adds	r7, #24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
	...

08004dc8 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b082      	sub	sp, #8
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	1c58      	adds	r0, r3, #1
 8004dd6:	4b08      	ldr	r3, [pc, #32]	; (8004df8 <eMBFuncReportSlaveID+0x30>)
 8004dd8:	881b      	ldrh	r3, [r3, #0]
 8004dda:	461a      	mov	r2, r3
 8004ddc:	4907      	ldr	r1, [pc, #28]	; (8004dfc <eMBFuncReportSlaveID+0x34>)
 8004dde:	f001 fad7 	bl	8006390 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8004de2:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <eMBFuncReportSlaveID+0x30>)
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	3301      	adds	r3, #1
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	20000110 	.word	0x20000110
 8004dfc:	200000f0 	.word	0x200000f0

08004e00 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 8004e00:	b480      	push	{r7}
 8004e02:	b087      	sub	sp, #28
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	4608      	mov	r0, r1
 8004e0a:	4611      	mov	r1, r2
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4603      	mov	r3, r0
 8004e10:	807b      	strh	r3, [r7, #2]
 8004e12:	460b      	mov	r3, r1
 8004e14:	707b      	strb	r3, [r7, #1]
 8004e16:	4613      	mov	r3, r2
 8004e18:	703b      	strb	r3, [r7, #0]
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
 8004e1a:	783b      	ldrb	r3, [r7, #0]
 8004e1c:	82fb      	strh	r3, [r7, #22]
    assert( ucNBits <= 8 );
    assert( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8004e1e:	887b      	ldrh	r3, [r7, #2]
 8004e20:	08db      	lsrs	r3, r3, #3
 8004e22:	82bb      	strh	r3, [r7, #20]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 8004e24:	8abb      	ldrh	r3, [r7, #20]
 8004e26:	00db      	lsls	r3, r3, #3
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	887a      	ldrh	r2, [r7, #2]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	827b      	strh	r3, [r7, #18]

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
 8004e30:	8afa      	ldrh	r2, [r7, #22]
 8004e32:	8a7b      	ldrh	r3, [r7, #18]
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	82fb      	strh	r3, [r7, #22]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8004e3a:	787b      	ldrb	r3, [r7, #1]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	3b01      	subs	r3, #1
 8004e46:	823b      	strh	r3, [r7, #16]
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8004e48:	8a3a      	ldrh	r2, [r7, #16]
 8004e4a:	8879      	ldrh	r1, [r7, #2]
 8004e4c:	8abb      	ldrh	r3, [r7, #20]
 8004e4e:	00db      	lsls	r3, r3, #3
 8004e50:	1acb      	subs	r3, r1, r3
 8004e52:	fa02 f303 	lsl.w	r3, r2, r3
 8004e56:	823b      	strh	r3, [r7, #16]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8004e58:	8abb      	ldrh	r3, [r7, #20]
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	81fb      	strh	r3, [r7, #14]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004e62:	8abb      	ldrh	r3, [r7, #20]
 8004e64:	3301      	adds	r3, #1
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	4413      	add	r3, r2
 8004e6a:	781b      	ldrb	r3, [r3, #0]
 8004e6c:	021b      	lsls	r3, r3, #8
 8004e6e:	b21a      	sxth	r2, r3
 8004e70:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	b21b      	sxth	r3, r3
 8004e78:	81fb      	strh	r3, [r7, #14]

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004e7a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004e7e:	43db      	mvns	r3, r3
 8004e80:	b21a      	sxth	r2, r3
 8004e82:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004e86:	4013      	ands	r3, r2
 8004e88:	b21a      	sxth	r2, r3
 8004e8a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	b21b      	sxth	r3, r3
 8004e92:	81fb      	strh	r3, [r7, #14]

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 8004e94:	8abb      	ldrh	r3, [r7, #20]
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	4413      	add	r3, r2
 8004e9a:	89fa      	ldrh	r2, [r7, #14]
 8004e9c:	b2d2      	uxtb	r2, r2
 8004e9e:	701a      	strb	r2, [r3, #0]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8004ea0:	8abb      	ldrh	r3, [r7, #20]
 8004ea2:	3301      	adds	r3, #1
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	89fa      	ldrh	r2, [r7, #14]
 8004eaa:	0a12      	lsrs	r2, r2, #8
 8004eac:	b292      	uxth	r2, r2
 8004eae:	b2d2      	uxtb	r2, r2
 8004eb0:	701a      	strb	r2, [r3, #0]
}
 8004eb2:	bf00      	nop
 8004eb4:	371c      	adds	r7, #28
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr

08004ebc <xMBUtilGetBits>:

UCHAR
xMBUtilGetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits )
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	807b      	strh	r3, [r7, #2]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	707b      	strb	r3, [r7, #1]
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8004ecc:	887b      	ldrh	r3, [r7, #2]
 8004ece:	08db      	lsrs	r3, r3, #3
 8004ed0:	81fb      	strh	r3, [r7, #14]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 8004ed2:	89fb      	ldrh	r3, [r7, #14]
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	887a      	ldrh	r2, [r7, #2]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	81bb      	strh	r3, [r7, #12]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8004ede:	787b      	ldrb	r3, [r7, #1]
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	817b      	strh	r3, [r7, #10]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8004eec:	89fb      	ldrh	r3, [r7, #14]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	781b      	ldrb	r3, [r3, #0]
 8004ef4:	813b      	strh	r3, [r7, #8]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004ef6:	89fb      	ldrh	r3, [r7, #14]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	4413      	add	r3, r2
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	021b      	lsls	r3, r3, #8
 8004f02:	b21a      	sxth	r2, r3
 8004f04:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	b21b      	sxth	r3, r3
 8004f0c:	813b      	strh	r3, [r7, #8]

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 8004f0e:	893a      	ldrh	r2, [r7, #8]
 8004f10:	89bb      	ldrh	r3, [r7, #12]
 8004f12:	fa42 f303 	asr.w	r3, r2, r3
 8004f16:	813b      	strh	r3, [r7, #8]

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;
 8004f18:	893a      	ldrh	r2, [r7, #8]
 8004f1a:	897b      	ldrh	r3, [r7, #10]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	813b      	strh	r3, [r7, #8]

    return ( UCHAR ) usWordBuf;
 8004f20:	893b      	ldrh	r3, [r7, #8]
 8004f22:	b2db      	uxtb	r3, r3
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3714      	adds	r7, #20
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bc80      	pop	{r7}
 8004f2c:	4770      	bx	lr

08004f2e <prveMBError2Exception>:

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b085      	sub	sp, #20
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	4603      	mov	r3, r0
 8004f36:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 8004f38:	79fb      	ldrb	r3, [r7, #7]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d006      	beq.n	8004f4c <prveMBError2Exception+0x1e>
 8004f3e:	2b07      	cmp	r3, #7
 8004f40:	d007      	beq.n	8004f52 <prveMBError2Exception+0x24>
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d108      	bne.n	8004f58 <prveMBError2Exception+0x2a>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8004f46:	2300      	movs	r3, #0
 8004f48:	73fb      	strb	r3, [r7, #15]
            break;
 8004f4a:	e008      	b.n	8004f5e <prveMBError2Exception+0x30>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	73fb      	strb	r3, [r7, #15]
            break;
 8004f50:	e005      	b.n	8004f5e <prveMBError2Exception+0x30>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8004f52:	2306      	movs	r3, #6
 8004f54:	73fb      	strb	r3, [r7, #15]
            break;
 8004f56:	e002      	b.n	8004f5e <prveMBError2Exception+0x30>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8004f58:	2304      	movs	r3, #4
 8004f5a:	73fb      	strb	r3, [r7, #15]
            break;
 8004f5c:	bf00      	nop
    }

    return eStatus;
 8004f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bc80      	pop	{r7}
 8004f68:	4770      	bx	lr
	...

08004f6c <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	4603      	mov	r3, r0
 8004f76:	71fb      	strb	r3, [r7, #7]
 8004f78:	460b      	mov	r3, r1
 8004f7a:	71bb      	strb	r3, [r7, #6]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004f80:	2300      	movs	r3, #0
 8004f82:	73fb      	strb	r3, [r7, #15]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8004f84:	79bb      	ldrb	r3, [r7, #6]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d005      	beq.n	8004f96 <eMBInit+0x2a>
 8004f8a:	79bb      	ldrb	r3, [r7, #6]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d002      	beq.n	8004f96 <eMBInit+0x2a>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8004f90:	79bb      	ldrb	r3, [r7, #6]
 8004f92:	2bf7      	cmp	r3, #247	; 0xf7
 8004f94:	d902      	bls.n	8004f9c <eMBInit+0x30>
    {
        eStatus = MB_EINVAL;
 8004f96:	2302      	movs	r3, #2
 8004f98:	73fb      	strb	r3, [r7, #15]
 8004f9a:	e03a      	b.n	8005012 <eMBInit+0xa6>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8004f9c:	4a1f      	ldr	r2, [pc, #124]	; (800501c <eMBInit+0xb0>)
 8004f9e:	79bb      	ldrb	r3, [r7, #6]
 8004fa0:	7013      	strb	r3, [r2, #0]

        switch ( eMode )
 8004fa2:	79fb      	ldrb	r3, [r7, #7]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d121      	bne.n	8004fec <eMBInit+0x80>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8004fa8:	4b1d      	ldr	r3, [pc, #116]	; (8005020 <eMBInit+0xb4>)
 8004faa:	4a1e      	ldr	r2, [pc, #120]	; (8005024 <eMBInit+0xb8>)
 8004fac:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 8004fae:	4b1e      	ldr	r3, [pc, #120]	; (8005028 <eMBInit+0xbc>)
 8004fb0:	4a1e      	ldr	r2, [pc, #120]	; (800502c <eMBInit+0xc0>)
 8004fb2:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 8004fb4:	4b1e      	ldr	r3, [pc, #120]	; (8005030 <eMBInit+0xc4>)
 8004fb6:	4a1f      	ldr	r2, [pc, #124]	; (8005034 <eMBInit+0xc8>)
 8004fb8:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 8004fba:	4b1f      	ldr	r3, [pc, #124]	; (8005038 <eMBInit+0xcc>)
 8004fbc:	4a1f      	ldr	r2, [pc, #124]	; (800503c <eMBInit+0xd0>)
 8004fbe:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8004fc0:	4b1f      	ldr	r3, [pc, #124]	; (8005040 <eMBInit+0xd4>)
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8004fc6:	4b1f      	ldr	r3, [pc, #124]	; (8005044 <eMBInit+0xd8>)
 8004fc8:	4a1f      	ldr	r2, [pc, #124]	; (8005048 <eMBInit+0xdc>)
 8004fca:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8004fcc:	4b1f      	ldr	r3, [pc, #124]	; (800504c <eMBInit+0xe0>)
 8004fce:	4a20      	ldr	r2, [pc, #128]	; (8005050 <eMBInit+0xe4>)
 8004fd0:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8004fd2:	4b20      	ldr	r3, [pc, #128]	; (8005054 <eMBInit+0xe8>)
 8004fd4:	4a20      	ldr	r2, [pc, #128]	; (8005058 <eMBInit+0xec>)
 8004fd6:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8004fd8:	4b10      	ldr	r3, [pc, #64]	; (800501c <eMBInit+0xb0>)
 8004fda:	7818      	ldrb	r0, [r3, #0]
 8004fdc:	7e3b      	ldrb	r3, [r7, #24]
 8004fde:	7979      	ldrb	r1, [r7, #5]
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	f000 fa43 	bl	800546c <eMBRTUInit>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	73fb      	strb	r3, [r7, #15]
            break;
 8004fea:	e001      	b.n	8004ff0 <eMBInit+0x84>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8004fec:	2302      	movs	r3, #2
 8004fee:	73fb      	strb	r3, [r7, #15]
        }

        if( eStatus == MB_ENOERR )
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d10d      	bne.n	8005012 <eMBInit+0xa6>
        {
            if( !xMBPortEventInit(  ) )
 8004ff6:	f000 f90b 	bl	8005210 <xMBPortEventInit>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d102      	bne.n	8005006 <eMBInit+0x9a>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8005000:	2303      	movs	r3, #3
 8005002:	73fb      	strb	r3, [r7, #15]
 8005004:	e005      	b.n	8005012 <eMBInit+0xa6>
            }
            else
            {
                eMBCurrentMode = eMode;
 8005006:	4a15      	ldr	r2, [pc, #84]	; (800505c <eMBInit+0xf0>)
 8005008:	79fb      	ldrb	r3, [r7, #7]
 800500a:	7013      	strb	r3, [r2, #0]
                eMBState = STATE_DISABLED;
 800500c:	4b14      	ldr	r3, [pc, #80]	; (8005060 <eMBInit+0xf4>)
 800500e:	2201      	movs	r2, #1
 8005010:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 8005012:	7bfb      	ldrb	r3, [r7, #15]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3710      	adds	r7, #16
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}
 800501c:	20000112 	.word	0x20000112
 8005020:	20000118 	.word	0x20000118
 8005024:	080054e5 	.word	0x080054e5
 8005028:	2000011c 	.word	0x2000011c
 800502c:	0800550d 	.word	0x0800550d
 8005030:	20000114 	.word	0x20000114
 8005034:	080055a1 	.word	0x080055a1
 8005038:	20000120 	.word	0x20000120
 800503c:	08005529 	.word	0x08005529
 8005040:	20000124 	.word	0x20000124
 8005044:	200001b0 	.word	0x200001b0
 8005048:	08005669 	.word	0x08005669
 800504c:	200001a8 	.word	0x200001a8
 8005050:	08005715 	.word	0x08005715
 8005054:	200001ac 	.word	0x200001ac
 8005058:	0800579d 	.word	0x0800579d
 800505c:	20000113 	.word	0x20000113
 8005060:	2000000b 	.word	0x2000000b

08005064 <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 800506a:	2300      	movs	r3, #0
 800506c:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 800506e:	4b09      	ldr	r3, [pc, #36]	; (8005094 <eMBEnable+0x30>)
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d106      	bne.n	8005084 <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8005076:	4b08      	ldr	r3, [pc, #32]	; (8005098 <eMBEnable+0x34>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 800507c:	4b05      	ldr	r3, [pc, #20]	; (8005094 <eMBEnable+0x30>)
 800507e:	2200      	movs	r2, #0
 8005080:	701a      	strb	r2, [r3, #0]
 8005082:	e001      	b.n	8005088 <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8005084:	2306      	movs	r3, #6
 8005086:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 8005088:	79fb      	ldrb	r3, [r7, #7]
}
 800508a:	4618      	mov	r0, r3
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	2000000b 	.word	0x2000000b
 8005098:	20000118 	.word	0x20000118

0800509c <eMBPoll>:
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 80050a2:	2300      	movs	r3, #0
 80050a4:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 80050a6:	4b50      	ldr	r3, [pc, #320]	; (80051e8 <eMBPoll+0x14c>)
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 80050ae:	2306      	movs	r3, #6
 80050b0:	e095      	b.n	80051de <eMBPoll+0x142>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 80050b2:	1cbb      	adds	r3, r7, #2
 80050b4:	4618      	mov	r0, r3
 80050b6:	f000 f8cd 	bl	8005254 <xMBPortEventGet>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b01      	cmp	r3, #1
 80050be:	f040 808d 	bne.w	80051dc <eMBPoll+0x140>
    {
        switch ( eEvent )
 80050c2:	78bb      	ldrb	r3, [r7, #2]
 80050c4:	2b03      	cmp	r3, #3
 80050c6:	f200 8089 	bhi.w	80051dc <eMBPoll+0x140>
 80050ca:	a201      	add	r2, pc, #4	; (adr r2, 80050d0 <eMBPoll+0x34>)
 80050cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d0:	080051dd 	.word	0x080051dd
 80050d4:	080050e1 	.word	0x080050e1
 80050d8:	08005113 	.word	0x08005113
 80050dc:	080051dd 	.word	0x080051dd
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 80050e0:	4b42      	ldr	r3, [pc, #264]	; (80051ec <eMBPoll+0x150>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a42      	ldr	r2, [pc, #264]	; (80051f0 <eMBPoll+0x154>)
 80050e6:	4943      	ldr	r1, [pc, #268]	; (80051f4 <eMBPoll+0x158>)
 80050e8:	4843      	ldr	r0, [pc, #268]	; (80051f8 <eMBPoll+0x15c>)
 80050ea:	4798      	blx	r3
 80050ec:	4603      	mov	r3, r0
 80050ee:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d16f      	bne.n	80051d6 <eMBPoll+0x13a>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 80050f6:	4b40      	ldr	r3, [pc, #256]	; (80051f8 <eMBPoll+0x15c>)
 80050f8:	781a      	ldrb	r2, [r3, #0]
 80050fa:	4b40      	ldr	r3, [pc, #256]	; (80051fc <eMBPoll+0x160>)
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d003      	beq.n	800510a <eMBPoll+0x6e>
 8005102:	4b3d      	ldr	r3, [pc, #244]	; (80051f8 <eMBPoll+0x15c>)
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d165      	bne.n	80051d6 <eMBPoll+0x13a>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 800510a:	2002      	movs	r0, #2
 800510c:	f000 f88c 	bl	8005228 <xMBPortEventPost>
                }
            }
            break;
 8005110:	e061      	b.n	80051d6 <eMBPoll+0x13a>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8005112:	4b38      	ldr	r3, [pc, #224]	; (80051f4 <eMBPoll+0x158>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	781a      	ldrb	r2, [r3, #0]
 8005118:	4b39      	ldr	r3, [pc, #228]	; (8005200 <eMBPoll+0x164>)
 800511a:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 800511c:	4b39      	ldr	r3, [pc, #228]	; (8005204 <eMBPoll+0x168>)
 800511e:	2201      	movs	r2, #1
 8005120:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8005122:	2300      	movs	r3, #0
 8005124:	607b      	str	r3, [r7, #4]
 8005126:	e01f      	b.n	8005168 <eMBPoll+0xcc>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8005128:	4a37      	ldr	r2, [pc, #220]	; (8005208 <eMBPoll+0x16c>)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d01d      	beq.n	8005170 <eMBPoll+0xd4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8005134:	4a34      	ldr	r2, [pc, #208]	; (8005208 <eMBPoll+0x16c>)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 800513c:	4b30      	ldr	r3, [pc, #192]	; (8005200 <eMBPoll+0x164>)
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d10e      	bne.n	8005162 <eMBPoll+0xc6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8005144:	4a30      	ldr	r2, [pc, #192]	; (8005208 <eMBPoll+0x16c>)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	4413      	add	r3, r2
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	4a29      	ldr	r2, [pc, #164]	; (80051f4 <eMBPoll+0x158>)
 8005150:	6812      	ldr	r2, [r2, #0]
 8005152:	4927      	ldr	r1, [pc, #156]	; (80051f0 <eMBPoll+0x154>)
 8005154:	4610      	mov	r0, r2
 8005156:	4798      	blx	r3
 8005158:	4603      	mov	r3, r0
 800515a:	461a      	mov	r2, r3
 800515c:	4b29      	ldr	r3, [pc, #164]	; (8005204 <eMBPoll+0x168>)
 800515e:	701a      	strb	r2, [r3, #0]
                    break;
 8005160:	e007      	b.n	8005172 <eMBPoll+0xd6>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3301      	adds	r3, #1
 8005166:	607b      	str	r3, [r7, #4]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b0f      	cmp	r3, #15
 800516c:	dddc      	ble.n	8005128 <eMBPoll+0x8c>
 800516e:	e000      	b.n	8005172 <eMBPoll+0xd6>
                    break;
 8005170:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8005172:	4b21      	ldr	r3, [pc, #132]	; (80051f8 <eMBPoll+0x15c>)
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d02f      	beq.n	80051da <eMBPoll+0x13e>
            {
                if( eException != MB_EX_NONE )
 800517a:	4b22      	ldr	r3, [pc, #136]	; (8005204 <eMBPoll+0x168>)
 800517c:	781b      	ldrb	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d01d      	beq.n	80051be <eMBPoll+0x122>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 8005182:	4b1b      	ldr	r3, [pc, #108]	; (80051f0 <eMBPoll+0x154>)
 8005184:	2200      	movs	r2, #0
 8005186:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8005188:	4b1a      	ldr	r3, [pc, #104]	; (80051f4 <eMBPoll+0x158>)
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	4b18      	ldr	r3, [pc, #96]	; (80051f0 <eMBPoll+0x154>)
 800518e:	881b      	ldrh	r3, [r3, #0]
 8005190:	1c59      	adds	r1, r3, #1
 8005192:	b288      	uxth	r0, r1
 8005194:	4916      	ldr	r1, [pc, #88]	; (80051f0 <eMBPoll+0x154>)
 8005196:	8008      	strh	r0, [r1, #0]
 8005198:	4413      	add	r3, r2
 800519a:	4a19      	ldr	r2, [pc, #100]	; (8005200 <eMBPoll+0x164>)
 800519c:	7812      	ldrb	r2, [r2, #0]
 800519e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 80051a6:	4b13      	ldr	r3, [pc, #76]	; (80051f4 <eMBPoll+0x158>)
 80051a8:	681a      	ldr	r2, [r3, #0]
 80051aa:	4b11      	ldr	r3, [pc, #68]	; (80051f0 <eMBPoll+0x154>)
 80051ac:	881b      	ldrh	r3, [r3, #0]
 80051ae:	1c59      	adds	r1, r3, #1
 80051b0:	b288      	uxth	r0, r1
 80051b2:	490f      	ldr	r1, [pc, #60]	; (80051f0 <eMBPoll+0x154>)
 80051b4:	8008      	strh	r0, [r1, #0]
 80051b6:	4413      	add	r3, r2
 80051b8:	4a12      	ldr	r2, [pc, #72]	; (8005204 <eMBPoll+0x168>)
 80051ba:	7812      	ldrb	r2, [r2, #0]
 80051bc:	701a      	strb	r2, [r3, #0]
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 80051be:	4b13      	ldr	r3, [pc, #76]	; (800520c <eMBPoll+0x170>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a0e      	ldr	r2, [pc, #56]	; (80051fc <eMBPoll+0x160>)
 80051c4:	7810      	ldrb	r0, [r2, #0]
 80051c6:	4a0b      	ldr	r2, [pc, #44]	; (80051f4 <eMBPoll+0x158>)
 80051c8:	6811      	ldr	r1, [r2, #0]
 80051ca:	4a09      	ldr	r2, [pc, #36]	; (80051f0 <eMBPoll+0x154>)
 80051cc:	8812      	ldrh	r2, [r2, #0]
 80051ce:	4798      	blx	r3
 80051d0:	4603      	mov	r3, r0
 80051d2:	70fb      	strb	r3, [r7, #3]
            }
            break;
 80051d4:	e001      	b.n	80051da <eMBPoll+0x13e>
            break;
 80051d6:	bf00      	nop
 80051d8:	e000      	b.n	80051dc <eMBPoll+0x140>
            break;
 80051da:	bf00      	nop

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	2000000b 	.word	0x2000000b
 80051ec:	20000120 	.word	0x20000120
 80051f0:	20000130 	.word	0x20000130
 80051f4:	2000012c 	.word	0x2000012c
 80051f8:	20000128 	.word	0x20000128
 80051fc:	20000112 	.word	0x20000112
 8005200:	20000132 	.word	0x20000132
 8005204:	20000133 	.word	0x20000133
 8005208:	2000000c 	.word	0x2000000c
 800520c:	20000114 	.word	0x20000114

08005210 <xMBPortEventInit>:
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 8005214:	4b03      	ldr	r3, [pc, #12]	; (8005224 <xMBPortEventInit+0x14>)
 8005216:	2200      	movs	r2, #0
 8005218:	701a      	strb	r2, [r3, #0]
    return TRUE;
 800521a:	2301      	movs	r3, #1
}
 800521c:	4618      	mov	r0, r3
 800521e:	46bd      	mov	sp, r7
 8005220:	bc80      	pop	{r7}
 8005222:	4770      	bx	lr
 8005224:	20000135 	.word	0x20000135

08005228 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	71fb      	strb	r3, [r7, #7]
    xEventInQueue = TRUE;
 8005232:	4b06      	ldr	r3, [pc, #24]	; (800524c <xMBPortEventPost+0x24>)
 8005234:	2201      	movs	r2, #1
 8005236:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 8005238:	4a05      	ldr	r2, [pc, #20]	; (8005250 <xMBPortEventPost+0x28>)
 800523a:	79fb      	ldrb	r3, [r7, #7]
 800523c:	7013      	strb	r3, [r2, #0]
    return TRUE;
 800523e:	2301      	movs	r3, #1
}
 8005240:	4618      	mov	r0, r3
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	20000135 	.word	0x20000135
 8005250:	20000134 	.word	0x20000134

08005254 <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 800525c:	2300      	movs	r3, #0
 800525e:	73fb      	strb	r3, [r7, #15]

    if( xEventInQueue )
 8005260:	4b09      	ldr	r3, [pc, #36]	; (8005288 <xMBPortEventGet+0x34>)
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d008      	beq.n	800527a <xMBPortEventGet+0x26>
    {
        *eEvent = eQueuedEvent;
 8005268:	4b08      	ldr	r3, [pc, #32]	; (800528c <xMBPortEventGet+0x38>)
 800526a:	781a      	ldrb	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 8005270:	4b05      	ldr	r3, [pc, #20]	; (8005288 <xMBPortEventGet+0x34>)
 8005272:	2200      	movs	r2, #0
 8005274:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 8005276:	2301      	movs	r3, #1
 8005278:	73fb      	strb	r3, [r7, #15]
    }
    return xEventHappened;
 800527a:	7bfb      	ldrb	r3, [r7, #15]
}
 800527c:	4618      	mov	r0, r3
 800527e:	3714      	adds	r7, #20
 8005280:	46bd      	mov	sp, r7
 8005282:	bc80      	pop	{r7}
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	20000135 	.word	0x20000135
 800528c:	20000134 	.word	0x20000134

08005290 <vMBPortSerialEnable>:
//extern UART_HandleTypeDef huart1;
 
/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	4603      	mov	r3, r0
 8005298:	460a      	mov	r2, r1
 800529a:	71fb      	strb	r3, [r7, #7]
 800529c:	4613      	mov	r3, r2
 800529e:	71bb      	strb	r3, [r7, #6]
  /* If xRXEnable enable serial receive interrupts. If xTxENable enable
  * transmitter empty interrupts.
  */
  
  if (xRxEnable) {        
 80052a0:	79fb      	ldrb	r3, [r7, #7]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d014      	beq.n	80052d0 <vMBPortSerialEnable+0x40>
	  HAL_GPIO_WritePin(RS485_RE_GPIO_Port, RS485_RE_Pin, GPIO_PIN_RESET);
 80052a6:	2200      	movs	r2, #0
 80052a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80052ac:	481e      	ldr	r0, [pc, #120]	; (8005328 <vMBPortSerialEnable+0x98>)
 80052ae:	f7fb faca 	bl	8000846 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 80052b2:	2200      	movs	r2, #0
 80052b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052b8:	481b      	ldr	r0, [pc, #108]	; (8005328 <vMBPortSerialEnable+0x98>)
 80052ba:	f7fb fac4 	bl	8000846 <HAL_GPIO_WritePin>
	__HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE);
 80052be:	4b1b      	ldr	r3, [pc, #108]	; (800532c <vMBPortSerialEnable+0x9c>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a1a      	ldr	r2, [pc, #104]	; (800532c <vMBPortSerialEnable+0x9c>)
 80052c4:	6812      	ldr	r2, [r2, #0]
 80052c6:	68d2      	ldr	r2, [r2, #12]
 80052c8:	f042 0220 	orr.w	r2, r2, #32
 80052cc:	60da      	str	r2, [r3, #12]
 80052ce:	e013      	b.n	80052f8 <vMBPortSerialEnable+0x68>
    //HAL_GPIO_WritePin(RS485_RE_GPIO_Port, RS485_RE_Pin, GPIO_PIN_RESET);
    //HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);

  } else {    
    __HAL_UART_DISABLE_IT(&huart1, UART_IT_RXNE);
 80052d0:	4b16      	ldr	r3, [pc, #88]	; (800532c <vMBPortSerialEnable+0x9c>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a15      	ldr	r2, [pc, #84]	; (800532c <vMBPortSerialEnable+0x9c>)
 80052d6:	6812      	ldr	r2, [r2, #0]
 80052d8:	68d2      	ldr	r2, [r2, #12]
 80052da:	f022 0220 	bic.w	r2, r2, #32
 80052de:	60da      	str	r2, [r3, #12]
    HAL_GPIO_WritePin(RS485_RE_GPIO_Port, RS485_RE_Pin, GPIO_PIN_SET);
 80052e0:	2201      	movs	r2, #1
 80052e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80052e6:	4810      	ldr	r0, [pc, #64]	; (8005328 <vMBPortSerialEnable+0x98>)
 80052e8:	f7fb faad 	bl	8000846 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 80052ec:	2201      	movs	r2, #1
 80052ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052f2:	480d      	ldr	r0, [pc, #52]	; (8005328 <vMBPortSerialEnable+0x98>)
 80052f4:	f7fb faa7 	bl	8000846 <HAL_GPIO_WritePin>
  }
  
  if (xTxEnable) {    
 80052f8:	79bb      	ldrb	r3, [r7, #6]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d008      	beq.n	8005310 <vMBPortSerialEnable+0x80>
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_TXE);
 80052fe:	4b0b      	ldr	r3, [pc, #44]	; (800532c <vMBPortSerialEnable+0x9c>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a0a      	ldr	r2, [pc, #40]	; (800532c <vMBPortSerialEnable+0x9c>)
 8005304:	6812      	ldr	r2, [r2, #0]
 8005306:	68d2      	ldr	r2, [r2, #12]
 8005308:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800530c:	60da      	str	r2, [r3, #12]
    //HAL_GPIO_WritePin(RS485_RE_GPIO_Port, RS485_RE_Pin, GPIO_PIN_SET);
    //HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
  } else {
    __HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE);
  }  
}
 800530e:	e007      	b.n	8005320 <vMBPortSerialEnable+0x90>
    __HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE);
 8005310:	4b06      	ldr	r3, [pc, #24]	; (800532c <vMBPortSerialEnable+0x9c>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a05      	ldr	r2, [pc, #20]	; (800532c <vMBPortSerialEnable+0x9c>)
 8005316:	6812      	ldr	r2, [r2, #0]
 8005318:	68d2      	ldr	r2, [r2, #12]
 800531a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800531e:	60da      	str	r2, [r3, #12]
}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40010800 	.word	0x40010800
 800532c:	20000394 	.word	0x20000394

08005330 <xMBPortSerialInit>:
 
BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6039      	str	r1, [r7, #0]
 8005338:	4611      	mov	r1, r2
 800533a:	461a      	mov	r2, r3
 800533c:	4603      	mov	r3, r0
 800533e:	71fb      	strb	r3, [r7, #7]
 8005340:	460b      	mov	r3, r1
 8005342:	71bb      	strb	r3, [r7, #6]
 8005344:	4613      	mov	r3, r2
 8005346:	717b      	strb	r3, [r7, #5]
  /* 
  Do nothing, Initialization is handled by MX_USART3_UART_Init() 
  Fixed port, baudrate, databit and parity  
  */
  return TRUE;
 8005348:	2301      	movs	r3, #1
}
 800534a:	4618      	mov	r0, r3
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	bc80      	pop	{r7}
 8005352:	4770      	bx	lr

08005354 <xMBPortSerialPutByte>:
 
BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	71fb      	strb	r3, [r7, #7]
  /* Put a byte in the UARTs transmit buffer. This function is called
  * by the protocol stack if pxMBFrameCBTransmitterEmpty( ) has been
  * called. */
  return (HAL_OK == HAL_UART_Transmit(&huart1, (uint8_t*)&ucByte, 1, 10));
 800535e:	1df9      	adds	r1, r7, #7
 8005360:	230a      	movs	r3, #10
 8005362:	2201      	movs	r2, #1
 8005364:	4806      	ldr	r0, [pc, #24]	; (8005380 <xMBPortSerialPutByte+0x2c>)
 8005366:	f7fd f956 	bl	8002616 <HAL_UART_Transmit>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	bf0c      	ite	eq
 8005370:	2301      	moveq	r3, #1
 8005372:	2300      	movne	r3, #0
 8005374:	b2db      	uxtb	r3, r3
}
 8005376:	4618      	mov	r0, r3
 8005378:	3708      	adds	r7, #8
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	20000394 	.word	0x20000394

08005384 <xMBPortSerialGetByte>:
 
BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
 8005384:	b480      	push	{r7}
 8005386:	b083      	sub	sp, #12
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  /* Return the byte in the UARTs receive buffer. This function is called
  * by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
  */
  *pucByte = (uint8_t)(huart1.Instance->DR & (uint8_t)0x00FF);  
 800538c:	4b05      	ldr	r3, [pc, #20]	; (80053a4 <xMBPortSerialGetByte+0x20>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	685b      	ldr	r3, [r3, #4]
 8005392:	b2da      	uxtb	r2, r3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	701a      	strb	r2, [r3, #0]
  return TRUE;
 8005398:	2301      	movs	r3, #1
}
 800539a:	4618      	mov	r0, r3
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	bc80      	pop	{r7}
 80053a2:	4770      	bx	lr
 80053a4:	20000394 	.word	0x20000394

080053a8 <xMBPortTimersInit>:
//extern TIM_HandleTypeDef htim4;
uint16_t timeout = 0;
uint16_t downcounter = 0;
 
/* ----------------------- Start implementation -----------------------------*/
BOOL xMBPortTimersInit(USHORT usTim1Timerout50us) {
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	4603      	mov	r3, r0
 80053b0:	80fb      	strh	r3, [r7, #6]
  htim4.Instance = TIM4;
  htim4.Init.Prescaler = (HAL_RCC_GetPCLK1Freq() / 1000000) - 1;
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 50 - 1;
*/
  timeout = usTim1Timerout50us;
 80053b2:	4a04      	ldr	r2, [pc, #16]	; (80053c4 <xMBPortTimersInit+0x1c>)
 80053b4:	88fb      	ldrh	r3, [r7, #6]
 80053b6:	8013      	strh	r3, [r2, #0]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
  {
    return FALSE;
  }
  */
  return TRUE;
 80053b8:	2301      	movs	r3, #1
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr
 80053c4:	20000136 	.word	0x20000136

080053c8 <vMBPortTimersEnable>:
 
 
void vMBPortTimersEnable() {
 80053c8:	b580      	push	{r7, lr}
 80053ca:	af00      	add	r7, sp, #0
  /* Enable the timer with the timeout passed to xMBPortTimersInit( ) */
  downcounter = timeout;
 80053cc:	4b04      	ldr	r3, [pc, #16]	; (80053e0 <vMBPortTimersEnable+0x18>)
 80053ce:	881a      	ldrh	r2, [r3, #0]
 80053d0:	4b04      	ldr	r3, [pc, #16]	; (80053e4 <vMBPortTimersEnable+0x1c>)
 80053d2:	801a      	strh	r2, [r3, #0]
  //HAL_TIM_Base_Start_IT(&htim4);
  HAL_TIM_Base_Start_IT(&htim4);
 80053d4:	4804      	ldr	r0, [pc, #16]	; (80053e8 <vMBPortTimersEnable+0x20>)
 80053d6:	f7fc f8e2 	bl	800159e <HAL_TIM_Base_Start_IT>
}
 80053da:	bf00      	nop
 80053dc:	bd80      	pop	{r7, pc}
 80053de:	bf00      	nop
 80053e0:	20000136 	.word	0x20000136
 80053e4:	20000138 	.word	0x20000138
 80053e8:	20000314 	.word	0x20000314

080053ec <vMBPortTimersDisable>:
 
void vMBPortTimersDisable() {
 80053ec:	b580      	push	{r7, lr}
 80053ee:	af00      	add	r7, sp, #0
  /* Disable any pending timers. */
  //HAL_TIM_Base_Stop_IT(&htim4);
  HAL_TIM_Base_Stop_IT(&htim4);
 80053f0:	4802      	ldr	r0, [pc, #8]	; (80053fc <vMBPortTimersDisable+0x10>)
 80053f2:	f7fc f8ee 	bl	80015d2 <HAL_TIM_Base_Stop_IT>
}
 80053f6:	bf00      	nop
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	20000314 	.word	0x20000314

08005400 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 800540c:	23ff      	movs	r3, #255	; 0xff
 800540e:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 8005410:	23ff      	movs	r3, #255	; 0xff
 8005412:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 8005414:	e013      	b.n	800543e <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	1c5a      	adds	r2, r3, #1
 800541a:	607a      	str	r2, [r7, #4]
 800541c:	781a      	ldrb	r2, [r3, #0]
 800541e:	7bbb      	ldrb	r3, [r7, #14]
 8005420:	4053      	eors	r3, r2
 8005422:	b2db      	uxtb	r3, r3
 8005424:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8005426:	4a0f      	ldr	r2, [pc, #60]	; (8005464 <usMBCRC16+0x64>)
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4413      	add	r3, r2
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	7bfb      	ldrb	r3, [r7, #15]
 8005430:	4053      	eors	r3, r2
 8005432:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 8005434:	4a0c      	ldr	r2, [pc, #48]	; (8005468 <usMBCRC16+0x68>)
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	4413      	add	r3, r2
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 800543e:	887b      	ldrh	r3, [r7, #2]
 8005440:	1e5a      	subs	r2, r3, #1
 8005442:	807a      	strh	r2, [r7, #2]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1e6      	bne.n	8005416 <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 8005448:	7bfb      	ldrb	r3, [r7, #15]
 800544a:	021b      	lsls	r3, r3, #8
 800544c:	b21a      	sxth	r2, r3
 800544e:	7bbb      	ldrb	r3, [r7, #14]
 8005450:	b21b      	sxth	r3, r3
 8005452:	4313      	orrs	r3, r2
 8005454:	b21b      	sxth	r3, r3
 8005456:	b29b      	uxth	r3, r3
}
 8005458:	4618      	mov	r0, r3
 800545a:	3714      	adds	r7, #20
 800545c:	46bd      	mov	sp, r7
 800545e:	bc80      	pop	{r7}
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	080063e4 	.word	0x080063e4
 8005468:	080064e4 	.word	0x080064e4

0800546c <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	603a      	str	r2, [r7, #0]
 8005474:	461a      	mov	r2, r3
 8005476:	4603      	mov	r3, r0
 8005478:	71fb      	strb	r3, [r7, #7]
 800547a:	460b      	mov	r3, r1
 800547c:	71bb      	strb	r3, [r7, #6]
 800547e:	4613      	mov	r3, r2
 8005480:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8005482:	2300      	movs	r3, #0
 8005484:	73fb      	strb	r3, [r7, #15]
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 8005486:	f7ff f8a7 	bl	80045d8 <__critical_enter>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 800548a:	797b      	ldrb	r3, [r7, #5]
 800548c:	79b8      	ldrb	r0, [r7, #6]
 800548e:	2208      	movs	r2, #8
 8005490:	6839      	ldr	r1, [r7, #0]
 8005492:	f7ff ff4d 	bl	8005330 <xMBPortSerialInit>
 8005496:	4603      	mov	r3, r0
 8005498:	2b01      	cmp	r3, #1
 800549a:	d002      	beq.n	80054a2 <eMBRTUInit+0x36>
    {
        eStatus = MB_EPORTERR;
 800549c:	2303      	movs	r3, #3
 800549e:	73fb      	strb	r3, [r7, #15]
 80054a0:	e016      	b.n	80054d0 <eMBRTUInit+0x64>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 80054a8:	d902      	bls.n	80054b0 <eMBRTUInit+0x44>
        {
            usTimerT35_50us = 35;       /* 1800us. */
 80054aa:	2323      	movs	r3, #35	; 0x23
 80054ac:	60bb      	str	r3, [r7, #8]
 80054ae:	e005      	b.n	80054bc <eMBRTUInit+0x50>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	4a0a      	ldr	r2, [pc, #40]	; (80054e0 <eMBRTUInit+0x74>)
 80054b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ba:	60bb      	str	r3, [r7, #8]
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	b29b      	uxth	r3, r3
 80054c0:	4618      	mov	r0, r3
 80054c2:	f7ff ff71 	bl	80053a8 <xMBPortTimersInit>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d001      	beq.n	80054d0 <eMBRTUInit+0x64>
        {
            eStatus = MB_EPORTERR;
 80054cc:	2303      	movs	r3, #3
 80054ce:	73fb      	strb	r3, [r7, #15]
        }
    }
    EXIT_CRITICAL_SECTION(  );
 80054d0:	f7ff f890 	bl	80045f4 <__critical_exit>

    return eStatus;
 80054d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3710      	adds	r7, #16
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	00177fa0 	.word	0x00177fa0

080054e4 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 80054e8:	f7ff f876 	bl	80045d8 <__critical_enter>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 80054ec:	4b06      	ldr	r3, [pc, #24]	; (8005508 <eMBRTUStart+0x24>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 80054f2:	2100      	movs	r1, #0
 80054f4:	2001      	movs	r0, #1
 80054f6:	f7ff fecb 	bl	8005290 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 80054fa:	f7ff ff65 	bl	80053c8 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 80054fe:	f7ff f879 	bl	80045f4 <__critical_exit>
}
 8005502:	bf00      	nop
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	2000013b 	.word	0x2000013b

0800550c <eMBRTUStop>:

void
eMBRTUStop( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 8005510:	f7ff f862 	bl	80045d8 <__critical_enter>
    vMBPortSerialEnable( FALSE, FALSE );
 8005514:	2100      	movs	r1, #0
 8005516:	2000      	movs	r0, #0
 8005518:	f7ff feba 	bl	8005290 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 800551c:	f7ff ff66 	bl	80053ec <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8005520:	f7ff f868 	bl	80045f4 <__critical_exit>
}
 8005524:	bf00      	nop
 8005526:	bd80      	pop	{r7, pc}

08005528 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b086      	sub	sp, #24
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
    BOOL            xFrameReceived = FALSE;
 8005534:	2300      	movs	r3, #0
 8005536:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eStatus = MB_ENOERR;
 8005538:	2300      	movs	r3, #0
 800553a:	75fb      	strb	r3, [r7, #23]
	
	
	 (void)(xFrameReceived);
	

    ENTER_CRITICAL_SECTION(  );
 800553c:	f7ff f84c 	bl	80045d8 <__critical_enter>
    assert_param( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8005540:	4b14      	ldr	r3, [pc, #80]	; (8005594 <eMBRTUReceive+0x6c>)
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b03      	cmp	r3, #3
 8005548:	d91b      	bls.n	8005582 <eMBRTUReceive+0x5a>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <eMBRTUReceive+0x6c>)
 800554c:	881b      	ldrh	r3, [r3, #0]
 800554e:	b29b      	uxth	r3, r3
 8005550:	4619      	mov	r1, r3
 8005552:	4811      	ldr	r0, [pc, #68]	; (8005598 <eMBRTUReceive+0x70>)
 8005554:	f7ff ff54 	bl	8005400 <usMBCRC16>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d111      	bne.n	8005582 <eMBRTUReceive+0x5a>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 800555e:	4b0e      	ldr	r3, [pc, #56]	; (8005598 <eMBRTUReceive+0x70>)
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	b2da      	uxtb	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8005568:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <eMBRTUReceive+0x6c>)
 800556a:	881b      	ldrh	r3, [r3, #0]
 800556c:	b29b      	uxth	r3, r3
 800556e:	3b03      	subs	r3, #3
 8005570:	b29a      	uxth	r2, r3
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	4a08      	ldr	r2, [pc, #32]	; (800559c <eMBRTUReceive+0x74>)
 800557a:	601a      	str	r2, [r3, #0]
        xFrameReceived = TRUE;
 800557c:	2301      	movs	r3, #1
 800557e:	75bb      	strb	r3, [r7, #22]
 8005580:	e001      	b.n	8005586 <eMBRTUReceive+0x5e>
    }
    else
    {
        eStatus = MB_EIO;
 8005582:	2305      	movs	r3, #5
 8005584:	75fb      	strb	r3, [r7, #23]
    }

    EXIT_CRITICAL_SECTION(  );
 8005586:	f7ff f835 	bl	80045f4 <__critical_exit>
    return eStatus;
 800558a:	7dfb      	ldrb	r3, [r7, #23]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	20000142 	.word	0x20000142
 8005598:	200001bc 	.word	0x200001bc
 800559c:	200001bd 	.word	0x200001bd

080055a0 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	4603      	mov	r3, r0
 80055a8:	6039      	str	r1, [r7, #0]
 80055aa:	71fb      	strb	r3, [r7, #7]
 80055ac:	4613      	mov	r3, r2
 80055ae:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 80055b0:	2300      	movs	r3, #0
 80055b2:	73fb      	strb	r3, [r7, #15]
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 80055b4:	f7ff f810 	bl	80045d8 <__critical_enter>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 80055b8:	4b26      	ldr	r3, [pc, #152]	; (8005654 <eMBRTUSend+0xb4>)
 80055ba:	781b      	ldrb	r3, [r3, #0]
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d13f      	bne.n	8005642 <eMBRTUSend+0xa2>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	3b01      	subs	r3, #1
 80055c6:	4a24      	ldr	r2, [pc, #144]	; (8005658 <eMBRTUSend+0xb8>)
 80055c8:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 80055ca:	4b24      	ldr	r3, [pc, #144]	; (800565c <eMBRTUSend+0xbc>)
 80055cc:	2201      	movs	r2, #1
 80055ce:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 80055d0:	4b21      	ldr	r3, [pc, #132]	; (8005658 <eMBRTUSend+0xb8>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	79fa      	ldrb	r2, [r7, #7]
 80055d6:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 80055d8:	4b20      	ldr	r3, [pc, #128]	; (800565c <eMBRTUSend+0xbc>)
 80055da:	881b      	ldrh	r3, [r3, #0]
 80055dc:	b29a      	uxth	r2, r3
 80055de:	88bb      	ldrh	r3, [r7, #4]
 80055e0:	4413      	add	r3, r2
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	4b1d      	ldr	r3, [pc, #116]	; (800565c <eMBRTUSend+0xbc>)
 80055e6:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 80055e8:	4b1b      	ldr	r3, [pc, #108]	; (8005658 <eMBRTUSend+0xb8>)
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	4b1b      	ldr	r3, [pc, #108]	; (800565c <eMBRTUSend+0xbc>)
 80055ee:	881b      	ldrh	r3, [r3, #0]
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	4619      	mov	r1, r3
 80055f4:	4610      	mov	r0, r2
 80055f6:	f7ff ff03 	bl	8005400 <usMBCRC16>
 80055fa:	4603      	mov	r3, r0
 80055fc:	81bb      	strh	r3, [r7, #12]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 80055fe:	4b17      	ldr	r3, [pc, #92]	; (800565c <eMBRTUSend+0xbc>)
 8005600:	881b      	ldrh	r3, [r3, #0]
 8005602:	b29b      	uxth	r3, r3
 8005604:	1c5a      	adds	r2, r3, #1
 8005606:	b291      	uxth	r1, r2
 8005608:	4a14      	ldr	r2, [pc, #80]	; (800565c <eMBRTUSend+0xbc>)
 800560a:	8011      	strh	r1, [r2, #0]
 800560c:	461a      	mov	r2, r3
 800560e:	89bb      	ldrh	r3, [r7, #12]
 8005610:	b2d9      	uxtb	r1, r3
 8005612:	4b13      	ldr	r3, [pc, #76]	; (8005660 <eMBRTUSend+0xc0>)
 8005614:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8005616:	4b11      	ldr	r3, [pc, #68]	; (800565c <eMBRTUSend+0xbc>)
 8005618:	881b      	ldrh	r3, [r3, #0]
 800561a:	b29b      	uxth	r3, r3
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	b291      	uxth	r1, r2
 8005620:	4a0e      	ldr	r2, [pc, #56]	; (800565c <eMBRTUSend+0xbc>)
 8005622:	8011      	strh	r1, [r2, #0]
 8005624:	461a      	mov	r2, r3
 8005626:	89bb      	ldrh	r3, [r7, #12]
 8005628:	0a1b      	lsrs	r3, r3, #8
 800562a:	b29b      	uxth	r3, r3
 800562c:	b2d9      	uxtb	r1, r3
 800562e:	4b0c      	ldr	r3, [pc, #48]	; (8005660 <eMBRTUSend+0xc0>)
 8005630:	5499      	strb	r1, [r3, r2]

        //usSndBufferCount++; //     

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 8005632:	4b0c      	ldr	r3, [pc, #48]	; (8005664 <eMBRTUSend+0xc4>)
 8005634:	2201      	movs	r2, #1
 8005636:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 8005638:	2101      	movs	r1, #1
 800563a:	2000      	movs	r0, #0
 800563c:	f7ff fe28 	bl	8005290 <vMBPortSerialEnable>
 8005640:	e001      	b.n	8005646 <eMBRTUSend+0xa6>
    }
    else
    {
        eStatus = MB_EIO;
 8005642:	2305      	movs	r3, #5
 8005644:	73fb      	strb	r3, [r7, #15]
    }
    EXIT_CRITICAL_SECTION(  );
 8005646:	f7fe ffd5 	bl	80045f4 <__critical_exit>
    return eStatus;
 800564a:	7bfb      	ldrb	r3, [r7, #15]
}
 800564c:	4618      	mov	r0, r3
 800564e:	3710      	adds	r7, #16
 8005650:	46bd      	mov	sp, r7
 8005652:	bd80      	pop	{r7, pc}
 8005654:	2000013b 	.word	0x2000013b
 8005658:	2000013c 	.word	0x2000013c
 800565c:	20000140 	.word	0x20000140
 8005660:	200001bc 	.word	0x200001bc
 8005664:	2000013a 	.word	0x2000013a

08005668 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b082      	sub	sp, #8
 800566c:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 800566e:	2300      	movs	r3, #0
 8005670:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

    assert_param( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 8005672:	1dbb      	adds	r3, r7, #6
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff fe85 	bl	8005384 <xMBPortSerialGetByte>

    switch ( eRcvState )
 800567a:	4b23      	ldr	r3, [pc, #140]	; (8005708 <xMBRTUReceiveFSM+0xa0>)
 800567c:	781b      	ldrb	r3, [r3, #0]
 800567e:	b2db      	uxtb	r3, r3
 8005680:	2b03      	cmp	r3, #3
 8005682:	d83c      	bhi.n	80056fe <xMBRTUReceiveFSM+0x96>
 8005684:	a201      	add	r2, pc, #4	; (adr r2, 800568c <xMBRTUReceiveFSM+0x24>)
 8005686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568a:	bf00      	nop
 800568c:	0800569d 	.word	0x0800569d
 8005690:	080056a9 	.word	0x080056a9
 8005694:	080056d1 	.word	0x080056d1
 8005698:	080056a3 	.word	0x080056a3
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
 800569c:	f7ff fe94 	bl	80053c8 <vMBPortTimersEnable>
        break;
 80056a0:	e02d      	b.n	80056fe <xMBRTUReceiveFSM+0x96>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
 80056a2:	f7ff fe91 	bl	80053c8 <vMBPortTimersEnable>
        break;
 80056a6:	e02a      	b.n	80056fe <xMBRTUReceiveFSM+0x96>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 80056a8:	4b18      	ldr	r3, [pc, #96]	; (800570c <xMBRTUReceiveFSM+0xa4>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 80056ae:	4b17      	ldr	r3, [pc, #92]	; (800570c <xMBRTUReceiveFSM+0xa4>)
 80056b0:	881b      	ldrh	r3, [r3, #0]
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	1c5a      	adds	r2, r3, #1
 80056b6:	b291      	uxth	r1, r2
 80056b8:	4a14      	ldr	r2, [pc, #80]	; (800570c <xMBRTUReceiveFSM+0xa4>)
 80056ba:	8011      	strh	r1, [r2, #0]
 80056bc:	461a      	mov	r2, r3
 80056be:	79b9      	ldrb	r1, [r7, #6]
 80056c0:	4b13      	ldr	r3, [pc, #76]	; (8005710 <xMBRTUReceiveFSM+0xa8>)
 80056c2:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 80056c4:	4b10      	ldr	r3, [pc, #64]	; (8005708 <xMBRTUReceiveFSM+0xa0>)
 80056c6:	2202      	movs	r2, #2
 80056c8:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 80056ca:	f7ff fe7d 	bl	80053c8 <vMBPortTimersEnable>
        break;
 80056ce:	e016      	b.n	80056fe <xMBRTUReceiveFSM+0x96>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 80056d0:	4b0e      	ldr	r3, [pc, #56]	; (800570c <xMBRTUReceiveFSM+0xa4>)
 80056d2:	881b      	ldrh	r3, [r3, #0]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	2bff      	cmp	r3, #255	; 0xff
 80056d8:	d80b      	bhi.n	80056f2 <xMBRTUReceiveFSM+0x8a>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 80056da:	4b0c      	ldr	r3, [pc, #48]	; (800570c <xMBRTUReceiveFSM+0xa4>)
 80056dc:	881b      	ldrh	r3, [r3, #0]
 80056de:	b29b      	uxth	r3, r3
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	b291      	uxth	r1, r2
 80056e4:	4a09      	ldr	r2, [pc, #36]	; (800570c <xMBRTUReceiveFSM+0xa4>)
 80056e6:	8011      	strh	r1, [r2, #0]
 80056e8:	461a      	mov	r2, r3
 80056ea:	79b9      	ldrb	r1, [r7, #6]
 80056ec:	4b08      	ldr	r3, [pc, #32]	; (8005710 <xMBRTUReceiveFSM+0xa8>)
 80056ee:	5499      	strb	r1, [r3, r2]
 80056f0:	e002      	b.n	80056f8 <xMBRTUReceiveFSM+0x90>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 80056f2:	4b05      	ldr	r3, [pc, #20]	; (8005708 <xMBRTUReceiveFSM+0xa0>)
 80056f4:	2203      	movs	r2, #3
 80056f6:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable(  );
 80056f8:	f7ff fe66 	bl	80053c8 <vMBPortTimersEnable>
        break;
 80056fc:	bf00      	nop
    }
    return xTaskNeedSwitch;
 80056fe:	79fb      	ldrb	r3, [r7, #7]
}
 8005700:	4618      	mov	r0, r3
 8005702:	3708      	adds	r7, #8
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	2000013b 	.word	0x2000013b
 800570c:	20000142 	.word	0x20000142
 8005710:	200001bc 	.word	0x200001bc

08005714 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800571a:	2300      	movs	r3, #0
 800571c:	71fb      	strb	r3, [r7, #7]

    assert_param( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
 800571e:	4b1c      	ldr	r3, [pc, #112]	; (8005790 <xMBRTUTransmitFSM+0x7c>)
 8005720:	781b      	ldrb	r3, [r3, #0]
 8005722:	b2db      	uxtb	r3, r3
 8005724:	2b00      	cmp	r3, #0
 8005726:	d002      	beq.n	800572e <xMBRTUTransmitFSM+0x1a>
 8005728:	2b01      	cmp	r3, #1
 800572a:	d005      	beq.n	8005738 <xMBRTUTransmitFSM+0x24>
 800572c:	e02a      	b.n	8005784 <xMBRTUTransmitFSM+0x70>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 800572e:	2100      	movs	r1, #0
 8005730:	2001      	movs	r0, #1
 8005732:	f7ff fdad 	bl	8005290 <vMBPortSerialEnable>
        break;
 8005736:	e025      	b.n	8005784 <xMBRTUTransmitFSM+0x70>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 8005738:	4b16      	ldr	r3, [pc, #88]	; (8005794 <xMBRTUTransmitFSM+0x80>)
 800573a:	881b      	ldrh	r3, [r3, #0]
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d013      	beq.n	800576a <xMBRTUTransmitFSM+0x56>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 8005742:	4b15      	ldr	r3, [pc, #84]	; (8005798 <xMBRTUTransmitFSM+0x84>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	b2db      	uxtb	r3, r3
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff fe02 	bl	8005354 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 8005750:	4b11      	ldr	r3, [pc, #68]	; (8005798 <xMBRTUTransmitFSM+0x84>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3301      	adds	r3, #1
 8005756:	4a10      	ldr	r2, [pc, #64]	; (8005798 <xMBRTUTransmitFSM+0x84>)
 8005758:	6013      	str	r3, [r2, #0]
            usSndBufferCount--;
 800575a:	4b0e      	ldr	r3, [pc, #56]	; (8005794 <xMBRTUTransmitFSM+0x80>)
 800575c:	881b      	ldrh	r3, [r3, #0]
 800575e:	b29b      	uxth	r3, r3
 8005760:	3b01      	subs	r3, #1
 8005762:	b29a      	uxth	r2, r3
 8005764:	4b0b      	ldr	r3, [pc, #44]	; (8005794 <xMBRTUTransmitFSM+0x80>)
 8005766:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 8005768:	e00b      	b.n	8005782 <xMBRTUTransmitFSM+0x6e>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 800576a:	2003      	movs	r0, #3
 800576c:	f7ff fd5c 	bl	8005228 <xMBPortEventPost>
 8005770:	4603      	mov	r3, r0
 8005772:	71fb      	strb	r3, [r7, #7]
            vMBPortSerialEnable( TRUE, FALSE );
 8005774:	2100      	movs	r1, #0
 8005776:	2001      	movs	r0, #1
 8005778:	f7ff fd8a 	bl	8005290 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 800577c:	4b04      	ldr	r3, [pc, #16]	; (8005790 <xMBRTUTransmitFSM+0x7c>)
 800577e:	2200      	movs	r2, #0
 8005780:	701a      	strb	r2, [r3, #0]
        break;
 8005782:	bf00      	nop
    }

    return xNeedPoll;
 8005784:	79fb      	ldrb	r3, [r7, #7]
}
 8005786:	4618      	mov	r0, r3
 8005788:	3708      	adds	r7, #8
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	2000013a 	.word	0x2000013a
 8005794:	20000140 	.word	0x20000140
 8005798:	2000013c 	.word	0x2000013c

0800579c <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80057a2:	2300      	movs	r3, #0
 80057a4:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 80057a6:	4b10      	ldr	r3, [pc, #64]	; (80057e8 <xMBRTUTimerT35Expired+0x4c>)
 80057a8:	781b      	ldrb	r3, [r3, #0]
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d009      	beq.n	80057c4 <xMBRTUTimerT35Expired+0x28>
 80057b0:	2b03      	cmp	r3, #3
 80057b2:	d00d      	beq.n	80057d0 <xMBRTUTimerT35Expired+0x34>
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d10c      	bne.n	80057d2 <xMBRTUTimerT35Expired+0x36>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
 80057b8:	2000      	movs	r0, #0
 80057ba:	f7ff fd35 	bl	8005228 <xMBPortEventPost>
 80057be:	4603      	mov	r3, r0
 80057c0:	71fb      	strb	r3, [r7, #7]
        break;
 80057c2:	e006      	b.n	80057d2 <xMBRTUTimerT35Expired+0x36>

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 80057c4:	2001      	movs	r0, #1
 80057c6:	f7ff fd2f 	bl	8005228 <xMBPortEventPost>
 80057ca:	4603      	mov	r3, r0
 80057cc:	71fb      	strb	r3, [r7, #7]
        break;
 80057ce:	e000      	b.n	80057d2 <xMBRTUTimerT35Expired+0x36>

        /* An error occured while receiving the frame. */
    case STATE_RX_ERROR:
        break;
 80057d0:	bf00      	nop
    default:
        assert_param( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 80057d2:	f7ff fe0b 	bl	80053ec <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 80057d6:	4b04      	ldr	r3, [pc, #16]	; (80057e8 <xMBRTUTimerT35Expired+0x4c>)
 80057d8:	2201      	movs	r2, #1
 80057da:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 80057dc:	79fb      	ldrb	r3, [r7, #7]
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3708      	adds	r7, #8
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	2000013b 	.word	0x2000013b

080057ec <one_wire_reset>:
    
    return E_NO_ERROR;
}

uint8_t one_wire_reset(one_wire_t* ow)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b086      	sub	sp, #24
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	60bb      	str	r3, [r7, #8]
    delay_us(ONE_WIRE_FRAMES_SEPARATOR_US);
 80057f8:	2002      	movs	r0, #2
 80057fa:	f000 fd63 	bl	80062c4 <delay_us>
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, GPIO_PIN_RESET);
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	6818      	ldr	r0, [r3, #0]
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	889b      	ldrh	r3, [r3, #4]
 8005806:	2200      	movs	r2, #0
 8005808:	4619      	mov	r1, r3
 800580a:	f7fb f81c 	bl	8000846 <HAL_GPIO_WritePin>
    //__interrupts_save_disable();
    one_wire_frame_begin(ow);
    
    delay_us(ONE_WIRE_RESET_PULSE_US);
 800580e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005812:	f000 fd57 	bl	80062c4 <delay_us>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, GPIO_PIN_SET);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6818      	ldr	r0, [r3, #0]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	889b      	ldrh	r3, [r3, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	4619      	mov	r1, r3
 8005826:	f7fb f80e 	bl	8000846 <HAL_GPIO_WritePin>
    
    one_wire_frame_end(ow);
    
    delay_us(ONE_WIRE_BUS_REACTION_US);
 800582a:	201e      	movs	r0, #30
 800582c:	f000 fd4a 	bl	80062c4 <delay_us>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	613b      	str	r3, [r7, #16]
    return HAL_GPIO_ReadPin(ow->GPIO, ow->GPIO_Pin);
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	889b      	ldrh	r3, [r3, #4]
 800583c:	4619      	mov	r1, r3
 800583e:	4610      	mov	r0, r2
 8005840:	f7fa ffea 	bl	8000818 <HAL_GPIO_ReadPin>
 8005844:	4603      	mov	r3, r0
    
    uint8_t presence = one_wire_get_value(ow);
 8005846:	75fb      	strb	r3, [r7, #23]
    
    delay_us(ONE_WIRE_PRESENCE_PULSE_US);
 8005848:	20f0      	movs	r0, #240	; 0xf0
 800584a:	f000 fd3b 	bl	80062c4 <delay_us>
    
    //__interrupts_restore();
    
    return BIT0_NOT(presence);
 800584e:	7dfb      	ldrb	r3, [r7, #23]
 8005850:	f083 0301 	eor.w	r3, r3, #1
 8005854:	b2db      	uxtb	r3, r3
}
 8005856:	4618      	mov	r0, r3
 8005858:	3718      	adds	r7, #24
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}

0800585e <one_wire_write_bit>:

void one_wire_write_bit(one_wire_t* ow, uint8_t bit)
{
 800585e:	b580      	push	{r7, lr}
 8005860:	b086      	sub	sp, #24
 8005862:	af00      	add	r7, sp, #0
 8005864:	6078      	str	r0, [r7, #4]
 8005866:	460b      	mov	r3, r1
 8005868:	70fb      	strb	r3, [r7, #3]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	60bb      	str	r3, [r7, #8]
    delay_us(ONE_WIRE_FRAMES_SEPARATOR_US);
 800586e:	2002      	movs	r0, #2
 8005870:	f000 fd28 	bl	80062c4 <delay_us>
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, GPIO_PIN_RESET);
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	6818      	ldr	r0, [r3, #0]
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	889b      	ldrh	r3, [r3, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	4619      	mov	r1, r3
 8005880:	f7fa ffe1 	bl	8000846 <HAL_GPIO_WritePin>
    //__interrupts_save_disable();
    one_wire_frame_begin(ow);
    
    delay_us(ONE_WIRE_FRAME_BEGIN_US);
 8005884:	2002      	movs	r0, #2
 8005886:	f000 fd1d 	bl	80062c4 <delay_us>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	613b      	str	r3, [r7, #16]
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, value);
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	889b      	ldrh	r3, [r3, #4]
 800589a:	7bfa      	ldrb	r2, [r7, #15]
 800589c:	4619      	mov	r1, r3
 800589e:	f7fa ffd2 	bl	8000846 <HAL_GPIO_WritePin>
    
    one_wire_set_value(ow, bit);
    
    delay_us(ONE_WIRE_FRAME_RW_US - ONE_WIRE_FRAME_BEGIN_US);
 80058a2:	203a      	movs	r0, #58	; 0x3a
 80058a4:	f000 fd0e 	bl	80062c4 <delay_us>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, GPIO_PIN_SET);
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	6818      	ldr	r0, [r3, #0]
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	889b      	ldrh	r3, [r3, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	4619      	mov	r1, r3
 80058b8:	f7fa ffc5 	bl	8000846 <HAL_GPIO_WritePin>
    
    one_wire_frame_end(ow);
    //__interrupts_restore();
}
 80058bc:	bf00      	nop
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <one_wire_read_bit>:

uint8_t one_wire_read_bit(one_wire_t* ow)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	60bb      	str	r3, [r7, #8]
    delay_us(ONE_WIRE_FRAMES_SEPARATOR_US);
 80058d0:	2002      	movs	r0, #2
 80058d2:	f000 fcf7 	bl	80062c4 <delay_us>
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, GPIO_PIN_RESET);
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	6818      	ldr	r0, [r3, #0]
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	889b      	ldrh	r3, [r3, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	4619      	mov	r1, r3
 80058e2:	f7fa ffb0 	bl	8000846 <HAL_GPIO_WritePin>
    //__interrupts_save_disable();
    one_wire_frame_begin(ow);
    
    delay_us(ONE_WIRE_FRAME_BEGIN_US);
 80058e6:	2002      	movs	r0, #2
 80058e8:	f000 fcec 	bl	80062c4 <delay_us>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_WritePin(ow->GPIO, ow->GPIO_Pin, GPIO_PIN_SET);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6818      	ldr	r0, [r3, #0]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	889b      	ldrh	r3, [r3, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	4619      	mov	r1, r3
 80058fc:	f7fa ffa3 	bl	8000846 <HAL_GPIO_WritePin>
    
    one_wire_frame_end(ow);
    
    delay_us(ONE_WIRE_FRAME_HEAD_US - ONE_WIRE_FRAME_BEGIN_US - ONE_WIRE_DELAY_CORRECTION_US);
 8005900:	200a      	movs	r0, #10
 8005902:	f000 fcdf 	bl	80062c4 <delay_us>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	613b      	str	r3, [r7, #16]
    return HAL_GPIO_ReadPin(ow->GPIO, ow->GPIO_Pin);
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	889b      	ldrh	r3, [r3, #4]
 8005912:	4619      	mov	r1, r3
 8005914:	4610      	mov	r0, r2
 8005916:	f7fa ff7f 	bl	8000818 <HAL_GPIO_ReadPin>
 800591a:	4603      	mov	r3, r0
            
    uint8_t value = one_wire_get_value(ow);
 800591c:	75fb      	strb	r3, [r7, #23]
    
    delay_us(ONE_WIRE_FRAME_RW_US - ONE_WIRE_FRAME_HEAD_US + ONE_WIRE_DELAY_CORRECTION_US);
 800591e:	2030      	movs	r0, #48	; 0x30
 8005920:	f000 fcd0 	bl	80062c4 <delay_us>
    
    //__interrupts_restore();
    
    return value;
 8005924:	7dfb      	ldrb	r3, [r7, #23]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3718      	adds	r7, #24
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}

0800592e <one_wire_write_byte>:

void one_wire_write_byte(one_wire_t* ow, uint8_t byte)
{
 800592e:	b580      	push	{r7, lr}
 8005930:	b084      	sub	sp, #16
 8005932:	af00      	add	r7, sp, #0
 8005934:	6078      	str	r0, [r7, #4]
 8005936:	460b      	mov	r3, r1
 8005938:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 800593a:	2300      	movs	r3, #0
 800593c:	73fb      	strb	r3, [r7, #15]
    for(; i < 8; i ++){
 800593e:	e00d      	b.n	800595c <one_wire_write_byte+0x2e>
        one_wire_write_bit(ow, byte & 0x1);
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	f003 0301 	and.w	r3, r3, #1
 8005946:	b2db      	uxtb	r3, r3
 8005948:	4619      	mov	r1, r3
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7ff ff87 	bl	800585e <one_wire_write_bit>
        byte >>= 1;
 8005950:	78fb      	ldrb	r3, [r7, #3]
 8005952:	085b      	lsrs	r3, r3, #1
 8005954:	70fb      	strb	r3, [r7, #3]
    for(; i < 8; i ++){
 8005956:	7bfb      	ldrb	r3, [r7, #15]
 8005958:	3301      	adds	r3, #1
 800595a:	73fb      	strb	r3, [r7, #15]
 800595c:	7bfb      	ldrb	r3, [r7, #15]
 800595e:	2b07      	cmp	r3, #7
 8005960:	d9ee      	bls.n	8005940 <one_wire_write_byte+0x12>
    }
}
 8005962:	bf00      	nop
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <one_wire_read_byte>:

uint8_t one_wire_read_byte(one_wire_t* ow)
{
 800596a:	b580      	push	{r7, lr}
 800596c:	b084      	sub	sp, #16
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
    uint8_t byte = 0;
 8005972:	2300      	movs	r3, #0
 8005974:	73fb      	strb	r3, [r7, #15]
    uint8_t i = 7;
 8005976:	2307      	movs	r3, #7
 8005978:	73bb      	strb	r3, [r7, #14]
    for(;;){
        if(one_wire_read_bit(ow)) byte |= 0x80;
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f7ff ffa2 	bl	80058c4 <one_wire_read_bit>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <one_wire_read_byte+0x24>
 8005986:	7bfb      	ldrb	r3, [r7, #15]
 8005988:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800598c:	73fb      	strb	r3, [r7, #15]
        if(i == 0) break;
 800598e:	7bbb      	ldrb	r3, [r7, #14]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d006      	beq.n	80059a2 <one_wire_read_byte+0x38>
        i --;
 8005994:	7bbb      	ldrb	r3, [r7, #14]
 8005996:	3b01      	subs	r3, #1
 8005998:	73bb      	strb	r3, [r7, #14]
        byte >>= 1;
 800599a:	7bfb      	ldrb	r3, [r7, #15]
 800599c:	085b      	lsrs	r3, r3, #1
 800599e:	73fb      	strb	r3, [r7, #15]
        if(one_wire_read_bit(ow)) byte |= 0x80;
 80059a0:	e7eb      	b.n	800597a <one_wire_read_byte+0x10>
        if(i == 0) break;
 80059a2:	bf00      	nop
    }
    return byte;
 80059a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <one_wire_read>:
        one_wire_write_byte(ow, ((const uint8_t*)data)[i]);
    }
}

void one_wire_read(one_wire_t* ow, void* data, size_t size)
{
 80059ae:	b590      	push	{r4, r7, lr}
 80059b0:	b087      	sub	sp, #28
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	60f8      	str	r0, [r7, #12]
 80059b6:	60b9      	str	r1, [r7, #8]
 80059b8:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 80059ba:	2300      	movs	r3, #0
 80059bc:	617b      	str	r3, [r7, #20]
    for(; i < size; i ++){
 80059be:	e00a      	b.n	80059d6 <one_wire_read+0x28>
        ((uint8_t*)data)[i] = one_wire_read_byte(ow);
 80059c0:	68ba      	ldr	r2, [r7, #8]
 80059c2:	697b      	ldr	r3, [r7, #20]
 80059c4:	18d4      	adds	r4, r2, r3
 80059c6:	68f8      	ldr	r0, [r7, #12]
 80059c8:	f7ff ffcf 	bl	800596a <one_wire_read_byte>
 80059cc:	4603      	mov	r3, r0
 80059ce:	7023      	strb	r3, [r4, #0]
    for(; i < size; i ++){
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	3301      	adds	r3, #1
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d3f0      	bcc.n	80059c0 <one_wire_read+0x12>
    }
}
 80059de:	bf00      	nop
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd90      	pop	{r4, r7, pc}

080059e6 <one_wire_crc_iter>:

/**
 *    CRC.
 */
static uint8_t one_wire_crc_iter(uint8_t crc, uint8_t data)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b085      	sub	sp, #20
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	4603      	mov	r3, r0
 80059ee:	460a      	mov	r2, r1
 80059f0:	71fb      	strb	r3, [r7, #7]
 80059f2:	4613      	mov	r3, r2
 80059f4:	71bb      	strb	r3, [r7, #6]
    uint8_t i;

    crc ^= data;
 80059f6:	79fa      	ldrb	r2, [r7, #7]
 80059f8:	79bb      	ldrb	r3, [r7, #6]
 80059fa:	4053      	eors	r3, r2
 80059fc:	71fb      	strb	r3, [r7, #7]

    for(i = 0; i < 8; i ++){
 80059fe:	2300      	movs	r3, #0
 8005a00:	73fb      	strb	r3, [r7, #15]
 8005a02:	e012      	b.n	8005a2a <one_wire_crc_iter+0x44>
        if(crc & 0x1){
 8005a04:	79fb      	ldrb	r3, [r7, #7]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d007      	beq.n	8005a1e <one_wire_crc_iter+0x38>
            crc = (crc >> 1) ^ 0x8c;
 8005a0e:	79fb      	ldrb	r3, [r7, #7]
 8005a10:	085b      	lsrs	r3, r3, #1
 8005a12:	b2db      	uxtb	r3, r3
 8005a14:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	71fb      	strb	r3, [r7, #7]
 8005a1c:	e002      	b.n	8005a24 <one_wire_crc_iter+0x3e>
        }else{
            crc >>= 1;
 8005a1e:	79fb      	ldrb	r3, [r7, #7]
 8005a20:	085b      	lsrs	r3, r3, #1
 8005a22:	71fb      	strb	r3, [r7, #7]
    for(i = 0; i < 8; i ++){
 8005a24:	7bfb      	ldrb	r3, [r7, #15]
 8005a26:	3301      	adds	r3, #1
 8005a28:	73fb      	strb	r3, [r7, #15]
 8005a2a:	7bfb      	ldrb	r3, [r7, #15]
 8005a2c:	2b07      	cmp	r3, #7
 8005a2e:	d9e9      	bls.n	8005a04 <one_wire_crc_iter+0x1e>
        }
    }
    
    return crc;
 8005a30:	79fb      	ldrb	r3, [r7, #7]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3714      	adds	r7, #20
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bc80      	pop	{r7}
 8005a3a:	4770      	bx	lr

08005a3c <one_wire_calc_crc>:


uint8_t one_wire_calc_crc(const void* data, size_t size)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
    size_t i = 0;
 8005a46:	2300      	movs	r3, #0
 8005a48:	60fb      	str	r3, [r7, #12]
    uint8_t crc = 0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	72fb      	strb	r3, [r7, #11]
    for(i = 0; i < size; i ++){
 8005a4e:	2300      	movs	r3, #0
 8005a50:	60fb      	str	r3, [r7, #12]
 8005a52:	e00d      	b.n	8005a70 <one_wire_calc_crc+0x34>
        crc = one_wire_crc_iter(crc, ((const uint8_t*)data)[i]);
 8005a54:	687a      	ldr	r2, [r7, #4]
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	4413      	add	r3, r2
 8005a5a:	781a      	ldrb	r2, [r3, #0]
 8005a5c:	7afb      	ldrb	r3, [r7, #11]
 8005a5e:	4611      	mov	r1, r2
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7ff ffc0 	bl	80059e6 <one_wire_crc_iter>
 8005a66:	4603      	mov	r3, r0
 8005a68:	72fb      	strb	r3, [r7, #11]
    for(i = 0; i < size; i ++){
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	60fb      	str	r3, [r7, #12]
 8005a70:	68fa      	ldr	r2, [r7, #12]
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d3ed      	bcc.n	8005a54 <one_wire_calc_crc+0x18>
    }
    return crc;
 8005a78:	7afb      	ldrb	r3, [r7, #11]
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3710      	adds	r7, #16
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <one_wire_read_rom>:

err_t one_wire_read_rom(one_wire_t* ow, one_wire_rom_id_t* rom)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b084      	sub	sp, #16
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
 8005a8a:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	73fb      	strb	r3, [r7, #15]
    //uint8_t i = 0;
    
    //if(!one_wire_reset(ow)) return E_ONE_WIRE_DEVICES_NOT_FOUND;
    
    one_wire_send_cmd(ow, ONE_WIRE_CMD_READ_ROM);
 8005a90:	2133      	movs	r1, #51	; 0x33
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7ff ff4b 	bl	800592e <one_wire_write_byte>
    /*rom->family_code = one_wire_read_byte(ow);
    for(i = 0; i < ONE_WIRE_SERIAL_LEN; i ++){
        one_wire_write_byte(ow, rom->serial[i]);
    }
    rom->crc = one_wire_read_byte(ow);*/
    one_wire_read(ow, rom, sizeof(one_wire_rom_id_t));
 8005a98:	2208      	movs	r2, #8
 8005a9a:	6839      	ldr	r1, [r7, #0]
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f7ff ff86 	bl	80059ae <one_wire_read>
    
    crc = one_wire_calc_crc((const void*)rom, 0x7);
 8005aa2:	2107      	movs	r1, #7
 8005aa4:	6838      	ldr	r0, [r7, #0]
 8005aa6:	f7ff ffc9 	bl	8005a3c <one_wire_calc_crc>
 8005aaa:	4603      	mov	r3, r0
 8005aac:	73fb      	strb	r3, [r7, #15]
    if(crc != rom->crc) return E_ONE_WIRE_INVALID_CRC;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	79db      	ldrb	r3, [r3, #7]
 8005ab2:	7bfa      	ldrb	r2, [r7, #15]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d001      	beq.n	8005abc <one_wire_read_rom+0x3a>
 8005ab8:	236f      	movs	r3, #111	; 0x6f
 8005aba:	e000      	b.n	8005abe <one_wire_read_rom+0x3c>
    
    return E_NO_ERROR;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
	...

08005ac8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8005acc:	4b18      	ldr	r3, [pc, #96]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005ace:	4a19      	ldr	r2, [pc, #100]	; (8005b34 <MX_SPI2_Init+0x6c>)
 8005ad0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8005ad2:	4b17      	ldr	r3, [pc, #92]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005ad4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005ad8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8005ada:	4b15      	ldr	r3, [pc, #84]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8005ae0:	4b13      	ldr	r3, [pc, #76]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ae6:	4b12      	ldr	r3, [pc, #72]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005aec:	4b10      	ldr	r3, [pc, #64]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005aee:	2200      	movs	r2, #0
 8005af0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8005af2:	4b0f      	ldr	r3, [pc, #60]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005af4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005af8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8005afa:	4b0d      	ldr	r3, [pc, #52]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005afc:	2238      	movs	r2, #56	; 0x38
 8005afe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005b00:	4b0b      	ldr	r3, [pc, #44]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005b02:	2200      	movs	r2, #0
 8005b04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8005b06:	4b0a      	ldr	r3, [pc, #40]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005b08:	2200      	movs	r2, #0
 8005b0a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 8005b0c:	4b08      	ldr	r3, [pc, #32]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005b0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005b12:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8005b14:	4b06      	ldr	r3, [pc, #24]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005b16:	220a      	movs	r2, #10
 8005b18:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8005b1a:	4805      	ldr	r0, [pc, #20]	; (8005b30 <MX_SPI2_Init+0x68>)
 8005b1c:	f7fb fcb0 	bl	8001480 <HAL_SPI_Init>
 8005b20:	4603      	mov	r3, r0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8005b26:	f7fe fd77 	bl	8004618 <Error_Handler>
  }

}
 8005b2a:	bf00      	nop
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	bf00      	nop
 8005b30:	200002bc 	.word	0x200002bc
 8005b34:	40003800 	.word	0x40003800

08005b38 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b088      	sub	sp, #32
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b40:	f107 0310 	add.w	r3, r7, #16
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
 8005b48:	605a      	str	r2, [r3, #4]
 8005b4a:	609a      	str	r2, [r3, #8]
 8005b4c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a1c      	ldr	r2, [pc, #112]	; (8005bc4 <HAL_SPI_MspInit+0x8c>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d131      	bne.n	8005bbc <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8005b58:	4a1b      	ldr	r2, [pc, #108]	; (8005bc8 <HAL_SPI_MspInit+0x90>)
 8005b5a:	4b1b      	ldr	r3, [pc, #108]	; (8005bc8 <HAL_SPI_MspInit+0x90>)
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b62:	61d3      	str	r3, [r2, #28]
 8005b64:	4b18      	ldr	r3, [pc, #96]	; (8005bc8 <HAL_SPI_MspInit+0x90>)
 8005b66:	69db      	ldr	r3, [r3, #28]
 8005b68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b6c:	60fb      	str	r3, [r7, #12]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005b70:	4a15      	ldr	r2, [pc, #84]	; (8005bc8 <HAL_SPI_MspInit+0x90>)
 8005b72:	4b15      	ldr	r3, [pc, #84]	; (8005bc8 <HAL_SPI_MspInit+0x90>)
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	f043 0308 	orr.w	r3, r3, #8
 8005b7a:	6193      	str	r3, [r2, #24]
 8005b7c:	4b12      	ldr	r3, [pc, #72]	; (8005bc8 <HAL_SPI_MspInit+0x90>)
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	f003 0308 	and.w	r3, r3, #8
 8005b84:	60bb      	str	r3, [r7, #8]
 8005b86:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = SPI2_SCK___LED_SCK_Pin|SPI2_MOSI___LED_SDI_Pin;
 8005b88:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8005b8c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b8e:	2302      	movs	r3, #2
 8005b90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005b92:	2303      	movs	r3, #3
 8005b94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005b96:	f107 0310 	add.w	r3, r7, #16
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	480b      	ldr	r0, [pc, #44]	; (8005bcc <HAL_SPI_MspInit+0x94>)
 8005b9e:	f7fa fcdd 	bl	800055c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8005ba2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005ba6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bb0:	f107 0310 	add.w	r3, r7, #16
 8005bb4:	4619      	mov	r1, r3
 8005bb6:	4805      	ldr	r0, [pc, #20]	; (8005bcc <HAL_SPI_MspInit+0x94>)
 8005bb8:	f7fa fcd0 	bl	800055c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8005bbc:	bf00      	nop
 8005bbe:	3720      	adds	r7, #32
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	40003800 	.word	0x40003800
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	40010c00 	.word	0x40010c00

08005bd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b085      	sub	sp, #20
 8005bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8005bd6:	4a15      	ldr	r2, [pc, #84]	; (8005c2c <HAL_MspInit+0x5c>)
 8005bd8:	4b14      	ldr	r3, [pc, #80]	; (8005c2c <HAL_MspInit+0x5c>)
 8005bda:	699b      	ldr	r3, [r3, #24]
 8005bdc:	f043 0301 	orr.w	r3, r3, #1
 8005be0:	6193      	str	r3, [r2, #24]
 8005be2:	4b12      	ldr	r3, [pc, #72]	; (8005c2c <HAL_MspInit+0x5c>)
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	60bb      	str	r3, [r7, #8]
 8005bec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005bee:	4a0f      	ldr	r2, [pc, #60]	; (8005c2c <HAL_MspInit+0x5c>)
 8005bf0:	4b0e      	ldr	r3, [pc, #56]	; (8005c2c <HAL_MspInit+0x5c>)
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf8:	61d3      	str	r3, [r2, #28]
 8005bfa:	4b0c      	ldr	r3, [pc, #48]	; (8005c2c <HAL_MspInit+0x5c>)
 8005bfc:	69db      	ldr	r3, [r3, #28]
 8005bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c02:	607b      	str	r3, [r7, #4]
 8005c04:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005c06:	4b0a      	ldr	r3, [pc, #40]	; (8005c30 <HAL_MspInit+0x60>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	60fb      	str	r3, [r7, #12]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005c12:	60fb      	str	r3, [r7, #12]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005c1a:	60fb      	str	r3, [r7, #12]
 8005c1c:	4a04      	ldr	r2, [pc, #16]	; (8005c30 <HAL_MspInit+0x60>)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c22:	bf00      	nop
 8005c24:	3714      	adds	r7, #20
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bc80      	pop	{r7}
 8005c2a:	4770      	bx	lr
 8005c2c:	40021000 	.word	0x40021000
 8005c30:	40010000 	.word	0x40010000

08005c34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005c34:	b480      	push	{r7}
 8005c36:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005c38:	bf00      	nop
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005c40:	b480      	push	{r7}
 8005c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005c44:	e7fe      	b.n	8005c44 <HardFault_Handler+0x4>

08005c46 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005c46:	b480      	push	{r7}
 8005c48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005c4a:	e7fe      	b.n	8005c4a <MemManage_Handler+0x4>

08005c4c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005c50:	e7fe      	b.n	8005c50 <BusFault_Handler+0x4>

08005c52 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005c52:	b480      	push	{r7}
 8005c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005c56:	e7fe      	b.n	8005c56 <UsageFault_Handler+0x4>

08005c58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005c5c:	bf00      	nop
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bc80      	pop	{r7}
 8005c62:	4770      	bx	lr

08005c64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005c64:	b480      	push	{r7}
 8005c66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005c68:	bf00      	nop
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr

08005c70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005c70:	b480      	push	{r7}
 8005c72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005c74:	bf00      	nop
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bc80      	pop	{r7}
 8005c7a:	4770      	bx	lr

08005c7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c80:	f7fa faaa 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c84:	bf00      	nop
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8005c8c:	2020      	movs	r0, #32
 8005c8e:	f7fa fdf3 	bl	8000878 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8005c92:	2040      	movs	r0, #64	; 0x40
 8005c94:	f7fa fdf0 	bl	8000878 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8005c98:	2080      	movs	r0, #128	; 0x80
 8005c9a:	f7fa fded 	bl	8000878 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005c9e:	bf00      	nop
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	if(__HAL_TIM_GET_FLAG(&htim4, TIM_FLAG_UPDATE) != RESET && __HAL_TIM_GET_IT_SOURCE(&htim4, TIM_IT_UPDATE) !=RESET) {
 8005ca8:	4b12      	ldr	r3, [pc, #72]	; (8005cf4 <TIM4_IRQHandler+0x50>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f003 0301 	and.w	r3, r3, #1
 8005cb2:	2b01      	cmp	r3, #1
 8005cb4:	d118      	bne.n	8005ce8 <TIM4_IRQHandler+0x44>
 8005cb6:	4b0f      	ldr	r3, [pc, #60]	; (8005cf4 <TIM4_IRQHandler+0x50>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0301 	and.w	r3, r3, #1
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d111      	bne.n	8005ce8 <TIM4_IRQHandler+0x44>
			__HAL_TIM_CLEAR_IT(&htim4, TIM_IT_UPDATE);
 8005cc4:	4b0b      	ldr	r3, [pc, #44]	; (8005cf4 <TIM4_IRQHandler+0x50>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0201 	mvn.w	r2, #1
 8005ccc:	611a      	str	r2, [r3, #16]
			if (!--downcounter)
 8005cce:	4b0a      	ldr	r3, [pc, #40]	; (8005cf8 <TIM4_IRQHandler+0x54>)
 8005cd0:	881b      	ldrh	r3, [r3, #0]
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	b29a      	uxth	r2, r3
 8005cd6:	4b08      	ldr	r3, [pc, #32]	; (8005cf8 <TIM4_IRQHandler+0x54>)
 8005cd8:	801a      	strh	r2, [r3, #0]
 8005cda:	4b07      	ldr	r3, [pc, #28]	; (8005cf8 <TIM4_IRQHandler+0x54>)
 8005cdc:	881b      	ldrh	r3, [r3, #0]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d102      	bne.n	8005ce8 <TIM4_IRQHandler+0x44>
			  pxMBPortCBTimerExpired();
 8005ce2:	4b06      	ldr	r3, [pc, #24]	; (8005cfc <TIM4_IRQHandler+0x58>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4798      	blx	r3
		  }
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005ce8:	4802      	ldr	r0, [pc, #8]	; (8005cf4 <TIM4_IRQHandler+0x50>)
 8005cea:	f7fb fd2d 	bl	8001748 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005cee:	bf00      	nop
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	20000314 	.word	0x20000314
 8005cf8:	20000138 	.word	0x20000138
 8005cfc:	200001ac 	.word	0x200001ac

08005d00 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Blink();
 8005d06:	f000 f845 	bl	8005d94 <Blink>
	uint32_t tmp_flag = __HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE);
 8005d0a:	4b1f      	ldr	r3, [pc, #124]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0320 	and.w	r3, r3, #32
 8005d14:	2b20      	cmp	r3, #32
 8005d16:	bf0c      	ite	eq
 8005d18:	2301      	moveq	r3, #1
 8005d1a:	2300      	movne	r3, #0
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	60fb      	str	r3, [r7, #12]
	  uint32_t tmp_it_source = __HAL_UART_GET_IT_SOURCE(&huart1, UART_IT_RXNE);
 8005d20:	4b19      	ldr	r3, [pc, #100]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	60bb      	str	r3, [r7, #8]

	  if((tmp_flag != RESET) && (tmp_it_source != RESET)) {
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d011      	beq.n	8005d56 <USART1_IRQHandler+0x56>
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00e      	beq.n	8005d56 <USART1_IRQHandler+0x56>
	    pxMBFrameCBByteReceived();
 8005d38:	4b14      	ldr	r3, [pc, #80]	; (8005d8c <USART1_IRQHandler+0x8c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4798      	blx	r3
	    __HAL_UART_CLEAR_PEFLAG(&huart1);
 8005d3e:	2300      	movs	r3, #0
 8005d40:	607b      	str	r3, [r7, #4]
 8005d42:	4b11      	ldr	r3, [pc, #68]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	607b      	str	r3, [r7, #4]
 8005d4a:	4b0f      	ldr	r3, [pc, #60]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	607b      	str	r3, [r7, #4]
 8005d52:	687b      	ldr	r3, [r7, #4]
	    return;
 8005d54:	e014      	b.n	8005d80 <USART1_IRQHandler+0x80>
	  }

	  if((__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TXE) != RESET) &&(__HAL_UART_GET_IT_SOURCE(&huart1, UART_IT_TXE) != RESET)) {
 8005d56:	4b0c      	ldr	r3, [pc, #48]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d60:	2b80      	cmp	r3, #128	; 0x80
 8005d62:	d10a      	bne.n	8005d7a <USART1_IRQHandler+0x7a>
 8005d64:	4b08      	ldr	r3, [pc, #32]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <USART1_IRQHandler+0x7a>
	    pxMBFrameCBTransmitterEmpty();
 8005d72:	4b07      	ldr	r3, [pc, #28]	; (8005d90 <USART1_IRQHandler+0x90>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4798      	blx	r3
	    return ;
 8005d78:	e002      	b.n	8005d80 <USART1_IRQHandler+0x80>
	  }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005d7a:	4803      	ldr	r0, [pc, #12]	; (8005d88 <USART1_IRQHandler+0x88>)
 8005d7c:	f7fc fce4 	bl	8002748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005d80:	3710      	adds	r7, #16
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	20000394 	.word	0x20000394
 8005d8c:	200001b0 	.word	0x200001b0
 8005d90:	200001a8 	.word	0x200001a8

08005d94 <Blink>:

/* USER CODE BEGIN 1 */
uint32_t PrevControlBlinkTime = 0;
bool ControlBlinkState = false;
void Blink (void) {
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - PrevControlBlinkTime > 10) {
 8005d98:	f7fa fa30 	bl	80001fc <HAL_GetTick>
 8005d9c:	4602      	mov	r2, r0
 8005d9e:	4b11      	ldr	r3, [pc, #68]	; (8005de4 <Blink+0x50>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	1ad3      	subs	r3, r2, r3
 8005da4:	2b0a      	cmp	r3, #10
 8005da6:	d91a      	bls.n	8005dde <Blink+0x4a>
		PrevControlBlinkTime = HAL_GetTick();
 8005da8:	f7fa fa28 	bl	80001fc <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	4b0d      	ldr	r3, [pc, #52]	; (8005de4 <Blink+0x50>)
 8005db0:	601a      	str	r2, [r3, #0]
		ControlBlinkState = !ControlBlinkState;
 8005db2:	4b0d      	ldr	r3, [pc, #52]	; (8005de8 <Blink+0x54>)
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	bf14      	ite	ne
 8005dba:	2301      	movne	r3, #1
 8005dbc:	2300      	moveq	r3, #0
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	f083 0301 	eor.w	r3, r3, #1
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	f003 0301 	and.w	r3, r3, #1
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	4b06      	ldr	r3, [pc, #24]	; (8005de8 <Blink+0x54>)
 8005dce:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(RGB_GREEN_GPIO_Port, RGB_GREEN_Pin, ControlBlinkState);
 8005dd0:	4b05      	ldr	r3, [pc, #20]	; (8005de8 <Blink+0x54>)
 8005dd2:	781b      	ldrb	r3, [r3, #0]
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	2110      	movs	r1, #16
 8005dd8:	4804      	ldr	r0, [pc, #16]	; (8005dec <Blink+0x58>)
 8005dda:	f7fa fd34 	bl	8000846 <HAL_GPIO_WritePin>
	}
}
 8005dde:	bf00      	nop
 8005de0:	bd80      	pop	{r7, pc}
 8005de2:	bf00      	nop
 8005de4:	20000144 	.word	0x20000144
 8005de8:	20000148 	.word	0x20000148
 8005dec:	40010c00 	.word	0x40010c00

08005df0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005df0:	b480      	push	{r7}
 8005df2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005df4:	4a15      	ldr	r2, [pc, #84]	; (8005e4c <SystemInit+0x5c>)
 8005df6:	4b15      	ldr	r3, [pc, #84]	; (8005e4c <SystemInit+0x5c>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f043 0301 	orr.w	r3, r3, #1
 8005dfe:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8005e00:	4912      	ldr	r1, [pc, #72]	; (8005e4c <SystemInit+0x5c>)
 8005e02:	4b12      	ldr	r3, [pc, #72]	; (8005e4c <SystemInit+0x5c>)
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	4b12      	ldr	r3, [pc, #72]	; (8005e50 <SystemInit+0x60>)
 8005e08:	4013      	ands	r3, r2
 8005e0a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005e0c:	4a0f      	ldr	r2, [pc, #60]	; (8005e4c <SystemInit+0x5c>)
 8005e0e:	4b0f      	ldr	r3, [pc, #60]	; (8005e4c <SystemInit+0x5c>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e1a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005e1c:	4a0b      	ldr	r2, [pc, #44]	; (8005e4c <SystemInit+0x5c>)
 8005e1e:	4b0b      	ldr	r3, [pc, #44]	; (8005e4c <SystemInit+0x5c>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e26:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005e28:	4a08      	ldr	r2, [pc, #32]	; (8005e4c <SystemInit+0x5c>)
 8005e2a:	4b08      	ldr	r3, [pc, #32]	; (8005e4c <SystemInit+0x5c>)
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005e32:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8005e34:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <SystemInit+0x5c>)
 8005e36:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8005e3a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005e3c:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <SystemInit+0x64>)
 8005e3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005e42:	609a      	str	r2, [r3, #8]
#endif 
}
 8005e44:	bf00      	nop
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bc80      	pop	{r7}
 8005e4a:	4770      	bx	lr
 8005e4c:	40021000 	.word	0x40021000
 8005e50:	f8ff0000 	.word	0xf8ff0000
 8005e54:	e000ed00 	.word	0xe000ed00

08005e58 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b092      	sub	sp, #72	; 0x48
 8005e5c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005e5e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005e62:	2200      	movs	r2, #0
 8005e64:	601a      	str	r2, [r3, #0]
 8005e66:	605a      	str	r2, [r3, #4]
 8005e68:	609a      	str	r2, [r3, #8]
 8005e6a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005e6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
 8005e74:	605a      	str	r2, [r3, #4]
 8005e76:	609a      	str	r2, [r3, #8]
 8005e78:	60da      	str	r2, [r3, #12]
 8005e7a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e7c:	f107 031c 	add.w	r3, r7, #28
 8005e80:	2200      	movs	r2, #0
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e86:	463b      	mov	r3, r7
 8005e88:	2200      	movs	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
 8005e8c:	605a      	str	r2, [r3, #4]
 8005e8e:	609a      	str	r2, [r3, #8]
 8005e90:	60da      	str	r2, [r3, #12]
 8005e92:	611a      	str	r2, [r3, #16]
 8005e94:	615a      	str	r2, [r3, #20]
 8005e96:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8005e98:	4b34      	ldr	r3, [pc, #208]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005e9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005e9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8005ea0:	4b32      	ldr	r3, [pc, #200]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005ea2:	2247      	movs	r2, #71	; 0x47
 8005ea4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ea6:	4b31      	ldr	r3, [pc, #196]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20-1;
 8005eac:	4b2f      	ldr	r3, [pc, #188]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005eae:	2213      	movs	r2, #19
 8005eb0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005eb2:	4b2e      	ldr	r3, [pc, #184]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005eb8:	4b2c      	ldr	r3, [pc, #176]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005eba:	2280      	movs	r2, #128	; 0x80
 8005ebc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005ebe:	482b      	ldr	r0, [pc, #172]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005ec0:	f7fb fb42 	bl	8001548 <HAL_TIM_Base_Init>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d001      	beq.n	8005ece <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8005eca:	f7fe fba5 	bl	8004618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ece:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ed2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005ed4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005ed8:	4619      	mov	r1, r3
 8005eda:	4824      	ldr	r0, [pc, #144]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005edc:	f7fb fe62 	bl	8001ba4 <HAL_TIM_ConfigClockSource>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d001      	beq.n	8005eea <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8005ee6:	f7fe fb97 	bl	8004618 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005eea:	4820      	ldr	r0, [pc, #128]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005eec:	f7fb fbcf 	bl	800168e <HAL_TIM_PWM_Init>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d001      	beq.n	8005efa <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8005ef6:	f7fe fb8f 	bl	8004618 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8005efa:	2304      	movs	r3, #4
 8005efc:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8005efe:	2300      	movs	r3, #0
 8005f00:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 8005f02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f06:	4619      	mov	r1, r3
 8005f08:	4818      	ldr	r0, [pc, #96]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005f0a:	f7fb ff26 	bl	8001d5a <HAL_TIM_SlaveConfigSynchronization>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d001      	beq.n	8005f18 <MX_TIM2_Init+0xc0>
  {
    Error_Handler();
 8005f14:	f7fe fb80 	bl	8004618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005f18:	2320      	movs	r3, #32
 8005f1a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005f20:	f107 031c 	add.w	r3, r7, #28
 8005f24:	4619      	mov	r1, r3
 8005f26:	4811      	ldr	r0, [pc, #68]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005f28:	f7fc fad2 	bl	80024d0 <HAL_TIMEx_MasterConfigSynchronization>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8005f32:	f7fe fb71 	bl	8004618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f36:	2360      	movs	r3, #96	; 0x60
 8005f38:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005f42:	2300      	movs	r3, #0
 8005f44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005f46:	463b      	mov	r3, r7
 8005f48:	220c      	movs	r2, #12
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4807      	ldr	r0, [pc, #28]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005f4e:	f7fb fd63 	bl	8001a18 <HAL_TIM_PWM_ConfigChannel>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d001      	beq.n	8005f5c <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8005f58:	f7fe fb5e 	bl	8004618 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8005f5c:	4803      	ldr	r0, [pc, #12]	; (8005f6c <MX_TIM2_Init+0x114>)
 8005f5e:	f000 f8c9 	bl	80060f4 <HAL_TIM_MspPostInit>

}
 8005f62:	bf00      	nop
 8005f64:	3748      	adds	r7, #72	; 0x48
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	20000354 	.word	0x20000354

08005f70 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b092      	sub	sp, #72	; 0x48
 8005f74:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005f76:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	601a      	str	r2, [r3, #0]
 8005f7e:	605a      	str	r2, [r3, #4]
 8005f80:	609a      	str	r2, [r3, #8]
 8005f82:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8005f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f88:	2200      	movs	r2, #0
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	605a      	str	r2, [r3, #4]
 8005f8e:	609a      	str	r2, [r3, #8]
 8005f90:	60da      	str	r2, [r3, #12]
 8005f92:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005f94:	f107 031c 	add.w	r3, r7, #28
 8005f98:	2200      	movs	r2, #0
 8005f9a:	601a      	str	r2, [r3, #0]
 8005f9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005f9e:	463b      	mov	r3, r7
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	601a      	str	r2, [r3, #0]
 8005fa4:	605a      	str	r2, [r3, #4]
 8005fa6:	609a      	str	r2, [r3, #8]
 8005fa8:	60da      	str	r2, [r3, #12]
 8005faa:	611a      	str	r2, [r3, #16]
 8005fac:	615a      	str	r2, [r3, #20]
 8005fae:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8005fb0:	4b32      	ldr	r3, [pc, #200]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fb2:	4a33      	ldr	r2, [pc, #204]	; (8006080 <MX_TIM4_Init+0x110>)
 8005fb4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 8005fb6:	4b31      	ldr	r3, [pc, #196]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fb8:	2202      	movs	r2, #2
 8005fba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005fbc:	4b2f      	ldr	r3, [pc, #188]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 120;
 8005fc2:	4b2e      	ldr	r3, [pc, #184]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fc4:	2278      	movs	r2, #120	; 0x78
 8005fc6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005fc8:	4b2c      	ldr	r3, [pc, #176]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fca:	2200      	movs	r2, #0
 8005fcc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005fce:	4b2b      	ldr	r3, [pc, #172]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8005fd4:	4829      	ldr	r0, [pc, #164]	; (800607c <MX_TIM4_Init+0x10c>)
 8005fd6:	f7fb fab7 	bl	8001548 <HAL_TIM_Base_Init>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 8005fe0:	f7fe fb1a 	bl	8004618 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005fe4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005fe8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8005fea:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005fee:	4619      	mov	r1, r3
 8005ff0:	4822      	ldr	r0, [pc, #136]	; (800607c <MX_TIM4_Init+0x10c>)
 8005ff2:	f7fb fdd7 	bl	8001ba4 <HAL_TIM_ConfigClockSource>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d001      	beq.n	8006000 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8005ffc:	f7fe fb0c 	bl	8004618 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8006000:	481e      	ldr	r0, [pc, #120]	; (800607c <MX_TIM4_Init+0x10c>)
 8006002:	f7fb fb10 	bl	8001626 <HAL_TIM_OC_Init>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d001      	beq.n	8006010 <MX_TIM4_Init+0xa0>
  {
    Error_Handler();
 800600c:	f7fe fb04 	bl	8004618 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8006010:	2304      	movs	r3, #4
 8006012:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8006014:	2300      	movs	r3, #0
 8006016:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchronization(&htim4, &sSlaveConfig) != HAL_OK)
 8006018:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800601c:	4619      	mov	r1, r3
 800601e:	4817      	ldr	r0, [pc, #92]	; (800607c <MX_TIM4_Init+0x10c>)
 8006020:	f7fb fe9b 	bl	8001d5a <HAL_TIM_SlaveConfigSynchronization>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <MX_TIM4_Init+0xbe>
  {
    Error_Handler();
 800602a:	f7fe faf5 	bl	8004618 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800602e:	2320      	movs	r3, #32
 8006030:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006032:	2300      	movs	r3, #0
 8006034:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006036:	f107 031c 	add.w	r3, r7, #28
 800603a:	4619      	mov	r1, r3
 800603c:	480f      	ldr	r0, [pc, #60]	; (800607c <MX_TIM4_Init+0x10c>)
 800603e:	f7fc fa47 	bl	80024d0 <HAL_TIMEx_MasterConfigSynchronization>
 8006042:	4603      	mov	r3, r0
 8006044:	2b00      	cmp	r3, #0
 8006046:	d001      	beq.n	800604c <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8006048:	f7fe fae6 	bl	8004618 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 800604c:	2310      	movs	r3, #16
 800604e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8006050:	2300      	movs	r3, #0
 8006052:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006054:	2300      	movs	r3, #0
 8006056:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006058:	2300      	movs	r3, #0
 800605a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800605c:	463b      	mov	r3, r7
 800605e:	2200      	movs	r2, #0
 8006060:	4619      	mov	r1, r3
 8006062:	4806      	ldr	r0, [pc, #24]	; (800607c <MX_TIM4_Init+0x10c>)
 8006064:	f7fb fc78 	bl	8001958 <HAL_TIM_OC_ConfigChannel>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d001      	beq.n	8006072 <MX_TIM4_Init+0x102>
  {
    Error_Handler();
 800606e:	f7fe fad3 	bl	8004618 <Error_Handler>
  }

}
 8006072:	bf00      	nop
 8006074:	3748      	adds	r7, #72	; 0x48
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20000314 	.word	0x20000314
 8006080:	40000800 	.word	0x40000800

08006084 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006094:	d10c      	bne.n	80060b0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006096:	4a15      	ldr	r2, [pc, #84]	; (80060ec <HAL_TIM_Base_MspInit+0x68>)
 8006098:	4b14      	ldr	r3, [pc, #80]	; (80060ec <HAL_TIM_Base_MspInit+0x68>)
 800609a:	69db      	ldr	r3, [r3, #28]
 800609c:	f043 0301 	orr.w	r3, r3, #1
 80060a0:	61d3      	str	r3, [r2, #28]
 80060a2:	4b12      	ldr	r3, [pc, #72]	; (80060ec <HAL_TIM_Base_MspInit+0x68>)
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80060ae:	e018      	b.n	80060e2 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM4)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a0e      	ldr	r2, [pc, #56]	; (80060f0 <HAL_TIM_Base_MspInit+0x6c>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d113      	bne.n	80060e2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80060ba:	4a0c      	ldr	r2, [pc, #48]	; (80060ec <HAL_TIM_Base_MspInit+0x68>)
 80060bc:	4b0b      	ldr	r3, [pc, #44]	; (80060ec <HAL_TIM_Base_MspInit+0x68>)
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	f043 0304 	orr.w	r3, r3, #4
 80060c4:	61d3      	str	r3, [r2, #28]
 80060c6:	4b09      	ldr	r3, [pc, #36]	; (80060ec <HAL_TIM_Base_MspInit+0x68>)
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	f003 0304 	and.w	r3, r3, #4
 80060ce:	60bb      	str	r3, [r7, #8]
 80060d0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80060d2:	2200      	movs	r2, #0
 80060d4:	2100      	movs	r1, #0
 80060d6:	201e      	movs	r0, #30
 80060d8:	f7fa f98d 	bl	80003f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80060dc:	201e      	movs	r0, #30
 80060de:	f7fa f9a6 	bl	800042e <HAL_NVIC_EnableIRQ>
}
 80060e2:	bf00      	nop
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40021000 	.word	0x40021000
 80060f0:	40000800 	.word	0x40000800

080060f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b088      	sub	sp, #32
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80060fc:	f107 030c 	add.w	r3, r7, #12
 8006100:	2200      	movs	r2, #0
 8006102:	601a      	str	r2, [r3, #0]
 8006104:	605a      	str	r2, [r3, #4]
 8006106:	609a      	str	r2, [r3, #8]
 8006108:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006112:	d12a      	bne.n	800616a <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006114:	4a17      	ldr	r2, [pc, #92]	; (8006174 <HAL_TIM_MspPostInit+0x80>)
 8006116:	4b17      	ldr	r3, [pc, #92]	; (8006174 <HAL_TIM_MspPostInit+0x80>)
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	f043 0308 	orr.w	r3, r3, #8
 800611e:	6193      	str	r3, [r2, #24]
 8006120:	4b14      	ldr	r3, [pc, #80]	; (8006174 <HAL_TIM_MspPostInit+0x80>)
 8006122:	699b      	ldr	r3, [r3, #24]
 8006124:	f003 0308 	and.w	r3, r3, #8
 8006128:	60bb      	str	r3, [r7, #8]
 800612a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800612c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006130:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006132:	2302      	movs	r3, #2
 8006134:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006136:	2302      	movs	r3, #2
 8006138:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800613a:	f107 030c 	add.w	r3, r7, #12
 800613e:	4619      	mov	r1, r3
 8006140:	480d      	ldr	r0, [pc, #52]	; (8006178 <HAL_TIM_MspPostInit+0x84>)
 8006142:	f7fa fa0b 	bl	800055c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8006146:	4b0d      	ldr	r3, [pc, #52]	; (800617c <HAL_TIM_MspPostInit+0x88>)
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	61fb      	str	r3, [r7, #28]
 800614c:	69fb      	ldr	r3, [r7, #28]
 800614e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006152:	61fb      	str	r3, [r7, #28]
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800615a:	61fb      	str	r3, [r7, #28]
 800615c:	69fb      	ldr	r3, [r7, #28]
 800615e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006162:	61fb      	str	r3, [r7, #28]
 8006164:	4a05      	ldr	r2, [pc, #20]	; (800617c <HAL_TIM_MspPostInit+0x88>)
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800616a:	bf00      	nop
 800616c:	3720      	adds	r7, #32
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	40021000 	.word	0x40021000
 8006178:	40010c00 	.word	0x40010c00
 800617c:	40010000 	.word	0x40010000

08006180 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8006184:	4b11      	ldr	r3, [pc, #68]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 8006186:	4a12      	ldr	r2, [pc, #72]	; (80061d0 <MX_USART1_UART_Init+0x50>)
 8006188:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800618a:	4b10      	ldr	r3, [pc, #64]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 800618c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006190:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006192:	4b0e      	ldr	r3, [pc, #56]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 8006194:	2200      	movs	r2, #0
 8006196:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006198:	4b0c      	ldr	r3, [pc, #48]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 800619a:	2200      	movs	r2, #0
 800619c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800619e:	4b0b      	ldr	r3, [pc, #44]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80061a4:	4b09      	ldr	r3, [pc, #36]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 80061a6:	220c      	movs	r2, #12
 80061a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80061aa:	4b08      	ldr	r3, [pc, #32]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 80061ac:	2200      	movs	r2, #0
 80061ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80061b0:	4b06      	ldr	r3, [pc, #24]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 80061b2:	2200      	movs	r2, #0
 80061b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80061b6:	4805      	ldr	r0, [pc, #20]	; (80061cc <MX_USART1_UART_Init+0x4c>)
 80061b8:	f7fc f9e0 	bl	800257c <HAL_UART_Init>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80061c2:	f7fe fa29 	bl	8004618 <Error_Handler>
  }

}
 80061c6:	bf00      	nop
 80061c8:	bd80      	pop	{r7, pc}
 80061ca:	bf00      	nop
 80061cc:	20000394 	.word	0x20000394
 80061d0:	40013800 	.word	0x40013800

080061d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b088      	sub	sp, #32
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061dc:	f107 0310 	add.w	r3, r7, #16
 80061e0:	2200      	movs	r2, #0
 80061e2:	601a      	str	r2, [r3, #0]
 80061e4:	605a      	str	r2, [r3, #4]
 80061e6:	609a      	str	r2, [r3, #8]
 80061e8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a20      	ldr	r2, [pc, #128]	; (8006270 <HAL_UART_MspInit+0x9c>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d139      	bne.n	8006268 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80061f4:	4a1f      	ldr	r2, [pc, #124]	; (8006274 <HAL_UART_MspInit+0xa0>)
 80061f6:	4b1f      	ldr	r3, [pc, #124]	; (8006274 <HAL_UART_MspInit+0xa0>)
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80061fe:	6193      	str	r3, [r2, #24]
 8006200:	4b1c      	ldr	r3, [pc, #112]	; (8006274 <HAL_UART_MspInit+0xa0>)
 8006202:	699b      	ldr	r3, [r3, #24]
 8006204:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006208:	60fb      	str	r3, [r7, #12]
 800620a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800620c:	4a19      	ldr	r2, [pc, #100]	; (8006274 <HAL_UART_MspInit+0xa0>)
 800620e:	4b19      	ldr	r3, [pc, #100]	; (8006274 <HAL_UART_MspInit+0xa0>)
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	f043 0304 	orr.w	r3, r3, #4
 8006216:	6193      	str	r3, [r2, #24]
 8006218:	4b16      	ldr	r3, [pc, #88]	; (8006274 <HAL_UART_MspInit+0xa0>)
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	60bb      	str	r3, [r7, #8]
 8006222:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006224:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006228:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800622a:	2302      	movs	r3, #2
 800622c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800622e:	2303      	movs	r3, #3
 8006230:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006232:	f107 0310 	add.w	r3, r7, #16
 8006236:	4619      	mov	r1, r3
 8006238:	480f      	ldr	r0, [pc, #60]	; (8006278 <HAL_UART_MspInit+0xa4>)
 800623a:	f7fa f98f 	bl	800055c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800623e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006242:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006244:	2300      	movs	r3, #0
 8006246:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006248:	2300      	movs	r3, #0
 800624a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800624c:	f107 0310 	add.w	r3, r7, #16
 8006250:	4619      	mov	r1, r3
 8006252:	4809      	ldr	r0, [pc, #36]	; (8006278 <HAL_UART_MspInit+0xa4>)
 8006254:	f7fa f982 	bl	800055c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8006258:	2200      	movs	r2, #0
 800625a:	2100      	movs	r1, #0
 800625c:	2025      	movs	r0, #37	; 0x25
 800625e:	f7fa f8ca 	bl	80003f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8006262:	2025      	movs	r0, #37	; 0x25
 8006264:	f7fa f8e3 	bl	800042e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8006268:	bf00      	nop
 800626a:	3720      	adds	r7, #32
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40013800 	.word	0x40013800
 8006274:	40021000 	.word	0x40021000
 8006278:	40010800 	.word	0x40010800

0800627c <delay_cycles>:


#ifndef INLINE_DELAY

void delay_cycles(uint32_t cycles_count)
{
 800627c:	b490      	push	{r4, r7}
 800627e:	b082      	sub	sp, #8
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
#define _DELAY_CYCLES_GETTING_LATENCY (14 + 2) // 2 -  .
#define _DELAY_CYCLES_COUNT_PER_LOOP_MIN 5
    
    register uint32_t cycles_per_loop = _DELAY_CYCLES_COUNT_PER_LOOP_MIN;
 8006284:	2405      	movs	r4, #5
    
    if(FLASH->ACR & FLASH_ACR_PRFTBE){
 8006286:	4b0e      	ldr	r3, [pc, #56]	; (80062c0 <delay_cycles+0x44>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 0310 	and.w	r3, r3, #16
 800628e:	2b00      	cmp	r3, #0
 8006290:	d004      	beq.n	800629c <delay_cycles+0x20>
        cycles_per_loop += FLASH->ACR & FLASH_ACR_LATENCY;
 8006292:	4b0b      	ldr	r3, [pc, #44]	; (80062c0 <delay_cycles+0x44>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	441c      	add	r4, r3
    }
    
    if(cycles_count > _DELAY_CYCLES_GETTING_LATENCY){
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2b10      	cmp	r3, #16
 80062a0:	d908      	bls.n	80062b4 <delay_cycles+0x38>
        
        cycles_count -= _DELAY_CYCLES_GETTING_LATENCY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	3b10      	subs	r3, #16
 80062a6:	607b      	str	r3, [r7, #4]
        
        asm volatile(
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2200      	movs	r2, #0
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d201      	bcs.n	80062b4 <delay_cycles+0x38>
 80062b0:	4422      	add	r2, r4
 80062b2:	e7fb      	b.n	80062ac <delay_cycles+0x30>
            ::"r"(cycles_count), "r"(0), "r"(cycles_per_loop)
        );
    }
#undef _DELAY_CYCLES_COUNT_PER_LOOP_MIN
#undef _DELAY_CYCLES_GETTING_LATENCY
}
 80062b4:	bf00      	nop
 80062b6:	3708      	adds	r7, #8
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bc90      	pop	{r4, r7}
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40022000 	.word	0x40022000

080062c4 <delay_us>:
#undef _DELAY_NS_CALCULATING_CYCLES
}


void delay_us(uint32_t us)
{
 80062c4:	b590      	push	{r4, r7, lr}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
#define _DELAY_US_CALCULATING_CYCLES (21 + 2) // 2 -  .
    
    register uint32_t cycles_to_delay = SystemCoreClock / 1000000UL * us;
 80062cc:	4b09      	ldr	r3, [pc, #36]	; (80062f4 <delay_us+0x30>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a09      	ldr	r2, [pc, #36]	; (80062f8 <delay_us+0x34>)
 80062d2:	fba2 2303 	umull	r2, r3, r2, r3
 80062d6:	0c9b      	lsrs	r3, r3, #18
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	fb02 f403 	mul.w	r4, r2, r3
    
    if(cycles_to_delay > _DELAY_US_CALCULATING_CYCLES){
 80062de:	2c17      	cmp	r4, #23
 80062e0:	d903      	bls.n	80062ea <delay_us+0x26>
        cycles_to_delay -= _DELAY_US_CALCULATING_CYCLES;
 80062e2:	3c17      	subs	r4, #23
        delay_cycles(cycles_to_delay);
 80062e4:	4620      	mov	r0, r4
 80062e6:	f7ff ffc9 	bl	800627c <delay_cycles>
    }
#undef _DELAY_US_CALCULATING_CYCLES
}
 80062ea:	bf00      	nop
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd90      	pop	{r4, r7, pc}
 80062f2:	bf00      	nop
 80062f4:	2000008c 	.word	0x2000008c
 80062f8:	431bde83 	.word	0x431bde83

080062fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80062fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80062fe:	e003      	b.n	8006308 <LoopCopyDataInit>

08006300 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8006300:	4b0b      	ldr	r3, [pc, #44]	; (8006330 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8006302:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8006304:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8006306:	3104      	adds	r1, #4

08006308 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8006308:	480a      	ldr	r0, [pc, #40]	; (8006334 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800630a:	4b0b      	ldr	r3, [pc, #44]	; (8006338 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800630c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800630e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8006310:	d3f6      	bcc.n	8006300 <CopyDataInit>
  ldr r2, =_sbss
 8006312:	4a0a      	ldr	r2, [pc, #40]	; (800633c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8006314:	e002      	b.n	800631c <LoopFillZerobss>

08006316 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8006316:	2300      	movs	r3, #0
  str r3, [r2], #4
 8006318:	f842 3b04 	str.w	r3, [r2], #4

0800631c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800631c:	4b08      	ldr	r3, [pc, #32]	; (8006340 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800631e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8006320:	d3f9      	bcc.n	8006316 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006322:	f7ff fd65 	bl	8005df0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006326:	f000 f80f 	bl	8006348 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800632a:	f7fc fe7f 	bl	800302c <main>
  bx lr
 800632e:	4770      	bx	lr
  ldr r3, =_sidata
 8006330:	08006604 	.word	0x08006604
  ldr r0, =_sdata
 8006334:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8006338:	20000090 	.word	0x20000090
  ldr r2, =_sbss
 800633c:	20000090 	.word	0x20000090
  ldr r3, = _ebss
 8006340:	200003d4 	.word	0x200003d4

08006344 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006344:	e7fe      	b.n	8006344 <ADC1_2_IRQHandler>
	...

08006348 <__libc_init_array>:
 8006348:	b570      	push	{r4, r5, r6, lr}
 800634a:	2500      	movs	r5, #0
 800634c:	4e0c      	ldr	r6, [pc, #48]	; (8006380 <__libc_init_array+0x38>)
 800634e:	4c0d      	ldr	r4, [pc, #52]	; (8006384 <__libc_init_array+0x3c>)
 8006350:	1ba4      	subs	r4, r4, r6
 8006352:	10a4      	asrs	r4, r4, #2
 8006354:	42a5      	cmp	r5, r4
 8006356:	d109      	bne.n	800636c <__libc_init_array+0x24>
 8006358:	f000 f82e 	bl	80063b8 <_init>
 800635c:	2500      	movs	r5, #0
 800635e:	4e0a      	ldr	r6, [pc, #40]	; (8006388 <__libc_init_array+0x40>)
 8006360:	4c0a      	ldr	r4, [pc, #40]	; (800638c <__libc_init_array+0x44>)
 8006362:	1ba4      	subs	r4, r4, r6
 8006364:	10a4      	asrs	r4, r4, #2
 8006366:	42a5      	cmp	r5, r4
 8006368:	d105      	bne.n	8006376 <__libc_init_array+0x2e>
 800636a:	bd70      	pop	{r4, r5, r6, pc}
 800636c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006370:	4798      	blx	r3
 8006372:	3501      	adds	r5, #1
 8006374:	e7ee      	b.n	8006354 <__libc_init_array+0xc>
 8006376:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800637a:	4798      	blx	r3
 800637c:	3501      	adds	r5, #1
 800637e:	e7f2      	b.n	8006366 <__libc_init_array+0x1e>
 8006380:	080065fc 	.word	0x080065fc
 8006384:	080065fc 	.word	0x080065fc
 8006388:	080065fc 	.word	0x080065fc
 800638c:	08006600 	.word	0x08006600

08006390 <memcpy>:
 8006390:	b510      	push	{r4, lr}
 8006392:	1e43      	subs	r3, r0, #1
 8006394:	440a      	add	r2, r1
 8006396:	4291      	cmp	r1, r2
 8006398:	d100      	bne.n	800639c <memcpy+0xc>
 800639a:	bd10      	pop	{r4, pc}
 800639c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063a4:	e7f7      	b.n	8006396 <memcpy+0x6>

080063a6 <memset>:
 80063a6:	4603      	mov	r3, r0
 80063a8:	4402      	add	r2, r0
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d100      	bne.n	80063b0 <memset+0xa>
 80063ae:	4770      	bx	lr
 80063b0:	f803 1b01 	strb.w	r1, [r3], #1
 80063b4:	e7f9      	b.n	80063aa <memset+0x4>
	...

080063b8 <_init>:
 80063b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063ba:	bf00      	nop
 80063bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063be:	bc08      	pop	{r3}
 80063c0:	469e      	mov	lr, r3
 80063c2:	4770      	bx	lr

080063c4 <_fini>:
 80063c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063c6:	bf00      	nop
 80063c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ca:	bc08      	pop	{r3}
 80063cc:	469e      	mov	lr, r3
 80063ce:	4770      	bx	lr
