Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 21 19:51:49 2023
| Host         : LAPTOP-ASSSQ5HL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  299         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (299)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (626)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (299)
--------------------------
 There are 299 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (626)
--------------------------------------------------
 There are 626 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  648          inf        0.000                      0                  648           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           648 Endpoints
Min Delay           648 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.701ns  (logic 6.175ns (39.332%)  route 9.525ns (60.668%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 r  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 r  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 r  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.628    10.124    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.153    10.277 r  ssd/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716    11.993    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    15.700 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.700    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.648ns  (logic 6.211ns (39.690%)  route 9.437ns (60.310%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 r  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 r  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 r  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.593    10.089    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.152    10.241 r  ssd/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663    11.904    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    15.648 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.648    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.623ns  (logic 5.959ns (38.142%)  route 9.664ns (61.858%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 f  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 f  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 f  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 f  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.628    10.124    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.248 r  ssd/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.855    12.103    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.623 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.623    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.428ns  (logic 6.202ns (40.199%)  route 9.226ns (59.801%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 r  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 r  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 r  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.371     9.867    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.150    10.017 r  ssd/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    11.691    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    15.428 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.428    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.417ns  (logic 5.950ns (38.591%)  route 9.468ns (61.409%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 r  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 r  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 r  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.371     9.867    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.124     9.991 r  ssd/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.915    11.907    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.417 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.417    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.410ns  (logic 5.968ns (38.728%)  route 9.442ns (61.272%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 r  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 r  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 r  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.593    10.089    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.213 r  ssd/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668    11.881    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.410 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.410    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUOp_ID_EX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.353ns  (logic 5.970ns (38.888%)  route 9.382ns (61.112%))
  Logic Levels:           11  (CARRY4=3 FDRE=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  ALUOp_ID_EX_reg[0]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ALUOp_ID_EX_reg[0]/Q
                         net (fo=3, routed)           0.831     1.349    instr_EX/p_2_out_carry_0[0]
    SLICE_X3Y19          LUT5 (Prop_lut5_I1_O)        0.124     1.473 r  instr_EX/p_2_out_carry_i_1/O
                         net (fo=16, routed)          1.232     2.706    instr_EX/AluCtrl[0]
    SLICE_X4Y19          LUT5 (Prop_lut5_I3_O)        0.124     2.830 r  instr_EX/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     2.830    instr_EX/p_2_out_carry_i_4_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.380 r  instr_EX/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000     3.380    instr_EX/p_2_out_carry_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.494 r  instr_EX/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.494    instr_EX/p_2_out_carry__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.828 r  instr_EX/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.788     4.615    instr_EX/p_2_out[9]
    SLICE_X4Y24          LUT5 (Prop_lut5_I3_O)        0.303     4.918 r  instr_EX/ALURes_EX_MEM[9]_i_1/O
                         net (fo=3, routed)           1.537     6.455    ssd/D[9]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124     6.579 r  ssd/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.794     7.372    ssd/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124     7.496 r  ssd/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.092     9.588    ssd/digit__29[1]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.124     9.712 r  ssd/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.109    11.821    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.353 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.353    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 4.343ns (47.925%)  route 4.719ns (52.075%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  Instruction_IF_ID_reg[15]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_IF_ID_reg[15]/Q
                         net (fo=12, routed)          0.789     1.245    Instruction_IF_ID_reg_n_0_[15]
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.150     1.395 r  led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           3.931     5.325    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.737     9.063 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.063    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 4.105ns (47.291%)  route 4.576ns (52.709%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  Instruction_IF_ID_reg[15]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_IF_ID_reg[15]/Q
                         net (fo=12, routed)          0.789     1.245    Instruction_IF_ID_reg_n_0_[15]
    SLICE_X5Y21          LUT3 (Prop_lut3_I2_O)        0.124     1.369 r  led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           3.787     5.156    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.681 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.681    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.340ns (52.284%)  route 3.961ns (47.716%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE                         0.000     0.000 r  Instruction_IF_ID_reg[15]/C
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Instruction_IF_ID_reg[15]/Q
                         net (fo=12, routed)          1.308     1.764    Instruction_IF_ID_reg_n_0_[15]
    SLICE_X2Y18          LUT3 (Prop_lut3_I2_O)        0.150     1.914 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.652     4.567    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.734     8.300 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.300    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD2_EX_MEM_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_MEM/MemRam_reg_0_15_2_2/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[2]/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RD2_EX_MEM_reg[2]/Q
                         net (fo=1, routed)           0.059     0.187    instr_MEM/MemRam_reg_0_15_2_2/D
    SLICE_X6Y17          RAMS32                                       r  instr_MEM/MemRam_reg_0_15_2_2/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD2_EX_MEM_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_MEM/MemRam_reg_0_15_8_8/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[8]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RD2_EX_MEM_reg[8]/Q
                         net (fo=1, routed)           0.116     0.244    instr_MEM/MemRam_reg_0_15_8_8/D
    SLICE_X6Y21          RAMS32                                       r  instr_MEM/MemRam_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD2_EX_MEM_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_MEM/MemRam_reg_0_15_7_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[7]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  RD2_EX_MEM_reg[7]/Q
                         net (fo=1, routed)           0.119     0.247    instr_MEM/MemRam_reg_0_15_7_7/D
    SLICE_X6Y21          RAMS32                                       r  instr_MEM/MemRam_reg_0_15_7_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD2_EX_MEM_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_MEM/MemRam_reg_0_15_4_4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[4]/C
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RD2_EX_MEM_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    instr_MEM/MemRam_reg_0_15_4_4/D
    SLICE_X6Y17          RAMS32                                       r  instr_MEM/MemRam_reg_0_15_4_4/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD2_EX_MEM_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_MEM/MemRam_reg_0_15_10_10/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[10]/C
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RD2_EX_MEM_reg[10]/Q
                         net (fo=1, routed)           0.113     0.254    instr_MEM/MemRam_reg_0_15_10_10/D
    SLICE_X10Y21         RAMS32                                       r  instr_MEM/MemRam_reg_0_15_10_10/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCinc_IF_ID_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCinc_ID_EX_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  PCinc_IF_ID_reg[6]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCinc_IF_ID_reg[6]/Q
                         net (fo=1, routed)           0.113     0.254    PCinc_IF_ID[6]
    SLICE_X0Y20          FDRE                                         r  PCinc_ID_EX_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD2_EX_MEM_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_MEM/MemRam_reg_0_15_13_13/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE                         0.000     0.000 r  RD2_EX_MEM_reg[13]/C
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RD2_EX_MEM_reg[13]/Q
                         net (fo=1, routed)           0.113     0.254    instr_MEM/MemRam_reg_0_15_13_13/D
    SLICE_X6Y20          RAMS32                                       r  instr_MEM/MemRam_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCinc_IF_ID_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit_if/PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  PCinc_IF_ID_reg[15]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCinc_IF_ID_reg[15]/Q
                         net (fo=2, routed)           0.070     0.211    unit_if/PC_reg[15]_1[2]
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.256 r  unit_if/PC[15]_i_2/O
                         net (fo=1, routed)           0.000     0.256    unit_if/outMux2[15]
    SLICE_X0Y23          FDRE                                         r  unit_if/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCinc_IF_ID_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCinc_ID_EX_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE                         0.000     0.000 r  PCinc_IF_ID_reg[8]/C
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCinc_IF_ID_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    PCinc_IF_ID[8]
    SLICE_X0Y21          FDRE                                         r  PCinc_ID_EX_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PCinc_IF_ID_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PCinc_ID_EX_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  PCinc_IF_ID_reg[4]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PCinc_IF_ID_reg[4]/Q
                         net (fo=1, routed)           0.118     0.259    PCinc_IF_ID[4]
    SLICE_X0Y20          FDRE                                         r  PCinc_ID_EX_reg[4]/D
  -------------------------------------------------------------------    -------------------





