Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 18:17:35 2024
| Host         : DESKTOP-S7QFKVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     75          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (83)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (149)
5. checking no_input_delay (11)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (83)
-------------------------
 There are 75 register/latch pins with no clock driven by root clock pin: baudRateInst/baudClk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line92/rom/rom_addr_next_reg_rep/DOADO[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (149)
--------------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.428        0.000                      0                  469        0.262        0.000                      0                  469        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.428        0.000                      0                  469        0.262        0.000                      0                  469        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 2.146ns (24.075%)  route 6.768ns (75.925%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.622     5.143    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=109, routed)         1.583     7.183    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.307 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576/O
                         net (fo=1, routed)           0.000     7.307    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.857 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000     7.857    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.128 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=1, routed)           0.732     8.859    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X14Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.232 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_26/O
                         net (fo=9, routed)           0.909    10.141    nolabel_line92/vga_sync_unit/d[2]_2
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.265 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=8, routed)           1.077    11.342    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_21_n_0
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.466 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=9, routed)           1.629    13.094    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.218 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_5/O
                         net (fo=2, routed)           0.839    14.057    nolabel_line92/rom/ADDRARDADDR[6]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 2.146ns (24.075%)  route 6.768ns (75.925%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.622     5.143    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=109, routed)         1.583     7.183    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.307 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576/O
                         net (fo=1, routed)           0.000     7.307    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.857 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000     7.857    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.128 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=1, routed)           0.732     8.859    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X14Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.232 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_26/O
                         net (fo=9, routed)           0.909    10.141    nolabel_line92/vga_sync_unit/d[2]_2
    SLICE_X13Y38         LUT6 (Prop_lut6_I5_O)        0.124    10.265 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_21/O
                         net (fo=8, routed)           1.077    11.342    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_21_n_0
    SLICE_X10Y42         LUT3 (Prop_lut3_I0_O)        0.124    11.466 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_5/O
                         net (fo=9, routed)           1.629    13.094    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_5_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I4_O)        0.124    13.218 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_5/O
                         net (fo=2, routed)           0.839    14.057    nolabel_line92/rom/ADDRARDADDR[6]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 2.146ns (25.169%)  route 6.380ns (74.831%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.622     5.143    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=109, routed)         1.601     7.200    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.324 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_729/O
                         net (fo=1, routed)           0.000     7.324    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_729_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000     7.874    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_367_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.145 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_142/CO[0]
                         net (fo=1, routed)           0.578     8.723    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_142_n_3
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.373     9.096 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_47/O
                         net (fo=10, routed)          0.851     9.947    nolabel_line92/vga_sync_unit/d[12]_12
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124    10.071 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_15/O
                         net (fo=9, routed)           1.181    11.252    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.124    11.376 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_28/O
                         net (fo=1, routed)           1.159    12.535    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_28_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    12.659 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_7/O
                         net (fo=2, routed)           1.011    13.669    nolabel_line92/rom/ADDRARDADDR[4]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 2.146ns (25.169%)  route 6.380ns (74.831%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.622     5.143    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=109, routed)         1.601     7.200    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.124     7.324 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_729/O
                         net (fo=1, routed)           0.000     7.324    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_729_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.874 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000     7.874    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_367_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.145 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_142/CO[0]
                         net (fo=1, routed)           0.578     8.723    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_142_n_3
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.373     9.096 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_47/O
                         net (fo=10, routed)          0.851     9.947    nolabel_line92/vga_sync_unit/d[12]_12
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.124    10.071 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_15/O
                         net (fo=9, routed)           1.181    11.252    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_15_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I2_O)        0.124    11.376 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_28/O
                         net (fo=1, routed)           1.159    12.535    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_28_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124    12.659 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_7/O
                         net (fo=2, routed)           1.011    13.669    nolabel_line92/rom/ADDRARDADDR[4]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.669    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 2.146ns (25.470%)  route 6.280ns (74.530%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.622     5.143    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=109, routed)         1.583     7.183    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.307 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576/O
                         net (fo=1, routed)           0.000     7.307    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.857 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000     7.857    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.128 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=1, routed)           0.732     8.859    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X14Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.232 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_26/O
                         net (fo=9, routed)           1.288    10.521    nolabel_line92/vga_sync_unit/d[2]_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.645 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_63/O
                         net (fo=1, routed)           0.987    11.632    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_63_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.756 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_21/O
                         net (fo=1, routed)           0.747    12.502    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_21_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.626 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_4/O
                         net (fo=2, routed)           0.942    13.569    nolabel_line92/rom/ADDRARDADDR[7]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 2.146ns (25.470%)  route 6.280ns (74.530%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.622     5.143    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y29          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.456     5.599 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=109, routed)         1.583     7.183    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[2]
    SLICE_X15Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.307 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576/O
                         net (fo=1, routed)           0.000     7.307    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_576_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.857 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238/CO[3]
                         net (fo=1, routed)           0.000     7.857    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_238_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.128 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85/CO[0]
                         net (fo=1, routed)           0.732     8.859    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_85_n_3
    SLICE_X14Y27         LUT4 (Prop_lut4_I1_O)        0.373     9.232 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_26/O
                         net (fo=9, routed)           1.288    10.521    nolabel_line92/vga_sync_unit/d[2]_2
    SLICE_X13Y44         LUT6 (Prop_lut6_I3_O)        0.124    10.645 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_63/O
                         net (fo=1, routed)           0.987    11.632    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_63_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.124    11.756 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_21/O
                         net (fo=1, routed)           0.747    12.502    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_21_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.124    12.626 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_4/O
                         net (fo=2, routed)           0.942    13.569    nolabel_line92/rom/ADDRARDADDR[7]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.569    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 2.358ns (28.101%)  route 6.033ns (71.899%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=112, routed)         1.531     7.132    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_778/O
                         net (fo=1, routed)           0.000     7.256    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_778_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.788 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000     7.788    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_408_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.059 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_159/CO[0]
                         net (fo=1, routed)           0.873     8.932    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_159_n_3
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.373     9.305 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_53/O
                         net (fo=9, routed)           0.631     9.937    nolabel_line92/vga_sync_unit/d[18]_18
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=9, routed)           0.991    11.052    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_18_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.150    11.202 f  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_11/O
                         net (fo=5, routed)           1.064    12.266    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_11_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.328    12.594 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_1/O
                         net (fo=2, routed)           0.943    13.536    nolabel_line92/rom/ADDRARDADDR[10]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.391ns  (logic 2.358ns (28.101%)  route 6.033ns (71.899%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.624     5.145    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  nolabel_line92/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=112, routed)         1.531     7.132    nolabel_line92/vga_sync_unit/h_count_reg_reg[2]_0[0]
    SLICE_X11Y37         LUT2 (Prop_lut2_I0_O)        0.124     7.256 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_778/O
                         net (fo=1, routed)           0.000     7.256    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_778_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.788 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_408/CO[3]
                         net (fo=1, routed)           0.000     7.788    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_408_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.059 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_159/CO[0]
                         net (fo=1, routed)           0.873     8.932    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_159_n_3
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.373     9.305 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_53/O
                         net (fo=9, routed)           0.631     9.937    nolabel_line92/vga_sync_unit/d[18]_18
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_18/O
                         net (fo=9, routed)           0.991    11.052    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_18_n_0
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.150    11.202 f  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_11/O
                         net (fo=5, routed)           1.064    12.266    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_11_n_0
    SLICE_X8Y42          LUT6 (Prop_lut6_I3_O)        0.328    12.594 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_1/O
                         net (fo=2, routed)           0.943    13.536    nolabel_line92/rom/ADDRARDADDR[10]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.536    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.146ns (26.036%)  route 6.097ns (73.964%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     5.142    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  nolabel_line92/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=107, routed)         1.050     6.648    nolabel_line92/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.772 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_702/O
                         net (fo=1, routed)           0.000     6.772    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_702_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000     7.322    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_339_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.593 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_128/CO[0]
                         net (fo=1, routed)           0.782     8.376    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_128_n_3
    SLICE_X4Y33          LUT4 (Prop_lut4_I1_O)        0.373     8.749 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_42/O
                         net (fo=10, routed)          1.258    10.007    nolabel_line92/vga_sync_unit/d[11]_11
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.131 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_75/O
                         net (fo=1, routed)           1.179    11.310    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_75_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124    11.434 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_25/O
                         net (fo=1, routed)           0.885    12.319    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_25_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    12.443 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_6/O
                         net (fo=2, routed)           0.942    13.385    nolabel_line92/rom/ADDRARDADDR[5]
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 nolabel_line92/vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 2.146ns (26.036%)  route 6.097ns (73.964%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.621     5.142    nolabel_line92/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X4Y28          FDCE                                         r  nolabel_line92/vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.456     5.598 r  nolabel_line92/vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=107, routed)         1.050     6.648    nolabel_line92/vga_sync_unit/h_count_reg_reg_n_0_[3]
    SLICE_X0Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.772 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_702/O
                         net (fo=1, routed)           0.000     6.772    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_702_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.322 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_339/CO[3]
                         net (fo=1, routed)           0.000     7.322    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_339_n_0
    SLICE_X0Y32          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.593 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_128/CO[0]
                         net (fo=1, routed)           0.782     8.376    nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_128_n_3
    SLICE_X4Y33          LUT4 (Prop_lut4_I1_O)        0.373     8.749 r  nolabel_line92/vga_sync_unit/rgb_OBUF[11]_inst_i_42/O
                         net (fo=10, routed)          1.258    10.007    nolabel_line92/vga_sync_unit/d[11]_11
    SLICE_X5Y47          LUT6 (Prop_lut6_I3_O)        0.124    10.131 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_75/O
                         net (fo=1, routed)           1.179    11.310    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_75_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.124    11.434 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_25/O
                         net (fo=1, routed)           0.885    12.319    nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_25_n_0
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    12.443 r  nolabel_line92/vga_sync_unit/rom_addr_next_reg_i_6/O
                         net (fo=2, routed)           0.942    13.385    nolabel_line92/rom/ADDRARDADDR[5]
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.486    14.827    nolabel_line92/rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  nolabel_line92/rom/rom_addr_next_reg_rep/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.485    nolabel_line92/rom/rom_addr_next_reg_rep
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  1.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  baudRateInst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.703    baudRateInst/counter_reg[15]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[12]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  baudRateInst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y40         FDRE                                         r  baudRateInst/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudRateInst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[23]/Q
                         net (fo=2, routed)           0.118     1.703    baudRateInst/counter_reg[23]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[20]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  baudRateInst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudRateInst/counter_reg[23]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudRateInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     1.704    baudRateInst/counter_reg[27]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[24]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  baudRateInst/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudRateInst/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  baudRateInst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/counter_reg[31]/Q
                         net (fo=2, routed)           0.118     1.704    baudRateInst/counter_reg[31]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[28]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  baudRateInst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  baudRateInst/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    baudRateInst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.559     1.442    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudRateInst/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    baudRateInst/counter_reg[3]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  baudRateInst/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    baudRateInst/counter_reg[0]_i_2_n_4
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.827     1.954    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    baudRateInst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.560     1.443    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  baudRateInst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudRateInst/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.703    baudRateInst/counter_reg[11]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[8]_i_1_n_4
    SLICE_X35Y39         FDRE                                         r  baudRateInst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.956    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y39         FDRE                                         r  baudRateInst/counter_reg[11]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    baudRateInst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.560     1.443    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  baudRateInst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudRateInst/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    baudRateInst/counter_reg[7]
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudRateInst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudRateInst/counter_reg[4]_i_1_n_4
    SLICE_X35Y38         FDRE                                         r  baudRateInst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.829     1.956    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  baudRateInst/counter_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.105     1.548    baudRateInst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.561     1.444    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudRateInst/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.704    baudRateInst/counter_reg[19]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudRateInst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudRateInst/counter_reg[16]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.830     1.957    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y41         FDRE                                         r  baudRateInst/counter_reg[19]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    baudRateInst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudRateInst/baudClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/baudClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.562     1.445    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  baudRateInst/baudClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudRateInst/baudClk_reg/Q
                         net (fo=2, routed)           0.168     1.754    baudRateInst/baudClk
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  baudRateInst/baudClk_i_1/O
                         net (fo=1, routed)           0.000     1.799    baudRateInst/baudClk_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  baudRateInst/baudClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.831     1.958    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  baudRateInst/baudClk_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091     1.536    baudRateInst/baudClk_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 baudRateInst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudRateInst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.559     1.442    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudRateInst/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    baudRateInst/counter_reg[2]
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  baudRateInst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.815    baudRateInst/counter_reg[0]_i_2_n_5
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.827     1.954    baudRateInst/clk_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  baudRateInst/counter_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.105     1.547    baudRateInst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   nolabel_line92/rom/rom_addr_next_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   nolabel_line92/rom/rom_addr_next_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y49   lastInput_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y48    lastInput_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y49   lastInput_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y48    lastInput_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y49   lastInput_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y49   lastInput_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y47    lastInput_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y48    lastInput_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y49   lastInput_reg[4]/C



