INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/25_parin_parout/25_parin_parout.srcs/sources_1/new/parin_parout.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parin_parout'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/25_parin_parout/25_parin_parout.srcs/sim_1/new/parin_parout_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parin_parout_sim'
