// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="differentiate,hls_ip_2017_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=8.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.400000,HLS_SYN_LAT=77253,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=2,HLS_SYN_FF=962,HLS_SYN_LUT=694}" *)

module differentiate (
        ap_clk,
        ap_rst_n,
        res_V_address0,
        res_V_ce0,
        res_V_we0,
        res_V_d0,
        s_axi_diff_io_AWVALID,
        s_axi_diff_io_AWREADY,
        s_axi_diff_io_AWADDR,
        s_axi_diff_io_WVALID,
        s_axi_diff_io_WREADY,
        s_axi_diff_io_WDATA,
        s_axi_diff_io_WSTRB,
        s_axi_diff_io_ARVALID,
        s_axi_diff_io_ARREADY,
        s_axi_diff_io_ARADDR,
        s_axi_diff_io_RVALID,
        s_axi_diff_io_RREADY,
        s_axi_diff_io_RDATA,
        s_axi_diff_io_RRESP,
        s_axi_diff_io_BVALID,
        s_axi_diff_io_BREADY,
        s_axi_diff_io_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;
parameter    C_S_AXI_DIFF_IO_DATA_WIDTH = 32;
parameter    C_S_AXI_DIFF_IO_ADDR_WIDTH = 14;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_DIFF_IO_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [11:0] res_V_address0;
output   res_V_ce0;
output   res_V_we0;
output  [14:0] res_V_d0;
input   s_axi_diff_io_AWVALID;
output   s_axi_diff_io_AWREADY;
input  [C_S_AXI_DIFF_IO_ADDR_WIDTH - 1:0] s_axi_diff_io_AWADDR;
input   s_axi_diff_io_WVALID;
output   s_axi_diff_io_WREADY;
input  [C_S_AXI_DIFF_IO_DATA_WIDTH - 1:0] s_axi_diff_io_WDATA;
input  [C_S_AXI_DIFF_IO_WSTRB_WIDTH - 1:0] s_axi_diff_io_WSTRB;
input   s_axi_diff_io_ARVALID;
output   s_axi_diff_io_ARREADY;
input  [C_S_AXI_DIFF_IO_ADDR_WIDTH - 1:0] s_axi_diff_io_ARADDR;
output   s_axi_diff_io_RVALID;
input   s_axi_diff_io_RREADY;
output  [C_S_AXI_DIFF_IO_DATA_WIDTH - 1:0] s_axi_diff_io_RDATA;
output  [1:0] s_axi_diff_io_RRESP;
output   s_axi_diff_io_BVALID;
input   s_axi_diff_io_BREADY;
output  [1:0] s_axi_diff_io_BRESP;
output   interrupt;

reg res_V_ce0;
reg res_V_we0;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg   [11:0] img_address0;
reg    img_ce0;
wire   [7:0] img_q0;
reg   [3:0] window_V_address0;
reg    window_V_ce0;
wire   [2:0] window_V_q0;
wire   [5:0] tmp_fu_199_p2;
reg   [5:0] tmp_reg_472;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_193_p2;
wire    ap_CS_fsm_state3;
wire   [11:0] grp_fu_208_p2;
reg   [11:0] tmp_8_reg_483;
wire    ap_CS_fsm_state4;
wire   [12:0] j_cast4_cast_fu_214_p1;
reg   [12:0] j_cast4_cast_reg_488;
wire    ap_CS_fsm_state5;
wire   [12:0] tmp_2_cast_cast3_fu_230_p1;
reg   [12:0] tmp_2_cast_cast3_reg_496;
wire   [0:0] exitcond2_fu_218_p2;
reg   [11:0] res_V_addr_reg_501;
wire   [5:0] j_1_fu_248_p2;
reg   [5:0] j_1_reg_506;
wire   [12:0] tmp_9_2_cast_cast_fu_254_p1;
reg   [12:0] tmp_9_2_cast_cast_reg_511;
wire   [5:0] i_1_fu_258_p2;
wire    ap_CS_fsm_state6;
reg   [3:0] window_V_addr_1_reg_526;
reg   [3:0] window_V_addr_2_reg_531;
wire   [1:0] ii_1_fu_323_p2;
reg   [1:0] ii_1_reg_539;
wire   [12:0] tmp_16_fu_364_p2;
reg   [12:0] tmp_16_reg_544;
wire   [0:0] exitcond3_fu_317_p2;
wire   [12:0] tmp_17_fu_369_p2;
reg   [12:0] tmp_17_reg_549;
wire   [12:0] tmp_18_fu_374_p2;
reg   [12:0] tmp_18_reg_554;
wire   [14:0] tmp_6_fu_379_p2;
reg   [14:0] tmp_6_reg_559;
wire    ap_CS_fsm_state7;
reg  signed [2:0] window_V_load_reg_569;
wire    ap_CS_fsm_state8;
reg   [7:0] img_load_reg_579;
reg  signed [2:0] window_V_load_1_reg_584;
wire    ap_CS_fsm_state9;
reg   [7:0] img_load_1_reg_594;
reg   [2:0] window_V_load_2_reg_599;
reg   [7:0] img_load_2_reg_604;
wire    ap_CS_fsm_state10;
wire   [10:0] r_V_2_fu_403_p2;
reg  signed [10:0] r_V_2_reg_609;
wire    ap_CS_fsm_state11;
wire  signed [12:0] grp_fu_452_p3;
reg  signed [12:0] tmp_5_reg_614;
wire    ap_CS_fsm_state12;
wire   [14:0] temp_result_V_1_2_fu_430_p2;
wire    ap_CS_fsm_state13;
reg   [5:0] i_reg_147;
reg   [5:0] j_reg_159;
wire    ap_CS_fsm_state14;
reg   [14:0] p_s_reg_170;
reg   [1:0] ii_reg_182;
wire   [31:0] tmp_9_cast_fu_243_p1;
wire  signed [31:0] tmp_11_cast_fu_290_p1;
wire  signed [31:0] tmp_12_cast_fu_301_p1;
wire  signed [31:0] tmp_13_cast_fu_312_p1;
wire  signed [31:0] tmp_17_cast_fu_385_p1;
wire  signed [31:0] tmp_18_cast_fu_389_p1;
wire  signed [31:0] tmp_19_cast_fu_393_p1;
wire   [5:0] grp_fu_208_p0;
wire   [6:0] grp_fu_208_p1;
wire   [5:0] tmp_2_fu_224_p2;
wire   [11:0] tmp_2_cast_cast_fu_234_p1;
wire   [11:0] tmp_9_fu_238_p2;
wire   [3:0] tmp_s_fu_272_p3;
wire   [4:0] p_shl_cast_fu_280_p1;
wire   [4:0] ii_cast2_cast_fu_268_p1;
wire   [4:0] tmp_3_fu_284_p2;
wire   [4:0] tmp_10_fu_295_p2;
wire   [4:0] tmp_11_fu_306_p2;
wire   [5:0] ii_cast3_fu_264_p1;
wire   [5:0] sum_fu_329_p2;
wire   [11:0] tmp_13_fu_334_p3;
wire   [9:0] tmp_14_fu_346_p3;
wire   [12:0] p_shl1_cast_fu_342_p1;
wire   [12:0] p_shl2_cast_fu_354_p1;
wire   [12:0] tmp_15_fu_358_p2;
wire  signed [2:0] r_V_2_fu_403_p0;
wire   [7:0] r_V_2_fu_403_p1;
wire  signed [11:0] grp_fu_460_p3;
wire  signed [14:0] p_cast_fu_427_p1;
wire   [0:0] tmp_12_fu_436_p3;
wire   [7:0] grp_fu_452_p1;
wire   [7:0] grp_fu_460_p1;
reg   [13:0] ap_NS_fsm;
wire   [11:0] grp_fu_208_p00;
wire   [10:0] grp_fu_452_p10;
wire   [10:0] grp_fu_460_p10;
wire   [10:0] r_V_2_fu_403_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
end

differentiate_diff_io_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_DIFF_IO_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_DIFF_IO_DATA_WIDTH ))
differentiate_diff_io_s_axi_U(
    .AWVALID(s_axi_diff_io_AWVALID),
    .AWREADY(s_axi_diff_io_AWREADY),
    .AWADDR(s_axi_diff_io_AWADDR),
    .WVALID(s_axi_diff_io_WVALID),
    .WREADY(s_axi_diff_io_WREADY),
    .WDATA(s_axi_diff_io_WDATA),
    .WSTRB(s_axi_diff_io_WSTRB),
    .ARVALID(s_axi_diff_io_ARVALID),
    .ARREADY(s_axi_diff_io_ARREADY),
    .ARADDR(s_axi_diff_io_ARADDR),
    .RVALID(s_axi_diff_io_RVALID),
    .RREADY(s_axi_diff_io_RREADY),
    .RDATA(s_axi_diff_io_RDATA),
    .RRESP(s_axi_diff_io_RRESP),
    .BVALID(s_axi_diff_io_BVALID),
    .BREADY(s_axi_diff_io_BREADY),
    .BRESP(s_axi_diff_io_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .img_address0(img_address0),
    .img_ce0(img_ce0),
    .img_q0(img_q0),
    .window_V_address0(window_V_address0),
    .window_V_ce0(window_V_ce0),
    .window_V_q0(window_V_q0)
);

differentiate_mulbkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
differentiate_mulbkb_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_208_p0),
    .din1(grp_fu_208_p1),
    .ce(1'b1),
    .dout(grp_fu_208_p2)
);

differentiate_maccud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
differentiate_maccud_U1(
    .din0(window_V_load_reg_569),
    .din1(grp_fu_452_p1),
    .din2(grp_fu_460_p3),
    .dout(grp_fu_452_p3)
);

differentiate_macdEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
differentiate_macdEe_U2(
    .din0(window_V_load_1_reg_584),
    .din1(grp_fu_460_p1),
    .din2(r_V_2_reg_609),
    .dout(grp_fu_460_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond2_fu_218_p2 == 1'd1))) begin
        i_reg_147 <= i_1_fu_258_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_147 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ii_reg_182 <= ii_1_reg_539;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond2_fu_218_p2))) begin
        ii_reg_182 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        j_reg_159 <= j_1_reg_506;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_159 <= 6'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_s_reg_170 <= temp_result_V_1_2_fu_430_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond2_fu_218_p2))) begin
        p_s_reg_170 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ii_1_reg_539 <= ii_1_fu_323_p2;
        window_V_addr_1_reg_526 <= tmp_12_cast_fu_301_p1;
        window_V_addr_2_reg_531 <= tmp_13_cast_fu_312_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        img_load_1_reg_594 <= img_q0;
        window_V_load_2_reg_599 <= window_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        img_load_2_reg_604 <= img_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        img_load_reg_579 <= img_q0;
        window_V_load_1_reg_584 <= window_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond2_fu_218_p2))) begin
        j_1_reg_506 <= j_1_fu_248_p2;
        res_V_addr_reg_501 <= tmp_9_cast_fu_243_p1;
        tmp_2_cast_cast3_reg_496[5 : 0] <= tmp_2_cast_cast3_fu_230_p1[5 : 0];
        tmp_9_2_cast_cast_reg_511[5 : 0] <= tmp_9_2_cast_cast_fu_254_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_cast4_cast_reg_488[5 : 0] <= j_cast4_cast_fu_214_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_2_reg_609 <= r_V_2_fu_403_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd0 == exitcond3_fu_317_p2))) begin
        tmp_16_reg_544 <= tmp_16_fu_364_p2;
        tmp_17_reg_549 <= tmp_17_fu_369_p2;
        tmp_18_reg_554 <= tmp_18_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_5_reg_614 <= grp_fu_452_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == exitcond3_fu_317_p2))) begin
        tmp_6_reg_559 <= tmp_6_fu_379_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_8_reg_483 <= grp_fu_208_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_193_p2 == 1'd0))) begin
        tmp_reg_472 <= tmp_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        window_V_load_reg_569 <= window_V_q0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_193_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_193_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        img_address0 = tmp_19_cast_fu_393_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        img_address0 = tmp_18_cast_fu_389_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        img_address0 = tmp_17_cast_fu_385_p1;
    end else begin
        img_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state9))) begin
        img_ce0 = 1'b1;
    end else begin
        img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        res_V_ce0 = 1'b1;
    end else begin
        res_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        res_V_we0 = 1'b1;
    end else begin
        res_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        window_V_address0 = window_V_addr_2_reg_531;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        window_V_address0 = window_V_addr_1_reg_526;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        window_V_address0 = tmp_11_cast_fu_290_p1;
    end else begin
        window_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        window_V_ce0 = 1'b1;
    end else begin
        window_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond1_fu_193_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond2_fu_218_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'd1 == exitcond3_fu_317_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_193_p2 = ((i_reg_147 == 6'd63) ? 1'b1 : 1'b0);

assign exitcond2_fu_218_p2 = ((j_reg_159 == 6'd47) ? 1'b1 : 1'b0);

assign exitcond3_fu_317_p2 = ((ii_reg_182 == 2'd3) ? 1'b1 : 1'b0);

assign grp_fu_208_p0 = grp_fu_208_p00;

assign grp_fu_208_p00 = tmp_reg_472;

assign grp_fu_208_p1 = 12'd46;

assign grp_fu_452_p1 = grp_fu_452_p10;

assign grp_fu_452_p10 = img_load_reg_579;

assign grp_fu_460_p1 = grp_fu_460_p10;

assign grp_fu_460_p10 = img_load_1_reg_594;

assign i_1_fu_258_p2 = (i_reg_147 + 6'd1);

assign ii_1_fu_323_p2 = (ii_reg_182 + 2'd1);

assign ii_cast2_cast_fu_268_p1 = ii_reg_182;

assign ii_cast3_fu_264_p1 = ii_reg_182;

assign j_1_fu_248_p2 = (j_reg_159 + 6'd1);

assign j_cast4_cast_fu_214_p1 = j_reg_159;

assign p_cast_fu_427_p1 = tmp_5_reg_614;

assign p_shl1_cast_fu_342_p1 = tmp_13_fu_334_p3;

assign p_shl2_cast_fu_354_p1 = tmp_14_fu_346_p3;

assign p_shl_cast_fu_280_p1 = tmp_s_fu_272_p3;

assign r_V_2_fu_403_p0 = window_V_load_2_reg_599;

assign r_V_2_fu_403_p1 = r_V_2_fu_403_p10;

assign r_V_2_fu_403_p10 = img_load_2_reg_604;

assign r_V_2_fu_403_p2 = ($signed(r_V_2_fu_403_p0) * $signed({{1'b0}, {r_V_2_fu_403_p1}}));

assign res_V_address0 = res_V_addr_reg_501;

assign res_V_d0 = ((tmp_12_fu_436_p3[0:0] === 1'b1) ? tmp_6_reg_559 : p_s_reg_170);

assign sum_fu_329_p2 = (tmp_reg_472 + ii_cast3_fu_264_p1);

assign temp_result_V_1_2_fu_430_p2 = ($signed(p_cast_fu_427_p1) + $signed(p_s_reg_170));

assign tmp_10_fu_295_p2 = (tmp_3_fu_284_p2 + 5'd1);

assign tmp_11_cast_fu_290_p1 = $signed(tmp_3_fu_284_p2);

assign tmp_11_fu_306_p2 = (tmp_3_fu_284_p2 + 5'd2);

assign tmp_12_cast_fu_301_p1 = $signed(tmp_10_fu_295_p2);

assign tmp_12_fu_436_p3 = p_s_reg_170[32'd14];

assign tmp_13_cast_fu_312_p1 = $signed(tmp_11_fu_306_p2);

assign tmp_13_fu_334_p3 = {{sum_fu_329_p2}, {6'd0}};

assign tmp_14_fu_346_p3 = {{sum_fu_329_p2}, {4'd0}};

assign tmp_15_fu_358_p2 = (p_shl1_cast_fu_342_p1 - p_shl2_cast_fu_354_p1);

assign tmp_16_fu_364_p2 = (tmp_15_fu_358_p2 + tmp_2_cast_cast3_reg_496);

assign tmp_17_cast_fu_385_p1 = $signed(tmp_16_reg_544);

assign tmp_17_fu_369_p2 = (tmp_15_fu_358_p2 + j_cast4_cast_reg_488);

assign tmp_18_cast_fu_389_p1 = $signed(tmp_17_reg_549);

assign tmp_18_fu_374_p2 = (tmp_15_fu_358_p2 + tmp_9_2_cast_cast_reg_511);

assign tmp_19_cast_fu_393_p1 = $signed(tmp_18_reg_554);

assign tmp_2_cast_cast3_fu_230_p1 = tmp_2_fu_224_p2;

assign tmp_2_cast_cast_fu_234_p1 = tmp_2_fu_224_p2;

assign tmp_2_fu_224_p2 = ($signed(j_reg_159) + $signed(6'd63));

assign tmp_3_fu_284_p2 = (p_shl_cast_fu_280_p1 - ii_cast2_cast_fu_268_p1);

assign tmp_6_fu_379_p2 = (15'd0 - p_s_reg_170);

assign tmp_9_2_cast_cast_fu_254_p1 = j_1_fu_248_p2;

assign tmp_9_cast_fu_243_p1 = tmp_9_fu_238_p2;

assign tmp_9_fu_238_p2 = (tmp_8_reg_483 + tmp_2_cast_cast_fu_234_p1);

assign tmp_fu_199_p2 = ($signed(i_reg_147) + $signed(6'd63));

assign tmp_s_fu_272_p3 = {{ii_reg_182}, {2'd0}};

always @ (posedge ap_clk) begin
    j_cast4_cast_reg_488[12:6] <= 7'b0000000;
    tmp_2_cast_cast3_reg_496[12:6] <= 7'b0000000;
    tmp_9_2_cast_cast_reg_511[12:6] <= 7'b0000000;
end

endmodule //differentiate
