Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "control"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Gray
Safe Implementation                : Yes
CASE Implementation Style          : Full-Parallel
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================

Setting FSM Encoding Algorithm to : Gray


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/Card_Control/Card_control-VHDL/control-2.vhd" in Library work.
Entity <control> compiled.
Entity <control> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control>.
    Related source file is "C:/Users/Matze/Amiga/Hardwarehacks/gb_a1k_tk/Logik/Card_Control/Card_control-VHDL/control-2.vhd".
WARNING:Xst:647 - Input <OSC_CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <TCI40> is never assigned.
WARNING:Xst:647 - Input <CIOUT40> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <STERM_D1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RESETO_S> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RESETO_DELAY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RESETI_S1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RESETI_DELAY> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <LE_BS_SIG_D> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DSACK_D1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CLK30_SIG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BCLK060_SIG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BCLK040_SIG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <LE_BS_SIG> equivalent to <ATERM> has been removed
    Found finite state machine <FSM_0> for signal <DMA_SM>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 28                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | BCLK_SIG                  (rising_edge)        |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state0                                         |
    | Power Up State     | state0                                         |
    | Recovery State     | state0                                         |
    | Encoding           | gray                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <SIZING>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 27                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Clock              | CLK30_SM                  (falling_edge)       |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Recovery State     | idle                                           |
    | Encoding           | gray                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <SM030_N>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK30_SM                  (falling_edge)       |
    | Reset              | RSTI40_SIG                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Recovery State     | s1                                             |
    | Encoding           | gray                                           |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <PLL_S<0>>.
    Found 1-bit register for signal <PCLK>.
    Found 2-bit tristate buffer for signal <AL>.
    Found 1-bit tristate buffer for signal <AS30>.
    Found 1-bit tristate buffer for signal <DS30>.
    Found 1-bit tristate buffer for signal <RW30>.
    Found 2-bit tristate buffer for signal <SIZ30>.
    Found 1-bit tristate buffer for signal <RESET30>.
    Found 3-bit register for signal <IPL40>.
    Found 1-bit tristate buffer for signal <TA40>.
    Found 2-bit register for signal <AL_D>.
    Found 1-bit register for signal <AS30_SIG>.
    Found 1-bit register for signal <ATERM>.
    Found 1-bit register for signal <BCLK_SIG>.
    Found 1-bit register for signal <BCLK_SIG_D>.
    Found 1-bit register for signal <BGACK30_Q>.
    Found 1-bit register for signal <BR30_Q>.
    Found 1-bit register for signal <CLK30_D0>.
    Found 1-bit register for signal <CLK30_D1>.
    Found 1-bit register for signal <CLK_RAMC_SIG>.
    Found 1-bit register for signal <DATA_OE>.
    Found 1-bit register for signal <DS30_SIG>.
    Found 2-bit register for signal <DSACK_D0>.
    Found 1-bit register for signal <END_ACK>.
    Found 1-bit xor2 for signal <END_ACK$xor0000> created at line 368.
    Found 1-bit register for signal <END_SEND>.
    Found 1-bit register for signal <END_SEND_SAMPLED>.
    Found 2-bit up counter for signal <PLL_CLOCKDIV>.
    Found 1-bit register for signal <RESETI_S>.
    Found 1-bit register for signal <RSTI40_SIG>.
    Found 1-bit register for signal <RSTINT>.
    Found 1-bit register for signal <SCLK_SIG>.
    Found 2-bit register for signal <SIZ30_D>.
    Found 1-bit register for signal <START_ACK>.
    Found 1-bit register for signal <START_SEND>.
    Found 1-bit register for signal <START_SEND_SAMPLED>.
    Found 1-bit register for signal <STERM_D0>.
    Found 1-bit register for signal <TA40_SIG>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Xor(s).
	inferred  10 Tristate(s).
Unit <control> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 29
 1-bit register                                        : 26
 2-bit register                                        : 2
 3-bit register                                        : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 6
 2-bit tristate buffer                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <SM030_N/FSM> on signal <SM030_N[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s1    | 00
 s3    | 01
 s5    | 11
-------------------
Optimizing FSM <SIZING/FSM> on signal <SIZING[1:3]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 size_decode  | 001
 get_byte2    | 010
 get_byte1    | 111
 get_byte0    | 110
 get_low_word | 011
--------------------------
Optimizing FSM <DMA_SM/FSM> on signal <DMA_SM[1:4]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 state0  | 0000
 state1  | 0011
 state2  | 0110
 state3  | 0111
 state4  | 0001
 state5  | 0101
 state6  | 0100
 state7  | 0010
 state8  | 1100
 state9  | 1101
 state10 | 1111
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CLK_RAMC_SIG> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <PCLK> 

Optimizing unit <control> ...
  implementation constraint: INIT=r	 : SCLK_SIG
  implementation constraint: INIT=r	 : BCLK_SIG_D
  implementation constraint: INIT=r	 : AS30_SIG
  implementation constraint: INIT=r	 : SM030_N_FSM_FFd1
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd1
  implementation constraint: INIT=r	 : TA40_SIG
  implementation constraint: INIT=r	 : BCLK_SIG
  implementation constraint: INIT=r	 : DS30_SIG
  implementation constraint: INIT=s	 : SIZ30_D_0
  implementation constraint: INIT=s	 : AL_D_1
  implementation constraint: INIT=s	 : SIZ30_D_1
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd3
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd2
  implementation constraint: INIT=r	 : SIZING_FSM_FFd3
  implementation constraint: INIT=r	 : CLK_RAMC_SIG
  implementation constraint: INIT=r	 : CLK30_D0
  implementation constraint: INIT=r	 : CLK30_D1
  implementation constraint: INIT=r	 : RSTINT
  implementation constraint: INIT=r	 : RSTI40_SIG
  implementation constraint: INIT=s	 : AL_D_0
  implementation constraint: INIT=r	 : BR30_Q
  implementation constraint: INIT=r	 : PLL_CLOCKDIV_1
  implementation constraint: INIT=r	 : PLL_CLOCKDIV_0
  implementation constraint: INIT=r	 : ATERM
  implementation constraint: INIT=r	 : SIZING_FSM_FFd2
  implementation constraint: INIT=r	 : DMA_SM_FSM_FFd4
  implementation constraint: INIT=r	 : SM030_N_FSM_FFd2
  implementation constraint: INIT=r	 : SIZING_FSM_FFd1
  implementation constraint: INIT=r	 : BGACK30_Q

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : control.ngr
Top Level Output File Name         : control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 72

Cell Usage :
# BELS                             : 383
#      AND2                        : 109
#      AND3                        : 24
#      AND4                        : 8
#      GND                         : 1
#      INV                         : 160
#      OR2                         : 67
#      OR3                         : 9
#      VCC                         : 1
#      XOR2                        : 4
# FlipFlops/Latches                : 43
#      FD                          : 13
#      FDC                         : 12
#      FDCE                        : 7
#      FDP                         : 8
#      FDPE                        : 3
# IO Buffers                       : 69
#      IBUF                        : 30
#      IOBUFE                      : 1
#      OBUF                        : 29
#      OBUFE                       : 9
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.68 secs
 
--> 

Total memory usage is 293672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

