<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: G Pages: 1 -->
<svg width="7973pt" height="684pt"
 viewBox="0.00 0.00 7973.00 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-680 7969,-680 7969,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 7945,-8 7945,-8 7951,-8 7957,-14 7957,-20 7957,-20 7957,-656 7957,-656 7957,-662 7951,-668 7945,-668 7945,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="3982.5" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="3982.5" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 7937,-16 7937,-16 7943,-16 7949,-22 7949,-28 7949,-28 7949,-610 7949,-610 7949,-616 7943,-622 7937,-622 7937,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="3982.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="3982.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M7019,-24C7019,-24 7929,-24 7929,-24 7935,-24 7941,-30 7941,-36 7941,-36 7941,-380 7941,-380 7941,-386 7935,-392 7929,-392 7929,-392 7019,-392 7019,-392 7013,-392 7007,-386 7007,-380 7007,-380 7007,-36 7007,-36 7007,-30 7013,-24 7019,-24"/>
<text text-anchor="middle" x="7474" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="7474" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M7567,-147C7567,-147 7921,-147 7921,-147 7927,-147 7933,-153 7933,-159 7933,-159 7933,-334 7933,-334 7933,-340 7927,-346 7921,-346 7921,-346 7567,-346 7567,-346 7561,-346 7555,-340 7555,-334 7555,-334 7555,-159 7555,-159 7555,-153 7561,-147 7567,-147"/>
<text text-anchor="middle" x="7744" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="7744" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7575,-155C7575,-155 7728,-155 7728,-155 7734,-155 7740,-161 7740,-167 7740,-167 7740,-288 7740,-288 7740,-294 7734,-300 7728,-300 7728,-300 7575,-300 7575,-300 7569,-300 7563,-294 7563,-288 7563,-288 7563,-167 7563,-167 7563,-161 7569,-155 7575,-155"/>
<text text-anchor="middle" x="7651.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="7651.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7583,-163C7583,-163 7720,-163 7720,-163 7726,-163 7732,-169 7732,-175 7732,-175 7732,-242 7732,-242 7732,-248 7726,-254 7720,-254 7720,-254 7583,-254 7583,-254 7577,-254 7571,-248 7571,-242 7571,-242 7571,-175 7571,-175 7571,-169 7577,-163 7583,-163"/>
<text text-anchor="middle" x="7651.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7651.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M7760,-155C7760,-155 7913,-155 7913,-155 7919,-155 7925,-161 7925,-167 7925,-167 7925,-288 7925,-288 7925,-294 7919,-300 7913,-300 7913,-300 7760,-300 7760,-300 7754,-300 7748,-294 7748,-288 7748,-288 7748,-167 7748,-167 7748,-161 7754,-155 7760,-155"/>
<text text-anchor="middle" x="7836.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="7836.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M7768,-163C7768,-163 7905,-163 7905,-163 7911,-163 7917,-169 7917,-175 7917,-175 7917,-242 7917,-242 7917,-248 7911,-254 7905,-254 7905,-254 7768,-254 7768,-254 7762,-254 7756,-248 7756,-242 7756,-242 7756,-175 7756,-175 7756,-169 7762,-163 7768,-163"/>
<text text-anchor="middle" x="7836.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="7836.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M7229,-32C7229,-32 7399,-32 7399,-32 7405,-32 7411,-38 7411,-44 7411,-44 7411,-111 7411,-111 7411,-117 7405,-123 7399,-123 7399,-123 7229,-123 7229,-123 7223,-123 7217,-117 7217,-111 7217,-111 7217,-44 7217,-44 7217,-38 7223,-32 7229,-32"/>
<text text-anchor="middle" x="7314" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="7314" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7027,-32C7027,-32 7197,-32 7197,-32 7203,-32 7209,-38 7209,-44 7209,-44 7209,-111 7209,-111 7209,-117 7203,-123 7197,-123 7197,-123 7027,-123 7027,-123 7021,-123 7015,-117 7015,-111 7015,-111 7015,-44 7015,-44 7015,-38 7021,-32 7027,-32"/>
<text text-anchor="middle" x="7112" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="7112" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7442,-32C7442,-32 7612,-32 7612,-32 7618,-32 7624,-38 7624,-44 7624,-44 7624,-111 7624,-111 7624,-117 7618,-123 7612,-123 7612,-123 7442,-123 7442,-123 7436,-123 7430,-117 7430,-111 7430,-111 7430,-44 7430,-44 7430,-38 7436,-32 7442,-32"/>
<text text-anchor="middle" x="7527" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="7527" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M7649,-32C7649,-32 7819,-32 7819,-32 7825,-32 7831,-38 7831,-44 7831,-44 7831,-111 7831,-111 7831,-117 7825,-123 7819,-123 7819,-123 7649,-123 7649,-123 7643,-123 7637,-117 7637,-111 7637,-111 7637,-44 7637,-44 7637,-38 7643,-32 7649,-32"/>
<text text-anchor="middle" x="7734" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="7734" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M7245,-163C7245,-163 7535,-163 7535,-163 7541,-163 7547,-169 7547,-175 7547,-175 7547,-242 7547,-242 7547,-248 7541,-254 7535,-254 7535,-254 7245,-254 7245,-254 7239,-254 7233,-248 7233,-242 7233,-242 7233,-175 7233,-175 7233,-169 7239,-163 7245,-163"/>
<text text-anchor="middle" x="7390" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="7390" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M5135,-24C5135,-24 6045,-24 6045,-24 6051,-24 6057,-30 6057,-36 6057,-36 6057,-380 6057,-380 6057,-386 6051,-392 6045,-392 6045,-392 5135,-392 5135,-392 5129,-392 5123,-386 5123,-380 5123,-380 5123,-36 5123,-36 5123,-30 5129,-24 5135,-24"/>
<text text-anchor="middle" x="5590" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="5590" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust104"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M5683,-147C5683,-147 6037,-147 6037,-147 6043,-147 6049,-153 6049,-159 6049,-159 6049,-334 6049,-334 6049,-340 6043,-346 6037,-346 6037,-346 5683,-346 5683,-346 5677,-346 5671,-340 5671,-334 5671,-334 5671,-159 5671,-159 5671,-153 5677,-147 5683,-147"/>
<text text-anchor="middle" x="5860" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="5860" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust105" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust105"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5691,-155C5691,-155 5844,-155 5844,-155 5850,-155 5856,-161 5856,-167 5856,-167 5856,-288 5856,-288 5856,-294 5850,-300 5844,-300 5844,-300 5691,-300 5691,-300 5685,-300 5679,-294 5679,-288 5679,-288 5679,-167 5679,-167 5679,-161 5685,-155 5691,-155"/>
<text text-anchor="middle" x="5767.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="5767.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5699,-163C5699,-163 5836,-163 5836,-163 5842,-163 5848,-169 5848,-175 5848,-175 5848,-242 5848,-242 5848,-248 5842,-254 5836,-254 5836,-254 5699,-254 5699,-254 5693,-254 5687,-248 5687,-242 5687,-242 5687,-175 5687,-175 5687,-169 5693,-163 5699,-163"/>
<text text-anchor="middle" x="5767.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5767.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust108"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M5876,-155C5876,-155 6029,-155 6029,-155 6035,-155 6041,-161 6041,-167 6041,-167 6041,-288 6041,-288 6041,-294 6035,-300 6029,-300 6029,-300 5876,-300 5876,-300 5870,-300 5864,-294 5864,-288 5864,-288 5864,-167 5864,-167 5864,-161 5870,-155 5876,-155"/>
<text text-anchor="middle" x="5952.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5952.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust109"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M5884,-163C5884,-163 6021,-163 6021,-163 6027,-163 6033,-169 6033,-175 6033,-175 6033,-242 6033,-242 6033,-248 6027,-254 6021,-254 6021,-254 5884,-254 5884,-254 5878,-254 5872,-248 5872,-242 5872,-242 5872,-175 5872,-175 5872,-169 5878,-163 5884,-163"/>
<text text-anchor="middle" x="5952.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5952.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust175" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust175"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M5345,-32C5345,-32 5515,-32 5515,-32 5521,-32 5527,-38 5527,-44 5527,-44 5527,-111 5527,-111 5527,-117 5521,-123 5515,-123 5515,-123 5345,-123 5345,-123 5339,-123 5333,-117 5333,-111 5333,-111 5333,-44 5333,-44 5333,-38 5339,-32 5345,-32"/>
<text text-anchor="middle" x="5430" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="5430" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust181" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust181"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5143,-32C5143,-32 5313,-32 5313,-32 5319,-32 5325,-38 5325,-44 5325,-44 5325,-111 5325,-111 5325,-117 5319,-123 5313,-123 5313,-123 5143,-123 5143,-123 5137,-123 5131,-117 5131,-111 5131,-111 5131,-44 5131,-44 5131,-38 5137,-32 5143,-32"/>
<text text-anchor="middle" x="5228" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="5228" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5558,-32C5558,-32 5728,-32 5728,-32 5734,-32 5740,-38 5740,-44 5740,-44 5740,-111 5740,-111 5740,-117 5734,-123 5728,-123 5728,-123 5558,-123 5558,-123 5552,-123 5546,-117 5546,-111 5546,-111 5546,-44 5546,-44 5546,-38 5552,-32 5558,-32"/>
<text text-anchor="middle" x="5643" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="5643" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M5765,-32C5765,-32 5935,-32 5935,-32 5941,-32 5947,-38 5947,-44 5947,-44 5947,-111 5947,-111 5947,-117 5941,-123 5935,-123 5935,-123 5765,-123 5765,-123 5759,-123 5753,-117 5753,-111 5753,-111 5753,-44 5753,-44 5753,-38 5759,-32 5765,-32"/>
<text text-anchor="middle" x="5850" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="5850" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust199"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M5361,-163C5361,-163 5651,-163 5651,-163 5657,-163 5663,-169 5663,-175 5663,-175 5663,-242 5663,-242 5663,-248 5657,-254 5651,-254 5651,-254 5361,-254 5361,-254 5355,-254 5349,-248 5349,-242 5349,-242 5349,-175 5349,-175 5349,-169 5355,-163 5361,-163"/>
<text text-anchor="middle" x="5506" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="5506" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust201" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust201"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M6077,-24C6077,-24 6987,-24 6987,-24 6993,-24 6999,-30 6999,-36 6999,-36 6999,-380 6999,-380 6999,-386 6993,-392 6987,-392 6987,-392 6077,-392 6077,-392 6071,-392 6065,-386 6065,-380 6065,-380 6065,-36 6065,-36 6065,-30 6071,-24 6077,-24"/>
<text text-anchor="middle" x="6532" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="6532" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust202"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M6625,-147C6625,-147 6979,-147 6979,-147 6985,-147 6991,-153 6991,-159 6991,-159 6991,-334 6991,-334 6991,-340 6985,-346 6979,-346 6979,-346 6625,-346 6625,-346 6619,-346 6613,-340 6613,-334 6613,-334 6613,-159 6613,-159 6613,-153 6619,-147 6625,-147"/>
<text text-anchor="middle" x="6802" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="6802" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust203" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust203"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6633,-155C6633,-155 6786,-155 6786,-155 6792,-155 6798,-161 6798,-167 6798,-167 6798,-288 6798,-288 6798,-294 6792,-300 6786,-300 6786,-300 6633,-300 6633,-300 6627,-300 6621,-294 6621,-288 6621,-288 6621,-167 6621,-167 6621,-161 6627,-155 6633,-155"/>
<text text-anchor="middle" x="6709.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="6709.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust204" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust204"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6641,-163C6641,-163 6778,-163 6778,-163 6784,-163 6790,-169 6790,-175 6790,-175 6790,-242 6790,-242 6790,-248 6784,-254 6778,-254 6778,-254 6641,-254 6641,-254 6635,-254 6629,-248 6629,-242 6629,-242 6629,-175 6629,-175 6629,-169 6635,-163 6641,-163"/>
<text text-anchor="middle" x="6709.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6709.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust206"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M6818,-155C6818,-155 6971,-155 6971,-155 6977,-155 6983,-161 6983,-167 6983,-167 6983,-288 6983,-288 6983,-294 6977,-300 6971,-300 6971,-300 6818,-300 6818,-300 6812,-300 6806,-294 6806,-288 6806,-288 6806,-167 6806,-167 6806,-161 6812,-155 6818,-155"/>
<text text-anchor="middle" x="6894.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="6894.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust207"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M6826,-163C6826,-163 6963,-163 6963,-163 6969,-163 6975,-169 6975,-175 6975,-175 6975,-242 6975,-242 6975,-248 6969,-254 6963,-254 6963,-254 6826,-254 6826,-254 6820,-254 6814,-248 6814,-242 6814,-242 6814,-175 6814,-175 6814,-169 6820,-163 6826,-163"/>
<text text-anchor="middle" x="6894.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="6894.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust273" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust273"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M6287,-32C6287,-32 6457,-32 6457,-32 6463,-32 6469,-38 6469,-44 6469,-44 6469,-111 6469,-111 6469,-117 6463,-123 6457,-123 6457,-123 6287,-123 6287,-123 6281,-123 6275,-117 6275,-111 6275,-111 6275,-44 6275,-44 6275,-38 6281,-32 6287,-32"/>
<text text-anchor="middle" x="6372" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="6372" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust279" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust279"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6085,-32C6085,-32 6255,-32 6255,-32 6261,-32 6267,-38 6267,-44 6267,-44 6267,-111 6267,-111 6267,-117 6261,-123 6255,-123 6255,-123 6085,-123 6085,-123 6079,-123 6073,-117 6073,-111 6073,-111 6073,-44 6073,-44 6073,-38 6079,-32 6085,-32"/>
<text text-anchor="middle" x="6170" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="6170" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust285"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6500,-32C6500,-32 6670,-32 6670,-32 6676,-32 6682,-38 6682,-44 6682,-44 6682,-111 6682,-111 6682,-117 6676,-123 6670,-123 6670,-123 6500,-123 6500,-123 6494,-123 6488,-117 6488,-111 6488,-111 6488,-44 6488,-44 6488,-38 6494,-32 6500,-32"/>
<text text-anchor="middle" x="6585" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="6585" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust291" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust291"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M6707,-32C6707,-32 6877,-32 6877,-32 6883,-32 6889,-38 6889,-44 6889,-44 6889,-111 6889,-111 6889,-117 6883,-123 6877,-123 6877,-123 6707,-123 6707,-123 6701,-123 6695,-117 6695,-111 6695,-111 6695,-44 6695,-44 6695,-38 6701,-32 6707,-32"/>
<text text-anchor="middle" x="6792" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="6792" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust297"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M6303,-163C6303,-163 6593,-163 6593,-163 6599,-163 6605,-169 6605,-175 6605,-175 6605,-242 6605,-242 6605,-248 6599,-254 6593,-254 6593,-254 6303,-254 6303,-254 6297,-254 6291,-248 6291,-242 6291,-242 6291,-175 6291,-175 6291,-169 6297,-163 6303,-163"/>
<text text-anchor="middle" x="6448" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="6448" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust299"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 946,-24 946,-24 952,-24 958,-30 958,-36 958,-36 958,-380 958,-380 958,-386 952,-392 946,-392 946,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="491" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="491" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust300" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust300"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M584,-147C584,-147 938,-147 938,-147 944,-147 950,-153 950,-159 950,-159 950,-334 950,-334 950,-340 944,-346 938,-346 938,-346 584,-346 584,-346 578,-346 572,-340 572,-334 572,-334 572,-159 572,-159 572,-153 578,-147 584,-147"/>
<text text-anchor="middle" x="761" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="761" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust301"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M592,-155C592,-155 745,-155 745,-155 751,-155 757,-161 757,-167 757,-167 757,-288 757,-288 757,-294 751,-300 745,-300 745,-300 592,-300 592,-300 586,-300 580,-294 580,-288 580,-288 580,-167 580,-167 580,-161 586,-155 592,-155"/>
<text text-anchor="middle" x="668.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="668.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust302" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust302"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M600,-163C600,-163 737,-163 737,-163 743,-163 749,-169 749,-175 749,-175 749,-242 749,-242 749,-248 743,-254 737,-254 737,-254 600,-254 600,-254 594,-254 588,-248 588,-242 588,-242 588,-175 588,-175 588,-169 594,-163 600,-163"/>
<text text-anchor="middle" x="668.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="668.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust304" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust304"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M777,-155C777,-155 930,-155 930,-155 936,-155 942,-161 942,-167 942,-167 942,-288 942,-288 942,-294 936,-300 930,-300 930,-300 777,-300 777,-300 771,-300 765,-294 765,-288 765,-288 765,-167 765,-167 765,-161 771,-155 777,-155"/>
<text text-anchor="middle" x="853.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="853.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M785,-163C785,-163 922,-163 922,-163 928,-163 934,-169 934,-175 934,-175 934,-242 934,-242 934,-248 928,-254 922,-254 922,-254 785,-254 785,-254 779,-254 773,-248 773,-242 773,-242 773,-175 773,-175 773,-169 779,-163 785,-163"/>
<text text-anchor="middle" x="853.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="853.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust371" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust371"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M307,-32C307,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-111 489,-111 489,-117 483,-123 477,-123 477,-123 307,-123 307,-123 301,-123 295,-117 295,-111 295,-111 295,-44 295,-44 295,-38 301,-32 307,-32"/>
<text text-anchor="middle" x="392" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="392" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust377"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M76,-32C76,-32 246,-32 246,-32 252,-32 258,-38 258,-44 258,-44 258,-111 258,-111 258,-117 252,-123 246,-123 246,-123 76,-123 76,-123 70,-123 64,-117 64,-111 64,-111 64,-44 64,-44 64,-38 70,-32 76,-32"/>
<text text-anchor="middle" x="161" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="161" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust383" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust383"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M566,-32C566,-32 736,-32 736,-32 742,-32 748,-38 748,-44 748,-44 748,-111 748,-111 748,-117 742,-123 736,-123 736,-123 566,-123 566,-123 560,-123 554,-117 554,-111 554,-111 554,-44 554,-44 554,-38 560,-32 566,-32"/>
<text text-anchor="middle" x="651" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="651" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust389" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust389"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M768,-32C768,-32 938,-32 938,-32 944,-32 950,-38 950,-44 950,-44 950,-111 950,-111 950,-117 944,-123 938,-123 938,-123 768,-123 768,-123 762,-123 756,-117 756,-111 756,-111 756,-44 756,-44 756,-38 762,-32 768,-32"/>
<text text-anchor="middle" x="853" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="853" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust395" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust395"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M262,-163C262,-163 552,-163 552,-163 558,-163 564,-169 564,-175 564,-175 564,-242 564,-242 564,-248 558,-254 552,-254 552,-254 262,-254 262,-254 256,-254 250,-248 250,-242 250,-242 250,-175 250,-175 250,-169 256,-163 262,-163"/>
<text text-anchor="middle" x="407" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="407" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust397" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust397"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu4.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M978,-24C978,-24 1888,-24 1888,-24 1894,-24 1900,-30 1900,-36 1900,-36 1900,-380 1900,-380 1900,-386 1894,-392 1888,-392 1888,-392 978,-392 978,-392 972,-392 966,-386 966,-380 966,-380 966,-36 966,-36 966,-30 972,-24 978,-24"/>
<text text-anchor="middle" x="1433" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="1433" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust398"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1526,-147C1526,-147 1880,-147 1880,-147 1886,-147 1892,-153 1892,-159 1892,-159 1892,-334 1892,-334 1892,-340 1886,-346 1880,-346 1880,-346 1526,-346 1526,-346 1520,-346 1514,-340 1514,-334 1514,-334 1514,-159 1514,-159 1514,-153 1520,-147 1526,-147"/>
<text text-anchor="middle" x="1703" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1703" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust399" class="cluster">
<title>cluster_system_cpu4_mmu_itb</title>
<g id="a_clust399"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1534,-155C1534,-155 1687,-155 1687,-155 1693,-155 1699,-161 1699,-167 1699,-167 1699,-288 1699,-288 1699,-294 1693,-300 1687,-300 1687,-300 1534,-300 1534,-300 1528,-300 1522,-294 1522,-288 1522,-288 1522,-167 1522,-167 1522,-161 1528,-155 1534,-155"/>
<text text-anchor="middle" x="1610.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1610.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust400" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust400"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1542,-163C1542,-163 1679,-163 1679,-163 1685,-163 1691,-169 1691,-175 1691,-175 1691,-242 1691,-242 1691,-248 1685,-254 1679,-254 1679,-254 1542,-254 1542,-254 1536,-254 1530,-248 1530,-242 1530,-242 1530,-175 1530,-175 1530,-169 1536,-163 1542,-163"/>
<text text-anchor="middle" x="1610.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1610.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust402" class="cluster">
<title>cluster_system_cpu4_mmu_dtb</title>
<g id="a_clust402"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu4.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1719,-155C1719,-155 1872,-155 1872,-155 1878,-155 1884,-161 1884,-167 1884,-167 1884,-288 1884,-288 1884,-294 1878,-300 1872,-300 1872,-300 1719,-300 1719,-300 1713,-300 1707,-294 1707,-288 1707,-288 1707,-167 1707,-167 1707,-161 1713,-155 1719,-155"/>
<text text-anchor="middle" x="1795.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1795.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1727,-163C1727,-163 1864,-163 1864,-163 1870,-163 1876,-169 1876,-175 1876,-175 1876,-242 1876,-242 1876,-248 1870,-254 1864,-254 1864,-254 1727,-254 1727,-254 1721,-254 1715,-248 1715,-242 1715,-242 1715,-175 1715,-175 1715,-169 1721,-163 1727,-163"/>
<text text-anchor="middle" x="1795.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1795.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust469" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust469"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1249,-32C1249,-32 1419,-32 1419,-32 1425,-32 1431,-38 1431,-44 1431,-44 1431,-111 1431,-111 1431,-117 1425,-123 1419,-123 1419,-123 1249,-123 1249,-123 1243,-123 1237,-117 1237,-111 1237,-111 1237,-44 1237,-44 1237,-38 1243,-32 1249,-32"/>
<text text-anchor="middle" x="1334" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1334" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust475" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust475"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1018,-32C1018,-32 1188,-32 1188,-32 1194,-32 1200,-38 1200,-44 1200,-44 1200,-111 1200,-111 1200,-117 1194,-123 1188,-123 1188,-123 1018,-123 1018,-123 1012,-123 1006,-117 1006,-111 1006,-111 1006,-44 1006,-44 1006,-38 1012,-32 1018,-32"/>
<text text-anchor="middle" x="1103" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1103" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust481" class="cluster">
<title>cluster_system_cpu4_itb_walker_cache</title>
<g id="a_clust481"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1508,-32C1508,-32 1678,-32 1678,-32 1684,-32 1690,-38 1690,-44 1690,-44 1690,-111 1690,-111 1690,-117 1684,-123 1678,-123 1678,-123 1508,-123 1508,-123 1502,-123 1496,-117 1496,-111 1496,-111 1496,-44 1496,-44 1496,-38 1502,-32 1508,-32"/>
<text text-anchor="middle" x="1593" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1593" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust487" class="cluster">
<title>cluster_system_cpu4_dtb_walker_cache</title>
<g id="a_clust487"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu4.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1710,-32C1710,-32 1880,-32 1880,-32 1886,-32 1892,-38 1892,-44 1892,-44 1892,-111 1892,-111 1892,-117 1886,-123 1880,-123 1880,-123 1710,-123 1710,-123 1704,-123 1698,-117 1698,-111 1698,-111 1698,-44 1698,-44 1698,-38 1704,-32 1710,-32"/>
<text text-anchor="middle" x="1795" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1795" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust493" class="cluster">
<title>cluster_system_cpu4_interrupts</title>
<g id="a_clust493"><a xlink:title="clk_domain=system.cpu4.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1204,-163C1204,-163 1494,-163 1494,-163 1500,-163 1506,-169 1506,-175 1506,-175 1506,-242 1506,-242 1506,-248 1500,-254 1494,-254 1494,-254 1204,-254 1204,-254 1198,-254 1192,-248 1192,-242 1192,-242 1192,-175 1192,-175 1192,-169 1198,-163 1204,-163"/>
<text text-anchor="middle" x="1349" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1349" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust495"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu5.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1920,-24C1920,-24 2830,-24 2830,-24 2836,-24 2842,-30 2842,-36 2842,-36 2842,-380 2842,-380 2842,-386 2836,-392 2830,-392 2830,-392 1920,-392 1920,-392 1914,-392 1908,-386 1908,-380 1908,-380 1908,-36 1908,-36 1908,-30 1914,-24 1920,-24"/>
<text text-anchor="middle" x="2375" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="2375" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust496" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust496"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2468,-147C2468,-147 2822,-147 2822,-147 2828,-147 2834,-153 2834,-159 2834,-159 2834,-334 2834,-334 2834,-340 2828,-346 2822,-346 2822,-346 2468,-346 2468,-346 2462,-346 2456,-340 2456,-334 2456,-334 2456,-159 2456,-159 2456,-153 2462,-147 2468,-147"/>
<text text-anchor="middle" x="2645" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2645" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust497" class="cluster">
<title>cluster_system_cpu5_mmu_itb</title>
<g id="a_clust497"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2476,-155C2476,-155 2629,-155 2629,-155 2635,-155 2641,-161 2641,-167 2641,-167 2641,-288 2641,-288 2641,-294 2635,-300 2629,-300 2629,-300 2476,-300 2476,-300 2470,-300 2464,-294 2464,-288 2464,-288 2464,-167 2464,-167 2464,-161 2470,-155 2476,-155"/>
<text text-anchor="middle" x="2552.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2552.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust498" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust498"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2484,-163C2484,-163 2621,-163 2621,-163 2627,-163 2633,-169 2633,-175 2633,-175 2633,-242 2633,-242 2633,-248 2627,-254 2621,-254 2621,-254 2484,-254 2484,-254 2478,-254 2472,-248 2472,-242 2472,-242 2472,-175 2472,-175 2472,-169 2478,-163 2484,-163"/>
<text text-anchor="middle" x="2552.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2552.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu5_mmu_dtb</title>
<g id="a_clust500"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu5.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2661,-155C2661,-155 2814,-155 2814,-155 2820,-155 2826,-161 2826,-167 2826,-167 2826,-288 2826,-288 2826,-294 2820,-300 2814,-300 2814,-300 2661,-300 2661,-300 2655,-300 2649,-294 2649,-288 2649,-288 2649,-167 2649,-167 2649,-161 2655,-155 2661,-155"/>
<text text-anchor="middle" x="2737.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2737.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2669,-163C2669,-163 2806,-163 2806,-163 2812,-163 2818,-169 2818,-175 2818,-175 2818,-242 2818,-242 2818,-248 2812,-254 2806,-254 2806,-254 2669,-254 2669,-254 2663,-254 2657,-248 2657,-242 2657,-242 2657,-175 2657,-175 2657,-169 2663,-163 2669,-163"/>
<text text-anchor="middle" x="2737.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2737.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust567" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust567"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2191,-32C2191,-32 2361,-32 2361,-32 2367,-32 2373,-38 2373,-44 2373,-44 2373,-111 2373,-111 2373,-117 2367,-123 2361,-123 2361,-123 2191,-123 2191,-123 2185,-123 2179,-117 2179,-111 2179,-111 2179,-44 2179,-44 2179,-38 2185,-32 2191,-32"/>
<text text-anchor="middle" x="2276" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2276" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust573" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust573"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1960,-32C1960,-32 2130,-32 2130,-32 2136,-32 2142,-38 2142,-44 2142,-44 2142,-111 2142,-111 2142,-117 2136,-123 2130,-123 2130,-123 1960,-123 1960,-123 1954,-123 1948,-117 1948,-111 1948,-111 1948,-44 1948,-44 1948,-38 1954,-32 1960,-32"/>
<text text-anchor="middle" x="2045" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2045" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust579" class="cluster">
<title>cluster_system_cpu5_itb_walker_cache</title>
<g id="a_clust579"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2450,-32C2450,-32 2620,-32 2620,-32 2626,-32 2632,-38 2632,-44 2632,-44 2632,-111 2632,-111 2632,-117 2626,-123 2620,-123 2620,-123 2450,-123 2450,-123 2444,-123 2438,-117 2438,-111 2438,-111 2438,-44 2438,-44 2438,-38 2444,-32 2450,-32"/>
<text text-anchor="middle" x="2535" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2535" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu5_dtb_walker_cache</title>
<g id="a_clust585"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu5.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2652,-32C2652,-32 2822,-32 2822,-32 2828,-32 2834,-38 2834,-44 2834,-44 2834,-111 2834,-111 2834,-117 2828,-123 2822,-123 2822,-123 2652,-123 2652,-123 2646,-123 2640,-117 2640,-111 2640,-111 2640,-44 2640,-44 2640,-38 2646,-32 2652,-32"/>
<text text-anchor="middle" x="2737" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2737" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust591" class="cluster">
<title>cluster_system_cpu5_interrupts</title>
<g id="a_clust591"><a xlink:title="clk_domain=system.cpu5.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2146,-163C2146,-163 2436,-163 2436,-163 2442,-163 2448,-169 2448,-175 2448,-175 2448,-242 2448,-242 2448,-248 2442,-254 2436,-254 2436,-254 2146,-254 2146,-254 2140,-254 2134,-248 2134,-242 2134,-242 2134,-175 2134,-175 2134,-169 2140,-163 2146,-163"/>
<text text-anchor="middle" x="2291" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2291" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust593" class="cluster">
<title>cluster_system_cpu6</title>
<g id="a_clust593"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu6.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=6&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu6.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu6.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu6.interrupts&#10;isa=system.cpu6.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu6.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu6.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu6.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M4193,-24C4193,-24 5103,-24 5103,-24 5109,-24 5115,-30 5115,-36 5115,-36 5115,-380 5115,-380 5115,-386 5109,-392 5103,-392 5103,-392 4193,-392 4193,-392 4187,-392 4181,-386 4181,-380 4181,-380 4181,-36 4181,-36 4181,-30 4187,-24 4193,-24"/>
<text text-anchor="middle" x="4648" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu6 </text>
<text text-anchor="middle" x="4648" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust594" class="cluster">
<title>cluster_system_cpu6_mmu</title>
<g id="a_clust594"><a xlink:title="dtb=system.cpu6.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu6.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M4741,-147C4741,-147 5095,-147 5095,-147 5101,-147 5107,-153 5107,-159 5107,-159 5107,-334 5107,-334 5107,-340 5101,-346 5095,-346 5095,-346 4741,-346 4741,-346 4735,-346 4729,-340 4729,-334 4729,-334 4729,-159 4729,-159 4729,-153 4735,-147 4741,-147"/>
<text text-anchor="middle" x="4918" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4918" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu6_mmu_itb</title>
<g id="a_clust595"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4749,-155C4749,-155 4902,-155 4902,-155 4908,-155 4914,-161 4914,-167 4914,-167 4914,-288 4914,-288 4914,-294 4908,-300 4902,-300 4902,-300 4749,-300 4749,-300 4743,-300 4737,-294 4737,-288 4737,-288 4737,-167 4737,-167 4737,-161 4743,-155 4749,-155"/>
<text text-anchor="middle" x="4825.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="4825.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust596" class="cluster">
<title>cluster_system_cpu6_mmu_itb_walker</title>
<g id="a_clust596"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4757,-163C4757,-163 4894,-163 4894,-163 4900,-163 4906,-169 4906,-175 4906,-175 4906,-242 4906,-242 4906,-248 4900,-254 4894,-254 4894,-254 4757,-254 4757,-254 4751,-254 4745,-248 4745,-242 4745,-242 4745,-175 4745,-175 4745,-169 4751,-163 4757,-163"/>
<text text-anchor="middle" x="4825.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="4825.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust598" class="cluster">
<title>cluster_system_cpu6_mmu_dtb</title>
<g id="a_clust598"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu6.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M4934,-155C4934,-155 5087,-155 5087,-155 5093,-155 5099,-161 5099,-167 5099,-167 5099,-288 5099,-288 5099,-294 5093,-300 5087,-300 5087,-300 4934,-300 4934,-300 4928,-300 4922,-294 4922,-288 4922,-288 4922,-167 4922,-167 4922,-161 4928,-155 4934,-155"/>
<text text-anchor="middle" x="5010.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="5010.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust599" class="cluster">
<title>cluster_system_cpu6_mmu_dtb_walker</title>
<g id="a_clust599"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu6.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M4942,-163C4942,-163 5079,-163 5079,-163 5085,-163 5091,-169 5091,-175 5091,-175 5091,-242 5091,-242 5091,-248 5085,-254 5079,-254 5079,-254 4942,-254 4942,-254 4936,-254 4930,-248 4930,-242 4930,-242 4930,-175 4930,-175 4930,-169 4936,-163 4942,-163"/>
<text text-anchor="middle" x="5010.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="5010.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust665" class="cluster">
<title>cluster_system_cpu6_icache</title>
<g id="a_clust665"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M4403,-32C4403,-32 4573,-32 4573,-32 4579,-32 4585,-38 4585,-44 4585,-44 4585,-111 4585,-111 4585,-117 4579,-123 4573,-123 4573,-123 4403,-123 4403,-123 4397,-123 4391,-117 4391,-111 4391,-111 4391,-44 4391,-44 4391,-38 4397,-32 4403,-32"/>
<text text-anchor="middle" x="4488" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4488" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust671" class="cluster">
<title>cluster_system_cpu6_dcache</title>
<g id="a_clust671"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu6.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4201,-32C4201,-32 4371,-32 4371,-32 4377,-32 4383,-38 4383,-44 4383,-44 4383,-111 4383,-111 4383,-117 4377,-123 4371,-123 4371,-123 4201,-123 4201,-123 4195,-123 4189,-117 4189,-111 4189,-111 4189,-44 4189,-44 4189,-38 4195,-32 4201,-32"/>
<text text-anchor="middle" x="4286" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4286" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust677" class="cluster">
<title>cluster_system_cpu6_itb_walker_cache</title>
<g id="a_clust677"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4616,-32C4616,-32 4786,-32 4786,-32 4792,-32 4798,-38 4798,-44 4798,-44 4798,-111 4798,-111 4798,-117 4792,-123 4786,-123 4786,-123 4616,-123 4616,-123 4610,-123 4604,-117 4604,-111 4604,-111 4604,-44 4604,-44 4604,-38 4610,-32 4616,-32"/>
<text text-anchor="middle" x="4701" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="4701" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust683" class="cluster">
<title>cluster_system_cpu6_dtb_walker_cache</title>
<g id="a_clust683"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu6.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu6.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu6.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4823,-32C4823,-32 4993,-32 4993,-32 4999,-32 5005,-38 5005,-44 5005,-44 5005,-111 5005,-111 5005,-117 4999,-123 4993,-123 4993,-123 4823,-123 4823,-123 4817,-123 4811,-117 4811,-111 4811,-111 4811,-44 4811,-44 4811,-38 4817,-32 4823,-32"/>
<text text-anchor="middle" x="4908" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="4908" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu6_interrupts</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu6.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M4419,-163C4419,-163 4709,-163 4709,-163 4715,-163 4721,-169 4721,-175 4721,-175 4721,-242 4721,-242 4721,-248 4715,-254 4709,-254 4709,-254 4419,-254 4419,-254 4413,-254 4407,-248 4407,-242 4407,-242 4407,-175 4407,-175 4407,-169 4413,-163 4419,-163"/>
<text text-anchor="middle" x="4564" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="4564" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu7</title>
<g id="a_clust691"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu7.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=7&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu7.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu7.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu7.interrupts&#10;isa=system.cpu7.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu7.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu7.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu7.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2862,-24C2862,-24 3772,-24 3772,-24 3778,-24 3784,-30 3784,-36 3784,-36 3784,-380 3784,-380 3784,-386 3778,-392 3772,-392 3772,-392 2862,-392 2862,-392 2856,-392 2850,-386 2850,-380 2850,-380 2850,-36 2850,-36 2850,-30 2856,-24 2862,-24"/>
<text text-anchor="middle" x="3317" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu7 </text>
<text text-anchor="middle" x="3317" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust692" class="cluster">
<title>cluster_system_cpu7_mmu</title>
<g id="a_clust692"><a xlink:title="dtb=system.cpu7.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu7.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3410,-147C3410,-147 3764,-147 3764,-147 3770,-147 3776,-153 3776,-159 3776,-159 3776,-334 3776,-334 3776,-340 3770,-346 3764,-346 3764,-346 3410,-346 3410,-346 3404,-346 3398,-340 3398,-334 3398,-334 3398,-159 3398,-159 3398,-153 3404,-147 3410,-147"/>
<text text-anchor="middle" x="3587" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3587" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust693" class="cluster">
<title>cluster_system_cpu7_mmu_itb</title>
<g id="a_clust693"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3418,-155C3418,-155 3571,-155 3571,-155 3577,-155 3583,-161 3583,-167 3583,-167 3583,-288 3583,-288 3583,-294 3577,-300 3571,-300 3571,-300 3418,-300 3418,-300 3412,-300 3406,-294 3406,-288 3406,-288 3406,-167 3406,-167 3406,-161 3412,-155 3418,-155"/>
<text text-anchor="middle" x="3494.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3494.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust694" class="cluster">
<title>cluster_system_cpu7_mmu_itb_walker</title>
<g id="a_clust694"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3426,-163C3426,-163 3563,-163 3563,-163 3569,-163 3575,-169 3575,-175 3575,-175 3575,-242 3575,-242 3575,-248 3569,-254 3563,-254 3563,-254 3426,-254 3426,-254 3420,-254 3414,-248 3414,-242 3414,-242 3414,-175 3414,-175 3414,-169 3420,-163 3426,-163"/>
<text text-anchor="middle" x="3494.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3494.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust696" class="cluster">
<title>cluster_system_cpu7_mmu_dtb</title>
<g id="a_clust696"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu7.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3603,-155C3603,-155 3756,-155 3756,-155 3762,-155 3768,-161 3768,-167 3768,-167 3768,-288 3768,-288 3768,-294 3762,-300 3756,-300 3756,-300 3603,-300 3603,-300 3597,-300 3591,-294 3591,-288 3591,-288 3591,-167 3591,-167 3591,-161 3597,-155 3603,-155"/>
<text text-anchor="middle" x="3679.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3679.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust697" class="cluster">
<title>cluster_system_cpu7_mmu_dtb_walker</title>
<g id="a_clust697"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu7.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3611,-163C3611,-163 3748,-163 3748,-163 3754,-163 3760,-169 3760,-175 3760,-175 3760,-242 3760,-242 3760,-248 3754,-254 3748,-254 3748,-254 3611,-254 3611,-254 3605,-254 3599,-248 3599,-242 3599,-242 3599,-175 3599,-175 3599,-169 3605,-163 3611,-163"/>
<text text-anchor="middle" x="3679.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3679.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust763" class="cluster">
<title>cluster_system_cpu7_icache</title>
<g id="a_clust763"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3133,-32C3133,-32 3303,-32 3303,-32 3309,-32 3315,-38 3315,-44 3315,-44 3315,-111 3315,-111 3315,-117 3309,-123 3303,-123 3303,-123 3133,-123 3133,-123 3127,-123 3121,-117 3121,-111 3121,-111 3121,-44 3121,-44 3121,-38 3127,-32 3133,-32"/>
<text text-anchor="middle" x="3218" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3218" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust769" class="cluster">
<title>cluster_system_cpu7_dcache</title>
<g id="a_clust769"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu7.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2902,-32C2902,-32 3072,-32 3072,-32 3078,-32 3084,-38 3084,-44 3084,-44 3084,-111 3084,-111 3084,-117 3078,-123 3072,-123 3072,-123 2902,-123 2902,-123 2896,-123 2890,-117 2890,-111 2890,-111 2890,-44 2890,-44 2890,-38 2896,-32 2902,-32"/>
<text text-anchor="middle" x="2987" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2987" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust775" class="cluster">
<title>cluster_system_cpu7_itb_walker_cache</title>
<g id="a_clust775"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3392,-32C3392,-32 3562,-32 3562,-32 3568,-32 3574,-38 3574,-44 3574,-44 3574,-111 3574,-111 3574,-117 3568,-123 3562,-123 3562,-123 3392,-123 3392,-123 3386,-123 3380,-117 3380,-111 3380,-111 3380,-44 3380,-44 3380,-38 3386,-32 3392,-32"/>
<text text-anchor="middle" x="3477" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3477" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust781" class="cluster">
<title>cluster_system_cpu7_dtb_walker_cache</title>
<g id="a_clust781"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu7.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu7.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu7.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3594,-32C3594,-32 3764,-32 3764,-32 3770,-32 3776,-38 3776,-44 3776,-44 3776,-111 3776,-111 3776,-117 3770,-123 3764,-123 3764,-123 3594,-123 3594,-123 3588,-123 3582,-117 3582,-111 3582,-111 3582,-44 3582,-44 3582,-38 3588,-32 3594,-32"/>
<text text-anchor="middle" x="3679" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3679" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust787" class="cluster">
<title>cluster_system_cpu7_interrupts</title>
<g id="a_clust787"><a xlink:title="clk_domain=system.cpu7.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3088,-163C3088,-163 3378,-163 3378,-163 3384,-163 3390,-169 3390,-175 3390,-175 3390,-242 3390,-242 3390,-248 3384,-254 3378,-254 3378,-254 3088,-254 3088,-254 3082,-254 3076,-248 3076,-242 3076,-242 3076,-175 3076,-175 3076,-169 3082,-163 3088,-163"/>
<text text-anchor="middle" x="3233" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3233" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust793" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust793"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3687,-400C3687,-400 3939,-400 3939,-400 3945,-400 3951,-406 3951,-412 3951,-412 3951,-479 3951,-479 3951,-485 3945,-491 3939,-491 3939,-491 3687,-491 3687,-491 3681,-491 3675,-485 3675,-479 3675,-479 3675,-412 3675,-412 3675,-406 3681,-400 3687,-400"/>
<text text-anchor="middle" x="3813" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3813" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust796" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust796"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3885,-32C3885,-32 4055,-32 4055,-32 4061,-32 4067,-38 4067,-44 4067,-44 4067,-111 4067,-111 4067,-117 4061,-123 4055,-123 4055,-123 3885,-123 3885,-123 3879,-123 3873,-117 3873,-111 3873,-111 3873,-44 3873,-44 3873,-38 3879,-32 3885,-32"/>
<text text-anchor="middle" x="3970" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="3970" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust802" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust802"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3909,-163C3909,-163 4161,-163 4161,-163 4167,-163 4173,-169 4173,-175 4173,-175 4173,-242 4173,-242 4173,-248 4167,-254 4161,-254 4161,-254 3909,-254 3909,-254 3903,-254 3897,-248 3897,-242 3897,-242 3897,-175 3897,-175 3897,-169 3903,-163 3909,-163"/>
<text text-anchor="middle" x="4035" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4035" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust805" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust805"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3814,-163C3814,-163 3877,-163 3877,-163 3883,-163 3889,-169 3889,-175 3889,-175 3889,-242 3889,-242 3889,-248 3883,-254 3877,-254 3877,-254 3814,-254 3814,-254 3808,-254 3802,-248 3802,-242 3802,-242 3802,-175 3802,-175 3802,-169 3808,-163 3814,-163"/>
<text text-anchor="middle" x="3845.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3845.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3849,-539.5C3849,-539.5 3921,-539.5 3921,-539.5 3927,-539.5 3933,-545.5 3933,-551.5 3933,-551.5 3933,-563.5 3933,-563.5 3933,-569.5 3927,-575.5 3921,-575.5 3921,-575.5 3849,-575.5 3849,-575.5 3843,-575.5 3837,-569.5 3837,-563.5 3837,-563.5 3837,-551.5 3837,-551.5 3837,-545.5 3843,-539.5 3849,-539.5"/>
<text text-anchor="middle" x="3885" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node122" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3839,-408.5C3839,-408.5 3931,-408.5 3931,-408.5 3937,-408.5 3943,-414.5 3943,-420.5 3943,-420.5 3943,-432.5 3943,-432.5 3943,-438.5 3937,-444.5 3931,-444.5 3931,-444.5 3839,-444.5 3839,-444.5 3833,-444.5 3827,-438.5 3827,-432.5 3827,-432.5 3827,-420.5 3827,-420.5 3827,-414.5 3833,-408.5 3839,-408.5"/>
<text text-anchor="middle" x="3885" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="#000000" d="M3885,-539.285C3885,-517.3856 3885,-480.3861 3885,-454.7663"/>
<polygon fill="#000000" stroke="#000000" points="3888.5001,-454.5603 3885,-444.5603 3881.5001,-454.5603 3888.5001,-454.5603"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M7143,-171.5C7143,-171.5 7211,-171.5 7211,-171.5 7217,-171.5 7223,-177.5 7223,-183.5 7223,-183.5 7223,-195.5 7223,-195.5 7223,-201.5 7217,-207.5 7211,-207.5 7211,-207.5 7143,-207.5 7143,-207.5 7137,-207.5 7131,-201.5 7131,-195.5 7131,-195.5 7131,-183.5 7131,-183.5 7131,-177.5 7137,-171.5 7143,-171.5"/>
<text text-anchor="middle" x="7177" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7339,-40.5C7339,-40.5 7391,-40.5 7391,-40.5 7397,-40.5 7403,-46.5 7403,-52.5 7403,-52.5 7403,-64.5 7403,-64.5 7403,-70.5 7397,-76.5 7391,-76.5 7391,-76.5 7339,-76.5 7339,-76.5 7333,-76.5 7327,-70.5 7327,-64.5 7327,-64.5 7327,-52.5 7327,-52.5 7327,-46.5 7333,-40.5 7339,-40.5"/>
<text text-anchor="middle" x="7365" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7195.3708,-171.2426C7204.7563,-162.8042 7216.7606,-153.2836 7229,-147 7265.4461,-128.289 7284.2391,-146.2082 7318,-123 7331.8228,-113.4978 7343.0828,-98.5584 7351.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="7354.1647,-87.1631 7356.1475,-76.7554 7348.1072,-83.6549 7354.1647,-87.1631"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M7027,-171.5C7027,-171.5 7101,-171.5 7101,-171.5 7107,-171.5 7113,-177.5 7113,-183.5 7113,-183.5 7113,-195.5 7113,-195.5 7113,-201.5 7107,-207.5 7101,-207.5 7101,-207.5 7027,-207.5 7027,-207.5 7021,-207.5 7015,-201.5 7015,-195.5 7015,-195.5 7015,-183.5 7015,-183.5 7015,-177.5 7021,-171.5 7027,-171.5"/>
<text text-anchor="middle" x="7064" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7137,-40.5C7137,-40.5 7189,-40.5 7189,-40.5 7195,-40.5 7201,-46.5 7201,-52.5 7201,-52.5 7201,-64.5 7201,-64.5 7201,-70.5 7195,-76.5 7189,-76.5 7189,-76.5 7137,-76.5 7137,-76.5 7131,-76.5 7125,-70.5 7125,-64.5 7125,-64.5 7125,-52.5 7125,-52.5 7125,-46.5 7131,-40.5 7137,-40.5"/>
<text text-anchor="middle" x="7163" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7078.5148,-171.2823C7089.0386,-157.9906 7103.5488,-139.4922 7116,-123 7125.4051,-110.5426 7135.6343,-96.5585 7144.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="7146.9809,-86.8496 7149.9943,-76.6923 7141.3044,-82.7534 7146.9809,-86.8496"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7591,-171.5C7591,-171.5 7621,-171.5 7621,-171.5 7627,-171.5 7633,-177.5 7633,-183.5 7633,-183.5 7633,-195.5 7633,-195.5 7633,-201.5 7627,-207.5 7621,-207.5 7621,-207.5 7591,-207.5 7591,-207.5 7585,-207.5 7579,-201.5 7579,-195.5 7579,-195.5 7579,-183.5 7579,-183.5 7579,-177.5 7585,-171.5 7591,-171.5"/>
<text text-anchor="middle" x="7606" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7552,-40.5C7552,-40.5 7604,-40.5 7604,-40.5 7610,-40.5 7616,-46.5 7616,-52.5 7616,-52.5 7616,-64.5 7616,-64.5 7616,-70.5 7610,-76.5 7604,-76.5 7604,-76.5 7552,-76.5 7552,-76.5 7546,-76.5 7540,-70.5 7540,-64.5 7540,-64.5 7540,-52.5 7540,-52.5 7540,-46.5 7546,-40.5 7552,-40.5"/>
<text text-anchor="middle" x="7578" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7602.1067,-171.285C7597.405,-149.2878 7589.447,-112.0554 7583.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="7587.3732,-85.6078 7581.8602,-76.5603 7580.5278,-87.071 7587.3732,-85.6078"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M7776,-171.5C7776,-171.5 7806,-171.5 7806,-171.5 7812,-171.5 7818,-177.5 7818,-183.5 7818,-183.5 7818,-195.5 7818,-195.5 7818,-201.5 7812,-207.5 7806,-207.5 7806,-207.5 7776,-207.5 7776,-207.5 7770,-207.5 7764,-201.5 7764,-195.5 7764,-195.5 7764,-183.5 7764,-183.5 7764,-177.5 7770,-171.5 7776,-171.5"/>
<text text-anchor="middle" x="7791" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M7759,-40.5C7759,-40.5 7811,-40.5 7811,-40.5 7817,-40.5 7823,-46.5 7823,-52.5 7823,-52.5 7823,-64.5 7823,-64.5 7823,-70.5 7817,-76.5 7811,-76.5 7811,-76.5 7759,-76.5 7759,-76.5 7753,-76.5 7747,-70.5 7747,-64.5 7747,-64.5 7747,-52.5 7747,-52.5 7747,-46.5 7753,-40.5 7759,-40.5"/>
<text text-anchor="middle" x="7785" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M7790.1657,-171.285C7789.1627,-149.3856 7787.4681,-112.3861 7786.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="7789.7812,-86.3896 7785.8272,-76.5603 7782.7885,-86.71 7789.7812,-86.3896"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7237,-40.5C7237,-40.5 7297,-40.5 7297,-40.5 7303,-40.5 7309,-46.5 7309,-52.5 7309,-52.5 7309,-64.5 7309,-64.5 7309,-70.5 7303,-76.5 7297,-76.5 7297,-76.5 7237,-76.5 7237,-76.5 7231,-76.5 7225,-70.5 7225,-64.5 7225,-64.5 7225,-52.5 7225,-52.5 7225,-46.5 7231,-40.5 7237,-40.5"/>
<text text-anchor="middle" x="7267" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7035,-40.5C7035,-40.5 7095,-40.5 7095,-40.5 7101,-40.5 7107,-46.5 7107,-52.5 7107,-52.5 7107,-64.5 7107,-64.5 7107,-70.5 7101,-76.5 7095,-76.5 7095,-76.5 7035,-76.5 7035,-76.5 7029,-76.5 7023,-70.5 7023,-64.5 7023,-64.5 7023,-52.5 7023,-52.5 7023,-46.5 7029,-40.5 7035,-40.5"/>
<text text-anchor="middle" x="7065" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7450,-40.5C7450,-40.5 7510,-40.5 7510,-40.5 7516,-40.5 7522,-46.5 7522,-52.5 7522,-52.5 7522,-64.5 7522,-64.5 7522,-70.5 7516,-76.5 7510,-76.5 7510,-76.5 7450,-76.5 7450,-76.5 7444,-76.5 7438,-70.5 7438,-64.5 7438,-64.5 7438,-52.5 7438,-52.5 7438,-46.5 7444,-40.5 7450,-40.5"/>
<text text-anchor="middle" x="7480" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M7657,-40.5C7657,-40.5 7717,-40.5 7717,-40.5 7723,-40.5 7729,-46.5 7729,-52.5 7729,-52.5 7729,-64.5 7729,-64.5 7729,-70.5 7723,-76.5 7717,-76.5 7717,-76.5 7657,-76.5 7657,-76.5 7651,-76.5 7645,-70.5 7645,-64.5 7645,-64.5 7645,-52.5 7645,-52.5 7645,-46.5 7651,-40.5 7657,-40.5"/>
<text text-anchor="middle" x="7687" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M7449.5,-171.5C7449.5,-171.5 7526.5,-171.5 7526.5,-171.5 7532.5,-171.5 7538.5,-177.5 7538.5,-183.5 7538.5,-183.5 7538.5,-195.5 7538.5,-195.5 7538.5,-201.5 7532.5,-207.5 7526.5,-207.5 7526.5,-207.5 7449.5,-207.5 7449.5,-207.5 7443.5,-207.5 7437.5,-201.5 7437.5,-195.5 7437.5,-195.5 7437.5,-183.5 7437.5,-183.5 7437.5,-177.5 7443.5,-171.5 7449.5,-171.5"/>
<text text-anchor="middle" x="7488" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M7325,-171.5C7325,-171.5 7407,-171.5 7407,-171.5 7413,-171.5 7419,-177.5 7419,-183.5 7419,-183.5 7419,-195.5 7419,-195.5 7419,-201.5 7413,-207.5 7407,-207.5 7407,-207.5 7325,-207.5 7325,-207.5 7319,-207.5 7313,-201.5 7313,-195.5 7313,-195.5 7313,-183.5 7313,-183.5 7313,-177.5 7319,-171.5 7325,-171.5"/>
<text text-anchor="middle" x="7366" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M7253,-171.5C7253,-171.5 7283,-171.5 7283,-171.5 7289,-171.5 7295,-177.5 7295,-183.5 7295,-183.5 7295,-195.5 7295,-195.5 7295,-201.5 7289,-207.5 7283,-207.5 7283,-207.5 7253,-207.5 7253,-207.5 7247,-207.5 7241,-201.5 7241,-195.5 7241,-195.5 7241,-183.5 7241,-183.5 7241,-177.5 7247,-171.5 7253,-171.5"/>
<text text-anchor="middle" x="7268" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M5259,-171.5C5259,-171.5 5327,-171.5 5327,-171.5 5333,-171.5 5339,-177.5 5339,-183.5 5339,-183.5 5339,-195.5 5339,-195.5 5339,-201.5 5333,-207.5 5327,-207.5 5327,-207.5 5259,-207.5 5259,-207.5 5253,-207.5 5247,-201.5 5247,-195.5 5247,-195.5 5247,-183.5 5247,-183.5 5247,-177.5 5253,-171.5 5259,-171.5"/>
<text text-anchor="middle" x="5293" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5455,-40.5C5455,-40.5 5507,-40.5 5507,-40.5 5513,-40.5 5519,-46.5 5519,-52.5 5519,-52.5 5519,-64.5 5519,-64.5 5519,-70.5 5513,-76.5 5507,-76.5 5507,-76.5 5455,-76.5 5455,-76.5 5449,-76.5 5443,-70.5 5443,-64.5 5443,-64.5 5443,-52.5 5443,-52.5 5443,-46.5 5449,-40.5 5455,-40.5"/>
<text text-anchor="middle" x="5481" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5311.3708,-171.2426C5320.7563,-162.8042 5332.7606,-153.2836 5345,-147 5381.4461,-128.289 5400.2391,-146.2082 5434,-123 5447.8228,-113.4978 5459.0828,-98.5584 5467.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="5470.1647,-87.1631 5472.1475,-76.7554 5464.1072,-83.6549 5470.1647,-87.1631"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M5143,-171.5C5143,-171.5 5217,-171.5 5217,-171.5 5223,-171.5 5229,-177.5 5229,-183.5 5229,-183.5 5229,-195.5 5229,-195.5 5229,-201.5 5223,-207.5 5217,-207.5 5217,-207.5 5143,-207.5 5143,-207.5 5137,-207.5 5131,-201.5 5131,-195.5 5131,-195.5 5131,-183.5 5131,-183.5 5131,-177.5 5137,-171.5 5143,-171.5"/>
<text text-anchor="middle" x="5180" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5253,-40.5C5253,-40.5 5305,-40.5 5305,-40.5 5311,-40.5 5317,-46.5 5317,-52.5 5317,-52.5 5317,-64.5 5317,-64.5 5317,-70.5 5311,-76.5 5305,-76.5 5305,-76.5 5253,-76.5 5253,-76.5 5247,-76.5 5241,-70.5 5241,-64.5 5241,-64.5 5241,-52.5 5241,-52.5 5241,-46.5 5247,-40.5 5253,-40.5"/>
<text text-anchor="middle" x="5279" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5194.5148,-171.2823C5205.0386,-157.9906 5219.5488,-139.4922 5232,-123 5241.4051,-110.5426 5251.6343,-96.5585 5260.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="5262.9809,-86.8496 5265.9943,-76.6923 5257.3044,-82.7534 5262.9809,-86.8496"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5707,-171.5C5707,-171.5 5737,-171.5 5737,-171.5 5743,-171.5 5749,-177.5 5749,-183.5 5749,-183.5 5749,-195.5 5749,-195.5 5749,-201.5 5743,-207.5 5737,-207.5 5737,-207.5 5707,-207.5 5707,-207.5 5701,-207.5 5695,-201.5 5695,-195.5 5695,-195.5 5695,-183.5 5695,-183.5 5695,-177.5 5701,-171.5 5707,-171.5"/>
<text text-anchor="middle" x="5722" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5668,-40.5C5668,-40.5 5720,-40.5 5720,-40.5 5726,-40.5 5732,-46.5 5732,-52.5 5732,-52.5 5732,-64.5 5732,-64.5 5732,-70.5 5726,-76.5 5720,-76.5 5720,-76.5 5668,-76.5 5668,-76.5 5662,-76.5 5656,-70.5 5656,-64.5 5656,-64.5 5656,-52.5 5656,-52.5 5656,-46.5 5662,-40.5 5668,-40.5"/>
<text text-anchor="middle" x="5694" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5718.1067,-171.285C5713.405,-149.2878 5705.447,-112.0554 5699.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="5703.3732,-85.6078 5697.8602,-76.5603 5696.5278,-87.071 5703.3732,-85.6078"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M5892,-171.5C5892,-171.5 5922,-171.5 5922,-171.5 5928,-171.5 5934,-177.5 5934,-183.5 5934,-183.5 5934,-195.5 5934,-195.5 5934,-201.5 5928,-207.5 5922,-207.5 5922,-207.5 5892,-207.5 5892,-207.5 5886,-207.5 5880,-201.5 5880,-195.5 5880,-195.5 5880,-183.5 5880,-183.5 5880,-177.5 5886,-171.5 5892,-171.5"/>
<text text-anchor="middle" x="5907" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M5875,-40.5C5875,-40.5 5927,-40.5 5927,-40.5 5933,-40.5 5939,-46.5 5939,-52.5 5939,-52.5 5939,-64.5 5939,-64.5 5939,-70.5 5933,-76.5 5927,-76.5 5927,-76.5 5875,-76.5 5875,-76.5 5869,-76.5 5863,-70.5 5863,-64.5 5863,-64.5 5863,-52.5 5863,-52.5 5863,-46.5 5869,-40.5 5875,-40.5"/>
<text text-anchor="middle" x="5901" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M5906.1657,-171.285C5905.1627,-149.3856 5903.4681,-112.3861 5902.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="5905.7812,-86.3896 5901.8272,-76.5603 5898.7885,-86.71 5905.7812,-86.3896"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5353,-40.5C5353,-40.5 5413,-40.5 5413,-40.5 5419,-40.5 5425,-46.5 5425,-52.5 5425,-52.5 5425,-64.5 5425,-64.5 5425,-70.5 5419,-76.5 5413,-76.5 5413,-76.5 5353,-76.5 5353,-76.5 5347,-76.5 5341,-70.5 5341,-64.5 5341,-64.5 5341,-52.5 5341,-52.5 5341,-46.5 5347,-40.5 5353,-40.5"/>
<text text-anchor="middle" x="5383" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5151,-40.5C5151,-40.5 5211,-40.5 5211,-40.5 5217,-40.5 5223,-46.5 5223,-52.5 5223,-52.5 5223,-64.5 5223,-64.5 5223,-70.5 5217,-76.5 5211,-76.5 5211,-76.5 5151,-76.5 5151,-76.5 5145,-76.5 5139,-70.5 5139,-64.5 5139,-64.5 5139,-52.5 5139,-52.5 5139,-46.5 5145,-40.5 5151,-40.5"/>
<text text-anchor="middle" x="5181" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5566,-40.5C5566,-40.5 5626,-40.5 5626,-40.5 5632,-40.5 5638,-46.5 5638,-52.5 5638,-52.5 5638,-64.5 5638,-64.5 5638,-70.5 5632,-76.5 5626,-76.5 5626,-76.5 5566,-76.5 5566,-76.5 5560,-76.5 5554,-70.5 5554,-64.5 5554,-64.5 5554,-52.5 5554,-52.5 5554,-46.5 5560,-40.5 5566,-40.5"/>
<text text-anchor="middle" x="5596" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M5773,-40.5C5773,-40.5 5833,-40.5 5833,-40.5 5839,-40.5 5845,-46.5 5845,-52.5 5845,-52.5 5845,-64.5 5845,-64.5 5845,-70.5 5839,-76.5 5833,-76.5 5833,-76.5 5773,-76.5 5773,-76.5 5767,-76.5 5761,-70.5 5761,-64.5 5761,-64.5 5761,-52.5 5761,-52.5 5761,-46.5 5767,-40.5 5773,-40.5"/>
<text text-anchor="middle" x="5803" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M5565.5,-171.5C5565.5,-171.5 5642.5,-171.5 5642.5,-171.5 5648.5,-171.5 5654.5,-177.5 5654.5,-183.5 5654.5,-183.5 5654.5,-195.5 5654.5,-195.5 5654.5,-201.5 5648.5,-207.5 5642.5,-207.5 5642.5,-207.5 5565.5,-207.5 5565.5,-207.5 5559.5,-207.5 5553.5,-201.5 5553.5,-195.5 5553.5,-195.5 5553.5,-183.5 5553.5,-183.5 5553.5,-177.5 5559.5,-171.5 5565.5,-171.5"/>
<text text-anchor="middle" x="5604" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M5441,-171.5C5441,-171.5 5523,-171.5 5523,-171.5 5529,-171.5 5535,-177.5 5535,-183.5 5535,-183.5 5535,-195.5 5535,-195.5 5535,-201.5 5529,-207.5 5523,-207.5 5523,-207.5 5441,-207.5 5441,-207.5 5435,-207.5 5429,-201.5 5429,-195.5 5429,-195.5 5429,-183.5 5429,-183.5 5429,-177.5 5435,-171.5 5441,-171.5"/>
<text text-anchor="middle" x="5482" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M5369,-171.5C5369,-171.5 5399,-171.5 5399,-171.5 5405,-171.5 5411,-177.5 5411,-183.5 5411,-183.5 5411,-195.5 5411,-195.5 5411,-201.5 5405,-207.5 5399,-207.5 5399,-207.5 5369,-207.5 5369,-207.5 5363,-207.5 5357,-201.5 5357,-195.5 5357,-195.5 5357,-183.5 5357,-183.5 5357,-177.5 5363,-171.5 5369,-171.5"/>
<text text-anchor="middle" x="5384" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M6201,-171.5C6201,-171.5 6269,-171.5 6269,-171.5 6275,-171.5 6281,-177.5 6281,-183.5 6281,-183.5 6281,-195.5 6281,-195.5 6281,-201.5 6275,-207.5 6269,-207.5 6269,-207.5 6201,-207.5 6201,-207.5 6195,-207.5 6189,-201.5 6189,-195.5 6189,-195.5 6189,-183.5 6189,-183.5 6189,-177.5 6195,-171.5 6201,-171.5"/>
<text text-anchor="middle" x="6235" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6397,-40.5C6397,-40.5 6449,-40.5 6449,-40.5 6455,-40.5 6461,-46.5 6461,-52.5 6461,-52.5 6461,-64.5 6461,-64.5 6461,-70.5 6455,-76.5 6449,-76.5 6449,-76.5 6397,-76.5 6397,-76.5 6391,-76.5 6385,-70.5 6385,-64.5 6385,-64.5 6385,-52.5 6385,-52.5 6385,-46.5 6391,-40.5 6397,-40.5"/>
<text text-anchor="middle" x="6423" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6253.3708,-171.2426C6262.7563,-162.8042 6274.7606,-153.2836 6287,-147 6323.4461,-128.289 6342.2391,-146.2082 6376,-123 6389.8228,-113.4978 6401.0828,-98.5584 6409.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="6412.1647,-87.1631 6414.1475,-76.7554 6406.1072,-83.6549 6412.1647,-87.1631"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M6085,-171.5C6085,-171.5 6159,-171.5 6159,-171.5 6165,-171.5 6171,-177.5 6171,-183.5 6171,-183.5 6171,-195.5 6171,-195.5 6171,-201.5 6165,-207.5 6159,-207.5 6159,-207.5 6085,-207.5 6085,-207.5 6079,-207.5 6073,-201.5 6073,-195.5 6073,-195.5 6073,-183.5 6073,-183.5 6073,-177.5 6079,-171.5 6085,-171.5"/>
<text text-anchor="middle" x="6122" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6195,-40.5C6195,-40.5 6247,-40.5 6247,-40.5 6253,-40.5 6259,-46.5 6259,-52.5 6259,-52.5 6259,-64.5 6259,-64.5 6259,-70.5 6253,-76.5 6247,-76.5 6247,-76.5 6195,-76.5 6195,-76.5 6189,-76.5 6183,-70.5 6183,-64.5 6183,-64.5 6183,-52.5 6183,-52.5 6183,-46.5 6189,-40.5 6195,-40.5"/>
<text text-anchor="middle" x="6221" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6136.5148,-171.2823C6147.0386,-157.9906 6161.5488,-139.4922 6174,-123 6183.4051,-110.5426 6193.6343,-96.5585 6202.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="6204.9809,-86.8496 6207.9943,-76.6923 6199.3044,-82.7534 6204.9809,-86.8496"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6649,-171.5C6649,-171.5 6679,-171.5 6679,-171.5 6685,-171.5 6691,-177.5 6691,-183.5 6691,-183.5 6691,-195.5 6691,-195.5 6691,-201.5 6685,-207.5 6679,-207.5 6679,-207.5 6649,-207.5 6649,-207.5 6643,-207.5 6637,-201.5 6637,-195.5 6637,-195.5 6637,-183.5 6637,-183.5 6637,-177.5 6643,-171.5 6649,-171.5"/>
<text text-anchor="middle" x="6664" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6610,-40.5C6610,-40.5 6662,-40.5 6662,-40.5 6668,-40.5 6674,-46.5 6674,-52.5 6674,-52.5 6674,-64.5 6674,-64.5 6674,-70.5 6668,-76.5 6662,-76.5 6662,-76.5 6610,-76.5 6610,-76.5 6604,-76.5 6598,-70.5 6598,-64.5 6598,-64.5 6598,-52.5 6598,-52.5 6598,-46.5 6604,-40.5 6610,-40.5"/>
<text text-anchor="middle" x="6636" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6660.1067,-171.285C6655.405,-149.2878 6647.447,-112.0554 6641.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="6645.3732,-85.6078 6639.8602,-76.5603 6638.5278,-87.071 6645.3732,-85.6078"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M6834,-171.5C6834,-171.5 6864,-171.5 6864,-171.5 6870,-171.5 6876,-177.5 6876,-183.5 6876,-183.5 6876,-195.5 6876,-195.5 6876,-201.5 6870,-207.5 6864,-207.5 6864,-207.5 6834,-207.5 6834,-207.5 6828,-207.5 6822,-201.5 6822,-195.5 6822,-195.5 6822,-183.5 6822,-183.5 6822,-177.5 6828,-171.5 6834,-171.5"/>
<text text-anchor="middle" x="6849" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M6817,-40.5C6817,-40.5 6869,-40.5 6869,-40.5 6875,-40.5 6881,-46.5 6881,-52.5 6881,-52.5 6881,-64.5 6881,-64.5 6881,-70.5 6875,-76.5 6869,-76.5 6869,-76.5 6817,-76.5 6817,-76.5 6811,-76.5 6805,-70.5 6805,-64.5 6805,-64.5 6805,-52.5 6805,-52.5 6805,-46.5 6811,-40.5 6817,-40.5"/>
<text text-anchor="middle" x="6843" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M6848.1657,-171.285C6847.1627,-149.3856 6845.4681,-112.3861 6844.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="6847.7812,-86.3896 6843.8272,-76.5603 6840.7885,-86.71 6847.7812,-86.3896"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6295,-40.5C6295,-40.5 6355,-40.5 6355,-40.5 6361,-40.5 6367,-46.5 6367,-52.5 6367,-52.5 6367,-64.5 6367,-64.5 6367,-70.5 6361,-76.5 6355,-76.5 6355,-76.5 6295,-76.5 6295,-76.5 6289,-76.5 6283,-70.5 6283,-64.5 6283,-64.5 6283,-52.5 6283,-52.5 6283,-46.5 6289,-40.5 6295,-40.5"/>
<text text-anchor="middle" x="6325" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6093,-40.5C6093,-40.5 6153,-40.5 6153,-40.5 6159,-40.5 6165,-46.5 6165,-52.5 6165,-52.5 6165,-64.5 6165,-64.5 6165,-70.5 6159,-76.5 6153,-76.5 6153,-76.5 6093,-76.5 6093,-76.5 6087,-76.5 6081,-70.5 6081,-64.5 6081,-64.5 6081,-52.5 6081,-52.5 6081,-46.5 6087,-40.5 6093,-40.5"/>
<text text-anchor="middle" x="6123" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6508,-40.5C6508,-40.5 6568,-40.5 6568,-40.5 6574,-40.5 6580,-46.5 6580,-52.5 6580,-52.5 6580,-64.5 6580,-64.5 6580,-70.5 6574,-76.5 6568,-76.5 6568,-76.5 6508,-76.5 6508,-76.5 6502,-76.5 6496,-70.5 6496,-64.5 6496,-64.5 6496,-52.5 6496,-52.5 6496,-46.5 6502,-40.5 6508,-40.5"/>
<text text-anchor="middle" x="6538" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M6715,-40.5C6715,-40.5 6775,-40.5 6775,-40.5 6781,-40.5 6787,-46.5 6787,-52.5 6787,-52.5 6787,-64.5 6787,-64.5 6787,-70.5 6781,-76.5 6775,-76.5 6775,-76.5 6715,-76.5 6715,-76.5 6709,-76.5 6703,-70.5 6703,-64.5 6703,-64.5 6703,-52.5 6703,-52.5 6703,-46.5 6709,-40.5 6715,-40.5"/>
<text text-anchor="middle" x="6745" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M6507.5,-171.5C6507.5,-171.5 6584.5,-171.5 6584.5,-171.5 6590.5,-171.5 6596.5,-177.5 6596.5,-183.5 6596.5,-183.5 6596.5,-195.5 6596.5,-195.5 6596.5,-201.5 6590.5,-207.5 6584.5,-207.5 6584.5,-207.5 6507.5,-207.5 6507.5,-207.5 6501.5,-207.5 6495.5,-201.5 6495.5,-195.5 6495.5,-195.5 6495.5,-183.5 6495.5,-183.5 6495.5,-177.5 6501.5,-171.5 6507.5,-171.5"/>
<text text-anchor="middle" x="6546" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M6383,-171.5C6383,-171.5 6465,-171.5 6465,-171.5 6471,-171.5 6477,-177.5 6477,-183.5 6477,-183.5 6477,-195.5 6477,-195.5 6477,-201.5 6471,-207.5 6465,-207.5 6465,-207.5 6383,-207.5 6383,-207.5 6377,-207.5 6371,-201.5 6371,-195.5 6371,-195.5 6371,-183.5 6371,-183.5 6371,-177.5 6377,-171.5 6383,-171.5"/>
<text text-anchor="middle" x="6424" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M6311,-171.5C6311,-171.5 6341,-171.5 6341,-171.5 6347,-171.5 6353,-177.5 6353,-183.5 6353,-183.5 6353,-195.5 6353,-195.5 6353,-201.5 6347,-207.5 6341,-207.5 6341,-207.5 6311,-207.5 6311,-207.5 6305,-207.5 6299,-201.5 6299,-195.5 6299,-195.5 6299,-183.5 6299,-183.5 6299,-177.5 6305,-171.5 6311,-171.5"/>
<text text-anchor="middle" x="6326" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M160,-171.5C160,-171.5 228,-171.5 228,-171.5 234,-171.5 240,-177.5 240,-183.5 240,-183.5 240,-195.5 240,-195.5 240,-201.5 234,-207.5 228,-207.5 228,-207.5 160,-207.5 160,-207.5 154,-207.5 148,-201.5 148,-195.5 148,-195.5 148,-183.5 148,-183.5 148,-177.5 154,-171.5 160,-171.5"/>
<text text-anchor="middle" x="194" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M315,-40.5C315,-40.5 367,-40.5 367,-40.5 373,-40.5 379,-46.5 379,-52.5 379,-52.5 379,-64.5 379,-64.5 379,-70.5 373,-76.5 367,-76.5 367,-76.5 315,-76.5 315,-76.5 309,-76.5 303,-70.5 303,-64.5 303,-64.5 303,-52.5 303,-52.5 303,-46.5 309,-40.5 315,-40.5"/>
<text text-anchor="middle" x="341" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M214.4397,-171.285C240.111,-148.4079 284.2732,-109.0525 313.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="315.5968,-85.8264 320.7339,-76.5603 310.9396,-80.6004 315.5968,-85.8264"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-171.5C44,-171.5 118,-171.5 118,-171.5 124,-171.5 130,-177.5 130,-183.5 130,-183.5 130,-195.5 130,-195.5 130,-201.5 124,-207.5 118,-207.5 118,-207.5 44,-207.5 44,-207.5 38,-207.5 32,-201.5 32,-195.5 32,-195.5 32,-183.5 32,-183.5 32,-177.5 38,-171.5 44,-171.5"/>
<text text-anchor="middle" x="81" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M84,-40.5C84,-40.5 136,-40.5 136,-40.5 142,-40.5 148,-46.5 148,-52.5 148,-52.5 148,-64.5 148,-64.5 148,-70.5 142,-76.5 136,-76.5 136,-76.5 84,-76.5 84,-76.5 78,-76.5 72,-70.5 72,-64.5 72,-64.5 72,-52.5 72,-52.5 72,-46.5 78,-40.5 84,-40.5"/>
<text text-anchor="middle" x="110" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M85.0323,-171.285C89.9019,-149.2878 98.1442,-112.0554 103.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="107.2577,-87.0804 106.0019,-76.5603 100.4232,-85.5674 107.2577,-87.0804"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M608,-171.5C608,-171.5 638,-171.5 638,-171.5 644,-171.5 650,-177.5 650,-183.5 650,-183.5 650,-195.5 650,-195.5 650,-201.5 644,-207.5 638,-207.5 638,-207.5 608,-207.5 608,-207.5 602,-207.5 596,-201.5 596,-195.5 596,-195.5 596,-183.5 596,-183.5 596,-177.5 602,-171.5 608,-171.5"/>
<text text-anchor="middle" x="623" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M574,-40.5C574,-40.5 626,-40.5 626,-40.5 632,-40.5 638,-46.5 638,-52.5 638,-52.5 638,-64.5 638,-64.5 638,-70.5 632,-76.5 626,-76.5 626,-76.5 574,-76.5 574,-76.5 568,-76.5 562,-70.5 562,-64.5 562,-64.5 562,-52.5 562,-52.5 562,-46.5 568,-40.5 574,-40.5"/>
<text text-anchor="middle" x="600" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M619.8019,-171.285C615.9398,-149.2878 609.4029,-112.0554 604.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="608.3475,-85.8044 603.1709,-76.5603 601.453,-87.0149 608.3475,-85.8044"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M793,-171.5C793,-171.5 823,-171.5 823,-171.5 829,-171.5 835,-177.5 835,-183.5 835,-183.5 835,-195.5 835,-195.5 835,-201.5 829,-207.5 823,-207.5 823,-207.5 793,-207.5 793,-207.5 787,-207.5 781,-201.5 781,-195.5 781,-195.5 781,-183.5 781,-183.5 781,-177.5 787,-171.5 793,-171.5"/>
<text text-anchor="middle" x="808" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M776,-40.5C776,-40.5 828,-40.5 828,-40.5 834,-40.5 840,-46.5 840,-52.5 840,-52.5 840,-64.5 840,-64.5 840,-70.5 834,-76.5 828,-76.5 828,-76.5 776,-76.5 776,-76.5 770,-76.5 764,-70.5 764,-64.5 764,-64.5 764,-52.5 764,-52.5 764,-46.5 770,-40.5 776,-40.5"/>
<text text-anchor="middle" x="802" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M807.1657,-171.285C806.1627,-149.3856 804.4681,-112.3861 803.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="806.7812,-86.3896 802.8272,-76.5603 799.7885,-86.71 806.7812,-86.3896"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M409,-40.5C409,-40.5 469,-40.5 469,-40.5 475,-40.5 481,-46.5 481,-52.5 481,-52.5 481,-64.5 481,-64.5 481,-70.5 475,-76.5 469,-76.5 469,-76.5 409,-76.5 409,-76.5 403,-76.5 397,-70.5 397,-64.5 397,-64.5 397,-52.5 397,-52.5 397,-46.5 403,-40.5 409,-40.5"/>
<text text-anchor="middle" x="439" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M178,-40.5C178,-40.5 238,-40.5 238,-40.5 244,-40.5 250,-46.5 250,-52.5 250,-52.5 250,-64.5 250,-64.5 250,-70.5 244,-76.5 238,-76.5 238,-76.5 178,-76.5 178,-76.5 172,-76.5 166,-70.5 166,-64.5 166,-64.5 166,-52.5 166,-52.5 166,-46.5 172,-40.5 178,-40.5"/>
<text text-anchor="middle" x="208" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M668,-40.5C668,-40.5 728,-40.5 728,-40.5 734,-40.5 740,-46.5 740,-52.5 740,-52.5 740,-64.5 740,-64.5 740,-70.5 734,-76.5 728,-76.5 728,-76.5 668,-76.5 668,-76.5 662,-76.5 656,-70.5 656,-64.5 656,-64.5 656,-52.5 656,-52.5 656,-46.5 662,-40.5 668,-40.5"/>
<text text-anchor="middle" x="698" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M870,-40.5C870,-40.5 930,-40.5 930,-40.5 936,-40.5 942,-46.5 942,-52.5 942,-52.5 942,-64.5 942,-64.5 942,-70.5 936,-76.5 930,-76.5 930,-76.5 870,-76.5 870,-76.5 864,-76.5 858,-70.5 858,-64.5 858,-64.5 858,-52.5 858,-52.5 858,-46.5 864,-40.5 870,-40.5"/>
<text text-anchor="middle" x="900" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M466.5,-171.5C466.5,-171.5 543.5,-171.5 543.5,-171.5 549.5,-171.5 555.5,-177.5 555.5,-183.5 555.5,-183.5 555.5,-195.5 555.5,-195.5 555.5,-201.5 549.5,-207.5 543.5,-207.5 543.5,-207.5 466.5,-207.5 466.5,-207.5 460.5,-207.5 454.5,-201.5 454.5,-195.5 454.5,-195.5 454.5,-183.5 454.5,-183.5 454.5,-177.5 460.5,-171.5 466.5,-171.5"/>
<text text-anchor="middle" x="505" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M342,-171.5C342,-171.5 424,-171.5 424,-171.5 430,-171.5 436,-177.5 436,-183.5 436,-183.5 436,-195.5 436,-195.5 436,-201.5 430,-207.5 424,-207.5 424,-207.5 342,-207.5 342,-207.5 336,-207.5 330,-201.5 330,-195.5 330,-195.5 330,-183.5 330,-183.5 330,-177.5 336,-171.5 342,-171.5"/>
<text text-anchor="middle" x="383" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M270,-171.5C270,-171.5 300,-171.5 300,-171.5 306,-171.5 312,-177.5 312,-183.5 312,-183.5 312,-195.5 312,-195.5 312,-201.5 306,-207.5 300,-207.5 300,-207.5 270,-207.5 270,-207.5 264,-207.5 258,-201.5 258,-195.5 258,-195.5 258,-183.5 258,-183.5 258,-177.5 264,-171.5 270,-171.5"/>
<text text-anchor="middle" x="285" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu4_icache_port -->
<g id="node62" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1102,-171.5C1102,-171.5 1170,-171.5 1170,-171.5 1176,-171.5 1182,-177.5 1182,-183.5 1182,-183.5 1182,-195.5 1182,-195.5 1182,-201.5 1176,-207.5 1170,-207.5 1170,-207.5 1102,-207.5 1102,-207.5 1096,-207.5 1090,-201.5 1090,-195.5 1090,-195.5 1090,-183.5 1090,-183.5 1090,-177.5 1096,-171.5 1102,-171.5"/>
<text text-anchor="middle" x="1136" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node66" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1257,-40.5C1257,-40.5 1309,-40.5 1309,-40.5 1315,-40.5 1321,-46.5 1321,-52.5 1321,-52.5 1321,-64.5 1321,-64.5 1321,-70.5 1315,-76.5 1309,-76.5 1309,-76.5 1257,-76.5 1257,-76.5 1251,-76.5 1245,-70.5 1245,-64.5 1245,-64.5 1245,-52.5 1245,-52.5 1245,-46.5 1251,-40.5 1257,-40.5"/>
<text text-anchor="middle" x="1283" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge18" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1156.4397,-171.285C1182.111,-148.4079 1226.2732,-109.0525 1255.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="1257.5968,-85.8264 1262.7339,-76.5603 1252.9396,-80.6004 1257.5968,-85.8264"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node63" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M986,-171.5C986,-171.5 1060,-171.5 1060,-171.5 1066,-171.5 1072,-177.5 1072,-183.5 1072,-183.5 1072,-195.5 1072,-195.5 1072,-201.5 1066,-207.5 1060,-207.5 1060,-207.5 986,-207.5 986,-207.5 980,-207.5 974,-201.5 974,-195.5 974,-195.5 974,-183.5 974,-183.5 974,-177.5 980,-171.5 986,-171.5"/>
<text text-anchor="middle" x="1023" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node68" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1026,-40.5C1026,-40.5 1078,-40.5 1078,-40.5 1084,-40.5 1090,-46.5 1090,-52.5 1090,-52.5 1090,-64.5 1090,-64.5 1090,-70.5 1084,-76.5 1078,-76.5 1078,-76.5 1026,-76.5 1026,-76.5 1020,-76.5 1014,-70.5 1014,-64.5 1014,-64.5 1014,-52.5 1014,-52.5 1014,-46.5 1020,-40.5 1026,-40.5"/>
<text text-anchor="middle" x="1052" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1027.0323,-171.285C1031.9019,-149.2878 1040.1442,-112.0554 1045.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1049.2577,-87.0804 1048.0019,-76.5603 1042.4232,-85.5674 1049.2577,-87.0804"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node64" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1550,-171.5C1550,-171.5 1580,-171.5 1580,-171.5 1586,-171.5 1592,-177.5 1592,-183.5 1592,-183.5 1592,-195.5 1592,-195.5 1592,-201.5 1586,-207.5 1580,-207.5 1580,-207.5 1550,-207.5 1550,-207.5 1544,-207.5 1538,-201.5 1538,-195.5 1538,-195.5 1538,-183.5 1538,-183.5 1538,-177.5 1544,-171.5 1550,-171.5"/>
<text text-anchor="middle" x="1565" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_itb_walker_cache_cpu_side -->
<g id="node70" class="node">
<title>system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1516,-40.5C1516,-40.5 1568,-40.5 1568,-40.5 1574,-40.5 1580,-46.5 1580,-52.5 1580,-52.5 1580,-64.5 1580,-64.5 1580,-70.5 1574,-76.5 1568,-76.5 1568,-76.5 1516,-76.5 1516,-76.5 1510,-76.5 1504,-70.5 1504,-64.5 1504,-64.5 1504,-52.5 1504,-52.5 1504,-46.5 1510,-40.5 1516,-40.5"/>
<text text-anchor="middle" x="1542" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side -->
<g id="edge20" class="edge">
<title>system_cpu4_mmu_itb_walker_port&#45;&gt;system_cpu4_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1561.8019,-171.285C1557.9398,-149.2878 1551.4029,-112.0554 1546.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1550.3475,-85.8044 1545.1709,-76.5603 1543.453,-87.0149 1550.3475,-85.8044"/>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node65" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1735,-171.5C1735,-171.5 1765,-171.5 1765,-171.5 1771,-171.5 1777,-177.5 1777,-183.5 1777,-183.5 1777,-195.5 1777,-195.5 1777,-201.5 1771,-207.5 1765,-207.5 1765,-207.5 1735,-207.5 1735,-207.5 1729,-207.5 1723,-201.5 1723,-195.5 1723,-195.5 1723,-183.5 1723,-183.5 1723,-177.5 1729,-171.5 1735,-171.5"/>
<text text-anchor="middle" x="1750" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_dtb_walker_cache_cpu_side -->
<g id="node72" class="node">
<title>system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1718,-40.5C1718,-40.5 1770,-40.5 1770,-40.5 1776,-40.5 1782,-46.5 1782,-52.5 1782,-52.5 1782,-64.5 1782,-64.5 1782,-70.5 1776,-76.5 1770,-76.5 1770,-76.5 1718,-76.5 1718,-76.5 1712,-76.5 1706,-70.5 1706,-64.5 1706,-64.5 1706,-52.5 1706,-52.5 1706,-46.5 1712,-40.5 1718,-40.5"/>
<text text-anchor="middle" x="1744" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side -->
<g id="edge21" class="edge">
<title>system_cpu4_mmu_dtb_walker_port&#45;&gt;system_cpu4_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1749.1657,-171.285C1748.1627,-149.3856 1746.4681,-112.3861 1745.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="1748.7812,-86.3896 1744.8272,-76.5603 1741.7885,-86.71 1748.7812,-86.3896"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node67" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1351,-40.5C1351,-40.5 1411,-40.5 1411,-40.5 1417,-40.5 1423,-46.5 1423,-52.5 1423,-52.5 1423,-64.5 1423,-64.5 1423,-70.5 1417,-76.5 1411,-76.5 1411,-76.5 1351,-76.5 1351,-76.5 1345,-76.5 1339,-70.5 1339,-64.5 1339,-64.5 1339,-52.5 1339,-52.5 1339,-46.5 1345,-40.5 1351,-40.5"/>
<text text-anchor="middle" x="1381" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node69" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1120,-40.5C1120,-40.5 1180,-40.5 1180,-40.5 1186,-40.5 1192,-46.5 1192,-52.5 1192,-52.5 1192,-64.5 1192,-64.5 1192,-70.5 1186,-76.5 1180,-76.5 1180,-76.5 1120,-76.5 1120,-76.5 1114,-76.5 1108,-70.5 1108,-64.5 1108,-64.5 1108,-52.5 1108,-52.5 1108,-46.5 1114,-40.5 1120,-40.5"/>
<text text-anchor="middle" x="1150" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_itb_walker_cache_mem_side -->
<g id="node71" class="node">
<title>system_cpu4_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1610,-40.5C1610,-40.5 1670,-40.5 1670,-40.5 1676,-40.5 1682,-46.5 1682,-52.5 1682,-52.5 1682,-64.5 1682,-64.5 1682,-70.5 1676,-76.5 1670,-76.5 1670,-76.5 1610,-76.5 1610,-76.5 1604,-76.5 1598,-70.5 1598,-64.5 1598,-64.5 1598,-52.5 1598,-52.5 1598,-46.5 1604,-40.5 1610,-40.5"/>
<text text-anchor="middle" x="1640" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_dtb_walker_cache_mem_side -->
<g id="node73" class="node">
<title>system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1812,-40.5C1812,-40.5 1872,-40.5 1872,-40.5 1878,-40.5 1884,-46.5 1884,-52.5 1884,-52.5 1884,-64.5 1884,-64.5 1884,-70.5 1878,-76.5 1872,-76.5 1872,-76.5 1812,-76.5 1812,-76.5 1806,-76.5 1800,-70.5 1800,-64.5 1800,-64.5 1800,-52.5 1800,-52.5 1800,-46.5 1806,-40.5 1812,-40.5"/>
<text text-anchor="middle" x="1842" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_interrupts_int_requestor -->
<g id="node74" class="node">
<title>system_cpu4_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1408.5,-171.5C1408.5,-171.5 1485.5,-171.5 1485.5,-171.5 1491.5,-171.5 1497.5,-177.5 1497.5,-183.5 1497.5,-183.5 1497.5,-195.5 1497.5,-195.5 1497.5,-201.5 1491.5,-207.5 1485.5,-207.5 1485.5,-207.5 1408.5,-207.5 1408.5,-207.5 1402.5,-207.5 1396.5,-201.5 1396.5,-195.5 1396.5,-195.5 1396.5,-183.5 1396.5,-183.5 1396.5,-177.5 1402.5,-171.5 1408.5,-171.5"/>
<text text-anchor="middle" x="1447" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu4_interrupts_int_responder -->
<g id="node75" class="node">
<title>system_cpu4_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1284,-171.5C1284,-171.5 1366,-171.5 1366,-171.5 1372,-171.5 1378,-177.5 1378,-183.5 1378,-183.5 1378,-195.5 1378,-195.5 1378,-201.5 1372,-207.5 1366,-207.5 1366,-207.5 1284,-207.5 1284,-207.5 1278,-207.5 1272,-201.5 1272,-195.5 1272,-195.5 1272,-183.5 1272,-183.5 1272,-177.5 1278,-171.5 1284,-171.5"/>
<text text-anchor="middle" x="1325" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu4_interrupts_pio -->
<g id="node76" class="node">
<title>system_cpu4_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1212,-171.5C1212,-171.5 1242,-171.5 1242,-171.5 1248,-171.5 1254,-177.5 1254,-183.5 1254,-183.5 1254,-195.5 1254,-195.5 1254,-201.5 1248,-207.5 1242,-207.5 1242,-207.5 1212,-207.5 1212,-207.5 1206,-207.5 1200,-201.5 1200,-195.5 1200,-195.5 1200,-183.5 1200,-183.5 1200,-177.5 1206,-171.5 1212,-171.5"/>
<text text-anchor="middle" x="1227" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node77" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2044,-171.5C2044,-171.5 2112,-171.5 2112,-171.5 2118,-171.5 2124,-177.5 2124,-183.5 2124,-183.5 2124,-195.5 2124,-195.5 2124,-201.5 2118,-207.5 2112,-207.5 2112,-207.5 2044,-207.5 2044,-207.5 2038,-207.5 2032,-201.5 2032,-195.5 2032,-195.5 2032,-183.5 2032,-183.5 2032,-177.5 2038,-171.5 2044,-171.5"/>
<text text-anchor="middle" x="2078" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2199,-40.5C2199,-40.5 2251,-40.5 2251,-40.5 2257,-40.5 2263,-46.5 2263,-52.5 2263,-52.5 2263,-64.5 2263,-64.5 2263,-70.5 2257,-76.5 2251,-76.5 2251,-76.5 2199,-76.5 2199,-76.5 2193,-76.5 2187,-70.5 2187,-64.5 2187,-64.5 2187,-52.5 2187,-52.5 2187,-46.5 2193,-40.5 2199,-40.5"/>
<text text-anchor="middle" x="2225" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge22" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2098.4397,-171.285C2124.111,-148.4079 2168.2732,-109.0525 2197.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="2199.5968,-85.8264 2204.7339,-76.5603 2194.9396,-80.6004 2199.5968,-85.8264"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node78" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1928,-171.5C1928,-171.5 2002,-171.5 2002,-171.5 2008,-171.5 2014,-177.5 2014,-183.5 2014,-183.5 2014,-195.5 2014,-195.5 2014,-201.5 2008,-207.5 2002,-207.5 2002,-207.5 1928,-207.5 1928,-207.5 1922,-207.5 1916,-201.5 1916,-195.5 1916,-195.5 1916,-183.5 1916,-183.5 1916,-177.5 1922,-171.5 1928,-171.5"/>
<text text-anchor="middle" x="1965" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1968,-40.5C1968,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1968,-76.5 1968,-76.5 1962,-76.5 1956,-70.5 1956,-64.5 1956,-64.5 1956,-52.5 1956,-52.5 1956,-46.5 1962,-40.5 1968,-40.5"/>
<text text-anchor="middle" x="1994" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge23" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M1969.0323,-171.285C1973.9019,-149.2878 1982.1442,-112.0554 1987.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="1991.2577,-87.0804 1990.0019,-76.5603 1984.4232,-85.5674 1991.2577,-87.0804"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2492,-171.5C2492,-171.5 2522,-171.5 2522,-171.5 2528,-171.5 2534,-177.5 2534,-183.5 2534,-183.5 2534,-195.5 2534,-195.5 2534,-201.5 2528,-207.5 2522,-207.5 2522,-207.5 2492,-207.5 2492,-207.5 2486,-207.5 2480,-201.5 2480,-195.5 2480,-195.5 2480,-183.5 2480,-183.5 2480,-177.5 2486,-171.5 2492,-171.5"/>
<text text-anchor="middle" x="2507" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_itb_walker_cache_cpu_side -->
<g id="node85" class="node">
<title>system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2458,-40.5C2458,-40.5 2510,-40.5 2510,-40.5 2516,-40.5 2522,-46.5 2522,-52.5 2522,-52.5 2522,-64.5 2522,-64.5 2522,-70.5 2516,-76.5 2510,-76.5 2510,-76.5 2458,-76.5 2458,-76.5 2452,-76.5 2446,-70.5 2446,-64.5 2446,-64.5 2446,-52.5 2446,-52.5 2446,-46.5 2452,-40.5 2458,-40.5"/>
<text text-anchor="middle" x="2484" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side -->
<g id="edge24" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu5_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2503.8019,-171.285C2499.9398,-149.2878 2493.4029,-112.0554 2488.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2492.3475,-85.8044 2487.1709,-76.5603 2485.453,-87.0149 2492.3475,-85.8044"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2677,-171.5C2677,-171.5 2707,-171.5 2707,-171.5 2713,-171.5 2719,-177.5 2719,-183.5 2719,-183.5 2719,-195.5 2719,-195.5 2719,-201.5 2713,-207.5 2707,-207.5 2707,-207.5 2677,-207.5 2677,-207.5 2671,-207.5 2665,-201.5 2665,-195.5 2665,-195.5 2665,-183.5 2665,-183.5 2665,-177.5 2671,-171.5 2677,-171.5"/>
<text text-anchor="middle" x="2692" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_dtb_walker_cache_cpu_side -->
<g id="node87" class="node">
<title>system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2660,-40.5C2660,-40.5 2712,-40.5 2712,-40.5 2718,-40.5 2724,-46.5 2724,-52.5 2724,-52.5 2724,-64.5 2724,-64.5 2724,-70.5 2718,-76.5 2712,-76.5 2712,-76.5 2660,-76.5 2660,-76.5 2654,-76.5 2648,-70.5 2648,-64.5 2648,-64.5 2648,-52.5 2648,-52.5 2648,-46.5 2654,-40.5 2660,-40.5"/>
<text text-anchor="middle" x="2686" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu5_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2691.1657,-171.285C2690.1627,-149.3856 2688.4681,-112.3861 2687.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="2690.7812,-86.3896 2686.8272,-76.5603 2683.7885,-86.71 2690.7812,-86.3896"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2293,-40.5C2293,-40.5 2353,-40.5 2353,-40.5 2359,-40.5 2365,-46.5 2365,-52.5 2365,-52.5 2365,-64.5 2365,-64.5 2365,-70.5 2359,-76.5 2353,-76.5 2353,-76.5 2293,-76.5 2293,-76.5 2287,-76.5 2281,-70.5 2281,-64.5 2281,-64.5 2281,-52.5 2281,-52.5 2281,-46.5 2287,-40.5 2293,-40.5"/>
<text text-anchor="middle" x="2323" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2062,-40.5C2062,-40.5 2122,-40.5 2122,-40.5 2128,-40.5 2134,-46.5 2134,-52.5 2134,-52.5 2134,-64.5 2134,-64.5 2134,-70.5 2128,-76.5 2122,-76.5 2122,-76.5 2062,-76.5 2062,-76.5 2056,-76.5 2050,-70.5 2050,-64.5 2050,-64.5 2050,-52.5 2050,-52.5 2050,-46.5 2056,-40.5 2062,-40.5"/>
<text text-anchor="middle" x="2092" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_itb_walker_cache_mem_side -->
<g id="node86" class="node">
<title>system_cpu5_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2552,-40.5C2552,-40.5 2612,-40.5 2612,-40.5 2618,-40.5 2624,-46.5 2624,-52.5 2624,-52.5 2624,-64.5 2624,-64.5 2624,-70.5 2618,-76.5 2612,-76.5 2612,-76.5 2552,-76.5 2552,-76.5 2546,-76.5 2540,-70.5 2540,-64.5 2540,-64.5 2540,-52.5 2540,-52.5 2540,-46.5 2546,-40.5 2552,-40.5"/>
<text text-anchor="middle" x="2582" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dtb_walker_cache_mem_side -->
<g id="node88" class="node">
<title>system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2754,-40.5C2754,-40.5 2814,-40.5 2814,-40.5 2820,-40.5 2826,-46.5 2826,-52.5 2826,-52.5 2826,-64.5 2826,-64.5 2826,-70.5 2820,-76.5 2814,-76.5 2814,-76.5 2754,-76.5 2754,-76.5 2748,-76.5 2742,-70.5 2742,-64.5 2742,-64.5 2742,-52.5 2742,-52.5 2742,-46.5 2748,-40.5 2754,-40.5"/>
<text text-anchor="middle" x="2784" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_interrupts_int_requestor -->
<g id="node89" class="node">
<title>system_cpu5_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2350.5,-171.5C2350.5,-171.5 2427.5,-171.5 2427.5,-171.5 2433.5,-171.5 2439.5,-177.5 2439.5,-183.5 2439.5,-183.5 2439.5,-195.5 2439.5,-195.5 2439.5,-201.5 2433.5,-207.5 2427.5,-207.5 2427.5,-207.5 2350.5,-207.5 2350.5,-207.5 2344.5,-207.5 2338.5,-201.5 2338.5,-195.5 2338.5,-195.5 2338.5,-183.5 2338.5,-183.5 2338.5,-177.5 2344.5,-171.5 2350.5,-171.5"/>
<text text-anchor="middle" x="2389" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu5_interrupts_int_responder -->
<g id="node90" class="node">
<title>system_cpu5_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2226,-171.5C2226,-171.5 2308,-171.5 2308,-171.5 2314,-171.5 2320,-177.5 2320,-183.5 2320,-183.5 2320,-195.5 2320,-195.5 2320,-201.5 2314,-207.5 2308,-207.5 2308,-207.5 2226,-207.5 2226,-207.5 2220,-207.5 2214,-201.5 2214,-195.5 2214,-195.5 2214,-183.5 2214,-183.5 2214,-177.5 2220,-171.5 2226,-171.5"/>
<text text-anchor="middle" x="2267" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu5_interrupts_pio -->
<g id="node91" class="node">
<title>system_cpu5_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2154,-171.5C2154,-171.5 2184,-171.5 2184,-171.5 2190,-171.5 2196,-177.5 2196,-183.5 2196,-183.5 2196,-195.5 2196,-195.5 2196,-201.5 2190,-207.5 2184,-207.5 2184,-207.5 2154,-207.5 2154,-207.5 2148,-207.5 2142,-201.5 2142,-195.5 2142,-195.5 2142,-183.5 2142,-183.5 2142,-177.5 2148,-171.5 2154,-171.5"/>
<text text-anchor="middle" x="2169" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu6_icache_port -->
<g id="node92" class="node">
<title>system_cpu6_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4317,-171.5C4317,-171.5 4385,-171.5 4385,-171.5 4391,-171.5 4397,-177.5 4397,-183.5 4397,-183.5 4397,-195.5 4397,-195.5 4397,-201.5 4391,-207.5 4385,-207.5 4385,-207.5 4317,-207.5 4317,-207.5 4311,-207.5 4305,-201.5 4305,-195.5 4305,-195.5 4305,-183.5 4305,-183.5 4305,-177.5 4311,-171.5 4317,-171.5"/>
<text text-anchor="middle" x="4351" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu6_icache_cpu_side -->
<g id="node96" class="node">
<title>system_cpu6_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4513,-40.5C4513,-40.5 4565,-40.5 4565,-40.5 4571,-40.5 4577,-46.5 4577,-52.5 4577,-52.5 4577,-64.5 4577,-64.5 4577,-70.5 4571,-76.5 4565,-76.5 4565,-76.5 4513,-76.5 4513,-76.5 4507,-76.5 4501,-70.5 4501,-64.5 4501,-64.5 4501,-52.5 4501,-52.5 4501,-46.5 4507,-40.5 4513,-40.5"/>
<text text-anchor="middle" x="4539" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side -->
<g id="edge26" class="edge">
<title>system_cpu6_icache_port&#45;&gt;system_cpu6_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4369.3708,-171.2426C4378.7563,-162.8042 4390.7606,-153.2836 4403,-147 4439.4461,-128.289 4458.2391,-146.2082 4492,-123 4505.8228,-113.4978 4517.0828,-98.5584 4525.1127,-85.4493"/>
<polygon fill="#000000" stroke="#000000" points="4528.1647,-87.1631 4530.1475,-76.7554 4522.1072,-83.6549 4528.1647,-87.1631"/>
</g>
<!-- system_cpu6_dcache_port -->
<g id="node93" class="node">
<title>system_cpu6_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4201,-171.5C4201,-171.5 4275,-171.5 4275,-171.5 4281,-171.5 4287,-177.5 4287,-183.5 4287,-183.5 4287,-195.5 4287,-195.5 4287,-201.5 4281,-207.5 4275,-207.5 4275,-207.5 4201,-207.5 4201,-207.5 4195,-207.5 4189,-201.5 4189,-195.5 4189,-195.5 4189,-183.5 4189,-183.5 4189,-177.5 4195,-171.5 4201,-171.5"/>
<text text-anchor="middle" x="4238" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu6_dcache_cpu_side -->
<g id="node98" class="node">
<title>system_cpu6_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4311,-40.5C4311,-40.5 4363,-40.5 4363,-40.5 4369,-40.5 4375,-46.5 4375,-52.5 4375,-52.5 4375,-64.5 4375,-64.5 4375,-70.5 4369,-76.5 4363,-76.5 4363,-76.5 4311,-76.5 4311,-76.5 4305,-76.5 4299,-70.5 4299,-64.5 4299,-64.5 4299,-52.5 4299,-52.5 4299,-46.5 4305,-40.5 4311,-40.5"/>
<text text-anchor="middle" x="4337" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side -->
<g id="edge27" class="edge">
<title>system_cpu6_dcache_port&#45;&gt;system_cpu6_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4252.5148,-171.2823C4263.0386,-157.9906 4277.5488,-139.4922 4290,-123 4299.4051,-110.5426 4309.6343,-96.5585 4318.141,-84.8038"/>
<polygon fill="#000000" stroke="#000000" points="4320.9809,-86.8496 4323.9943,-76.6923 4315.3044,-82.7534 4320.9809,-86.8496"/>
</g>
<!-- system_cpu6_mmu_itb_walker_port -->
<g id="node94" class="node">
<title>system_cpu6_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4765,-171.5C4765,-171.5 4795,-171.5 4795,-171.5 4801,-171.5 4807,-177.5 4807,-183.5 4807,-183.5 4807,-195.5 4807,-195.5 4807,-201.5 4801,-207.5 4795,-207.5 4795,-207.5 4765,-207.5 4765,-207.5 4759,-207.5 4753,-201.5 4753,-195.5 4753,-195.5 4753,-183.5 4753,-183.5 4753,-177.5 4759,-171.5 4765,-171.5"/>
<text text-anchor="middle" x="4780" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_itb_walker_cache_cpu_side -->
<g id="node100" class="node">
<title>system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4726,-40.5C4726,-40.5 4778,-40.5 4778,-40.5 4784,-40.5 4790,-46.5 4790,-52.5 4790,-52.5 4790,-64.5 4790,-64.5 4790,-70.5 4784,-76.5 4778,-76.5 4778,-76.5 4726,-76.5 4726,-76.5 4720,-76.5 4714,-70.5 4714,-64.5 4714,-64.5 4714,-52.5 4714,-52.5 4714,-46.5 4720,-40.5 4726,-40.5"/>
<text text-anchor="middle" x="4752" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge">
<title>system_cpu6_mmu_itb_walker_port&#45;&gt;system_cpu6_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4776.1067,-171.285C4771.405,-149.2878 4763.447,-112.0554 4757.9685,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="4761.3732,-85.6078 4755.8602,-76.5603 4754.5278,-87.071 4761.3732,-85.6078"/>
</g>
<!-- system_cpu6_mmu_dtb_walker_port -->
<g id="node95" class="node">
<title>system_cpu6_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M4950,-171.5C4950,-171.5 4980,-171.5 4980,-171.5 4986,-171.5 4992,-177.5 4992,-183.5 4992,-183.5 4992,-195.5 4992,-195.5 4992,-201.5 4986,-207.5 4980,-207.5 4980,-207.5 4950,-207.5 4950,-207.5 4944,-207.5 4938,-201.5 4938,-195.5 4938,-195.5 4938,-183.5 4938,-183.5 4938,-177.5 4944,-171.5 4950,-171.5"/>
<text text-anchor="middle" x="4965" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu6_dtb_walker_cache_cpu_side -->
<g id="node102" class="node">
<title>system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4933,-40.5C4933,-40.5 4985,-40.5 4985,-40.5 4991,-40.5 4997,-46.5 4997,-52.5 4997,-52.5 4997,-64.5 4997,-64.5 4997,-70.5 4991,-76.5 4985,-76.5 4985,-76.5 4933,-76.5 4933,-76.5 4927,-76.5 4921,-70.5 4921,-64.5 4921,-64.5 4921,-52.5 4921,-52.5 4921,-46.5 4927,-40.5 4933,-40.5"/>
<text text-anchor="middle" x="4959" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side -->
<g id="edge29" class="edge">
<title>system_cpu6_mmu_dtb_walker_port&#45;&gt;system_cpu6_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M4964.1657,-171.285C4963.1627,-149.3856 4961.4681,-112.3861 4960.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="4963.7812,-86.3896 4959.8272,-76.5603 4956.7885,-86.71 4963.7812,-86.3896"/>
</g>
<!-- system_cpu6_icache_mem_side -->
<g id="node97" class="node">
<title>system_cpu6_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4411,-40.5C4411,-40.5 4471,-40.5 4471,-40.5 4477,-40.5 4483,-46.5 4483,-52.5 4483,-52.5 4483,-64.5 4483,-64.5 4483,-70.5 4477,-76.5 4471,-76.5 4471,-76.5 4411,-76.5 4411,-76.5 4405,-76.5 4399,-70.5 4399,-64.5 4399,-64.5 4399,-52.5 4399,-52.5 4399,-46.5 4405,-40.5 4411,-40.5"/>
<text text-anchor="middle" x="4441" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dcache_mem_side -->
<g id="node99" class="node">
<title>system_cpu6_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4209,-40.5C4209,-40.5 4269,-40.5 4269,-40.5 4275,-40.5 4281,-46.5 4281,-52.5 4281,-52.5 4281,-64.5 4281,-64.5 4281,-70.5 4275,-76.5 4269,-76.5 4269,-76.5 4209,-76.5 4209,-76.5 4203,-76.5 4197,-70.5 4197,-64.5 4197,-64.5 4197,-52.5 4197,-52.5 4197,-46.5 4203,-40.5 4209,-40.5"/>
<text text-anchor="middle" x="4239" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_itb_walker_cache_mem_side -->
<g id="node101" class="node">
<title>system_cpu6_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4624,-40.5C4624,-40.5 4684,-40.5 4684,-40.5 4690,-40.5 4696,-46.5 4696,-52.5 4696,-52.5 4696,-64.5 4696,-64.5 4696,-70.5 4690,-76.5 4684,-76.5 4684,-76.5 4624,-76.5 4624,-76.5 4618,-76.5 4612,-70.5 4612,-64.5 4612,-64.5 4612,-52.5 4612,-52.5 4612,-46.5 4618,-40.5 4624,-40.5"/>
<text text-anchor="middle" x="4654" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_dtb_walker_cache_mem_side -->
<g id="node103" class="node">
<title>system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4831,-40.5C4831,-40.5 4891,-40.5 4891,-40.5 4897,-40.5 4903,-46.5 4903,-52.5 4903,-52.5 4903,-64.5 4903,-64.5 4903,-70.5 4897,-76.5 4891,-76.5 4891,-76.5 4831,-76.5 4831,-76.5 4825,-76.5 4819,-70.5 4819,-64.5 4819,-64.5 4819,-52.5 4819,-52.5 4819,-46.5 4825,-40.5 4831,-40.5"/>
<text text-anchor="middle" x="4861" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu6_interrupts_int_requestor -->
<g id="node104" class="node">
<title>system_cpu6_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M4623.5,-171.5C4623.5,-171.5 4700.5,-171.5 4700.5,-171.5 4706.5,-171.5 4712.5,-177.5 4712.5,-183.5 4712.5,-183.5 4712.5,-195.5 4712.5,-195.5 4712.5,-201.5 4706.5,-207.5 4700.5,-207.5 4700.5,-207.5 4623.5,-207.5 4623.5,-207.5 4617.5,-207.5 4611.5,-201.5 4611.5,-195.5 4611.5,-195.5 4611.5,-183.5 4611.5,-183.5 4611.5,-177.5 4617.5,-171.5 4623.5,-171.5"/>
<text text-anchor="middle" x="4662" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu6_interrupts_int_responder -->
<g id="node105" class="node">
<title>system_cpu6_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M4499,-171.5C4499,-171.5 4581,-171.5 4581,-171.5 4587,-171.5 4593,-177.5 4593,-183.5 4593,-183.5 4593,-195.5 4593,-195.5 4593,-201.5 4587,-207.5 4581,-207.5 4581,-207.5 4499,-207.5 4499,-207.5 4493,-207.5 4487,-201.5 4487,-195.5 4487,-195.5 4487,-183.5 4487,-183.5 4487,-177.5 4493,-171.5 4499,-171.5"/>
<text text-anchor="middle" x="4540" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu6_interrupts_pio -->
<g id="node106" class="node">
<title>system_cpu6_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M4427,-171.5C4427,-171.5 4457,-171.5 4457,-171.5 4463,-171.5 4469,-177.5 4469,-183.5 4469,-183.5 4469,-195.5 4469,-195.5 4469,-201.5 4463,-207.5 4457,-207.5 4457,-207.5 4427,-207.5 4427,-207.5 4421,-207.5 4415,-201.5 4415,-195.5 4415,-195.5 4415,-183.5 4415,-183.5 4415,-177.5 4421,-171.5 4427,-171.5"/>
<text text-anchor="middle" x="4442" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu7_icache_port -->
<g id="node107" class="node">
<title>system_cpu7_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2986,-171.5C2986,-171.5 3054,-171.5 3054,-171.5 3060,-171.5 3066,-177.5 3066,-183.5 3066,-183.5 3066,-195.5 3066,-195.5 3066,-201.5 3060,-207.5 3054,-207.5 3054,-207.5 2986,-207.5 2986,-207.5 2980,-207.5 2974,-201.5 2974,-195.5 2974,-195.5 2974,-183.5 2974,-183.5 2974,-177.5 2980,-171.5 2986,-171.5"/>
<text text-anchor="middle" x="3020" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu7_icache_cpu_side -->
<g id="node111" class="node">
<title>system_cpu7_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3141,-40.5C3141,-40.5 3193,-40.5 3193,-40.5 3199,-40.5 3205,-46.5 3205,-52.5 3205,-52.5 3205,-64.5 3205,-64.5 3205,-70.5 3199,-76.5 3193,-76.5 3193,-76.5 3141,-76.5 3141,-76.5 3135,-76.5 3129,-70.5 3129,-64.5 3129,-64.5 3129,-52.5 3129,-52.5 3129,-46.5 3135,-40.5 3141,-40.5"/>
<text text-anchor="middle" x="3167" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side -->
<g id="edge30" class="edge">
<title>system_cpu7_icache_port&#45;&gt;system_cpu7_icache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3040.4397,-171.285C3066.111,-148.4079 3110.2732,-109.0525 3139.0527,-83.4055"/>
<polygon fill="#000000" stroke="#000000" points="3141.5968,-85.8264 3146.7339,-76.5603 3136.9396,-80.6004 3141.5968,-85.8264"/>
</g>
<!-- system_cpu7_dcache_port -->
<g id="node108" class="node">
<title>system_cpu7_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2870,-171.5C2870,-171.5 2944,-171.5 2944,-171.5 2950,-171.5 2956,-177.5 2956,-183.5 2956,-183.5 2956,-195.5 2956,-195.5 2956,-201.5 2950,-207.5 2944,-207.5 2944,-207.5 2870,-207.5 2870,-207.5 2864,-207.5 2858,-201.5 2858,-195.5 2858,-195.5 2858,-183.5 2858,-183.5 2858,-177.5 2864,-171.5 2870,-171.5"/>
<text text-anchor="middle" x="2907" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu7_dcache_cpu_side -->
<g id="node113" class="node">
<title>system_cpu7_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2910,-40.5C2910,-40.5 2962,-40.5 2962,-40.5 2968,-40.5 2974,-46.5 2974,-52.5 2974,-52.5 2974,-64.5 2974,-64.5 2974,-70.5 2968,-76.5 2962,-76.5 2962,-76.5 2910,-76.5 2910,-76.5 2904,-76.5 2898,-70.5 2898,-64.5 2898,-64.5 2898,-52.5 2898,-52.5 2898,-46.5 2904,-40.5 2910,-40.5"/>
<text text-anchor="middle" x="2936" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side -->
<g id="edge31" class="edge">
<title>system_cpu7_dcache_port&#45;&gt;system_cpu7_dcache_cpu_side</title>
<path fill="none" stroke="#000000" d="M2911.0323,-171.285C2915.9019,-149.2878 2924.1442,-112.0554 2929.8184,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="2933.2577,-87.0804 2932.0019,-76.5603 2926.4232,-85.5674 2933.2577,-87.0804"/>
</g>
<!-- system_cpu7_mmu_itb_walker_port -->
<g id="node109" class="node">
<title>system_cpu7_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3434,-171.5C3434,-171.5 3464,-171.5 3464,-171.5 3470,-171.5 3476,-177.5 3476,-183.5 3476,-183.5 3476,-195.5 3476,-195.5 3476,-201.5 3470,-207.5 3464,-207.5 3464,-207.5 3434,-207.5 3434,-207.5 3428,-207.5 3422,-201.5 3422,-195.5 3422,-195.5 3422,-183.5 3422,-183.5 3422,-177.5 3428,-171.5 3434,-171.5"/>
<text text-anchor="middle" x="3449" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_itb_walker_cache_cpu_side -->
<g id="node115" class="node">
<title>system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3400,-40.5C3400,-40.5 3452,-40.5 3452,-40.5 3458,-40.5 3464,-46.5 3464,-52.5 3464,-52.5 3464,-64.5 3464,-64.5 3464,-70.5 3458,-76.5 3452,-76.5 3452,-76.5 3400,-76.5 3400,-76.5 3394,-76.5 3388,-70.5 3388,-64.5 3388,-64.5 3388,-52.5 3388,-52.5 3388,-46.5 3394,-40.5 3400,-40.5"/>
<text text-anchor="middle" x="3426" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side -->
<g id="edge32" class="edge">
<title>system_cpu7_mmu_itb_walker_port&#45;&gt;system_cpu7_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3445.8019,-171.285C3441.9398,-149.2878 3435.4029,-112.0554 3430.9027,-86.4238"/>
<polygon fill="#000000" stroke="#000000" points="3434.3475,-85.8044 3429.1709,-76.5603 3427.453,-87.0149 3434.3475,-85.8044"/>
</g>
<!-- system_cpu7_mmu_dtb_walker_port -->
<g id="node110" class="node">
<title>system_cpu7_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3619,-171.5C3619,-171.5 3649,-171.5 3649,-171.5 3655,-171.5 3661,-177.5 3661,-183.5 3661,-183.5 3661,-195.5 3661,-195.5 3661,-201.5 3655,-207.5 3649,-207.5 3649,-207.5 3619,-207.5 3619,-207.5 3613,-207.5 3607,-201.5 3607,-195.5 3607,-195.5 3607,-183.5 3607,-183.5 3607,-177.5 3613,-171.5 3619,-171.5"/>
<text text-anchor="middle" x="3634" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu7_dtb_walker_cache_cpu_side -->
<g id="node117" class="node">
<title>system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3602,-40.5C3602,-40.5 3654,-40.5 3654,-40.5 3660,-40.5 3666,-46.5 3666,-52.5 3666,-52.5 3666,-64.5 3666,-64.5 3666,-70.5 3660,-76.5 3654,-76.5 3654,-76.5 3602,-76.5 3602,-76.5 3596,-76.5 3590,-70.5 3590,-64.5 3590,-64.5 3590,-52.5 3590,-52.5 3590,-46.5 3596,-40.5 3602,-40.5"/>
<text text-anchor="middle" x="3628" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side -->
<g id="edge33" class="edge">
<title>system_cpu7_mmu_dtb_walker_port&#45;&gt;system_cpu7_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="#000000" d="M3633.1657,-171.285C3632.1627,-149.3856 3630.4681,-112.3861 3629.2946,-86.7663"/>
<polygon fill="#000000" stroke="#000000" points="3632.7812,-86.3896 3628.8272,-76.5603 3625.7885,-86.71 3632.7812,-86.3896"/>
</g>
<!-- system_cpu7_icache_mem_side -->
<g id="node112" class="node">
<title>system_cpu7_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3235,-40.5C3235,-40.5 3295,-40.5 3295,-40.5 3301,-40.5 3307,-46.5 3307,-52.5 3307,-52.5 3307,-64.5 3307,-64.5 3307,-70.5 3301,-76.5 3295,-76.5 3295,-76.5 3235,-76.5 3235,-76.5 3229,-76.5 3223,-70.5 3223,-64.5 3223,-64.5 3223,-52.5 3223,-52.5 3223,-46.5 3229,-40.5 3235,-40.5"/>
<text text-anchor="middle" x="3265" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dcache_mem_side -->
<g id="node114" class="node">
<title>system_cpu7_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3004,-40.5C3004,-40.5 3064,-40.5 3064,-40.5 3070,-40.5 3076,-46.5 3076,-52.5 3076,-52.5 3076,-64.5 3076,-64.5 3076,-70.5 3070,-76.5 3064,-76.5 3064,-76.5 3004,-76.5 3004,-76.5 2998,-76.5 2992,-70.5 2992,-64.5 2992,-64.5 2992,-52.5 2992,-52.5 2992,-46.5 2998,-40.5 3004,-40.5"/>
<text text-anchor="middle" x="3034" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_itb_walker_cache_mem_side -->
<g id="node116" class="node">
<title>system_cpu7_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3494,-40.5C3494,-40.5 3554,-40.5 3554,-40.5 3560,-40.5 3566,-46.5 3566,-52.5 3566,-52.5 3566,-64.5 3566,-64.5 3566,-70.5 3560,-76.5 3554,-76.5 3554,-76.5 3494,-76.5 3494,-76.5 3488,-76.5 3482,-70.5 3482,-64.5 3482,-64.5 3482,-52.5 3482,-52.5 3482,-46.5 3488,-40.5 3494,-40.5"/>
<text text-anchor="middle" x="3524" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_dtb_walker_cache_mem_side -->
<g id="node118" class="node">
<title>system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3696,-40.5C3696,-40.5 3756,-40.5 3756,-40.5 3762,-40.5 3768,-46.5 3768,-52.5 3768,-52.5 3768,-64.5 3768,-64.5 3768,-70.5 3762,-76.5 3756,-76.5 3756,-76.5 3696,-76.5 3696,-76.5 3690,-76.5 3684,-70.5 3684,-64.5 3684,-64.5 3684,-52.5 3684,-52.5 3684,-46.5 3690,-40.5 3696,-40.5"/>
<text text-anchor="middle" x="3726" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu7_interrupts_int_requestor -->
<g id="node119" class="node">
<title>system_cpu7_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3292.5,-171.5C3292.5,-171.5 3369.5,-171.5 3369.5,-171.5 3375.5,-171.5 3381.5,-177.5 3381.5,-183.5 3381.5,-183.5 3381.5,-195.5 3381.5,-195.5 3381.5,-201.5 3375.5,-207.5 3369.5,-207.5 3369.5,-207.5 3292.5,-207.5 3292.5,-207.5 3286.5,-207.5 3280.5,-201.5 3280.5,-195.5 3280.5,-195.5 3280.5,-183.5 3280.5,-183.5 3280.5,-177.5 3286.5,-171.5 3292.5,-171.5"/>
<text text-anchor="middle" x="3331" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu7_interrupts_int_responder -->
<g id="node120" class="node">
<title>system_cpu7_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3168,-171.5C3168,-171.5 3250,-171.5 3250,-171.5 3256,-171.5 3262,-177.5 3262,-183.5 3262,-183.5 3262,-195.5 3262,-195.5 3262,-201.5 3256,-207.5 3250,-207.5 3250,-207.5 3168,-207.5 3168,-207.5 3162,-207.5 3156,-201.5 3156,-195.5 3156,-195.5 3156,-183.5 3156,-183.5 3156,-177.5 3162,-171.5 3168,-171.5"/>
<text text-anchor="middle" x="3209" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu7_interrupts_pio -->
<g id="node121" class="node">
<title>system_cpu7_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3096,-171.5C3096,-171.5 3126,-171.5 3126,-171.5 3132,-171.5 3138,-177.5 3138,-183.5 3138,-183.5 3138,-195.5 3138,-195.5 3138,-201.5 3132,-207.5 3126,-207.5 3126,-207.5 3096,-207.5 3096,-207.5 3090,-207.5 3084,-201.5 3084,-195.5 3084,-195.5 3084,-183.5 3084,-183.5 3084,-177.5 3090,-171.5 3096,-171.5"/>
<text text-anchor="middle" x="3111" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge35" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3953.355,-426.3882C4442.4608,-425.5223 7391.9716,-419.1758 7428,-392 7486.6929,-347.7287 7490.2533,-248.5893 7489.0384,-207.6839"/>
<polygon fill="#000000" stroke="#000000" points="3953.2633,-422.8882 3943.2695,-426.4059 3953.2756,-429.8882 3953.2633,-422.8882"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge36" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3953.4256,-426.1715C4262.1703,-424.5538 5511.889,-416.5006 5544,-392 5602.4473,-347.405 5606.1468,-248.4489 5605.0038,-207.6382"/>
<polygon fill="#000000" stroke="#000000" points="3953.2545,-422.6722 3943.2728,-426.2241 3953.2908,-429.6721 3953.2545,-422.6722"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge37" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3953.4499,-426.1422C4361.8371,-423.9415 6460.0003,-411.6833 6486,-392 6544.6147,-347.6253 6548.2194,-248.5445 6547.0274,-207.6693"/>
<polygon fill="#000000" stroke="#000000" points="3953.2508,-422.6431 3943.2697,-426.1969 3953.2884,-429.643 3953.2508,-422.6431"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge38" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3836.7974,-404.9915C3830.575,-402.9443 3824.2076,-401.191 3818,-400 3795.9439,-395.7683 602.5274,-404.6931 584,-392 521.4254,-349.1304 508.4113,-248.7442 505.7076,-207.5883"/>
<polygon fill="#000000" stroke="#000000" points="3835.8173,-408.3577 3846.412,-408.412 3838.1636,-401.7626 3835.8173,-408.3577"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor -->
<g id="edge39" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu4_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3836.7962,-404.9976C3830.5741,-402.9494 3824.207,-401.1941 3818,-400 3802.3699,-396.993 1539.1262,-401.0025 1526,-392 1463.4472,-349.0986 1450.4207,-248.7305 1447.7107,-207.5839"/>
<polygon fill="#000000" stroke="#000000" points="3835.816,-408.3638 3846.4107,-408.419 3838.1629,-401.7689 3835.816,-408.3638"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor -->
<g id="edge40" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu5_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3836.7934,-405.0122C3830.5717,-402.9615 3824.2055,-401.2017 3818,-400 3799.5917,-396.4352 2483.4501,-402.624 2468,-392 2405.4995,-349.0224 2392.4432,-248.6978 2389.7179,-207.5734"/>
<polygon fill="#000000" stroke="#000000" points="3835.8127,-408.3783 3846.4074,-408.4359 3838.1611,-401.7839 3835.8127,-408.3783"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor -->
<g id="edge41" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu6_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3953.1168,-425.34C4127.2398,-422.0929 4576.738,-411.8259 4602,-392 4659.8334,-346.6117 4663.8806,-248.105 4662.9173,-207.5264"/>
<polygon fill="#000000" stroke="#000000" points="3952.9782,-421.8418 3943.0444,-425.5257 3953.1073,-428.8407 3952.9782,-421.8418"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor -->
<g id="edge42" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu7_interrupts_int_requestor</title>
<path fill="none" stroke="#000000" d="M3836.5348,-405.0139C3830.3931,-402.9833 3824.1167,-401.228 3818,-400 3795.7725,-395.5377 3428.5924,-404.973 3410,-392 3347.7949,-348.5959 3334.5701,-248.5146 3331.7588,-207.5143"/>
<polygon fill="#000000" stroke="#000000" points="3835.4383,-408.3387 3846.033,-408.3952 3837.786,-401.7441 3835.4383,-408.3387"/>
</g>
<!-- system_l2_mem_side -->
<g id="node125" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3893,-40.5C3893,-40.5 3953,-40.5 3953,-40.5 3959,-40.5 3965,-46.5 3965,-52.5 3965,-52.5 3965,-64.5 3965,-64.5 3965,-70.5 3959,-76.5 3953,-76.5 3953,-76.5 3893,-76.5 3893,-76.5 3887,-76.5 3881,-70.5 3881,-64.5 3881,-64.5 3881,-52.5 3881,-52.5 3881,-46.5 3887,-40.5 3893,-40.5"/>
<text text-anchor="middle" x="3923" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="#000000" d="M3829.7558,-404.6349C3812.5756,-397.8275 3798.0373,-392.0549 3798,-392 3767.4098,-346.9618 3772.9862,-195.3581 3798,-147 3815.2861,-113.5814 3851.6524,-90.0679 3880.7251,-75.7196"/>
<polygon fill="#000000" stroke="#000000" points="3828.9107,-408.0647 3839.4969,-408.4936 3831.4887,-401.5567 3828.9107,-408.0647"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node123" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3695.5,-408.5C3695.5,-408.5 3796.5,-408.5 3796.5,-408.5 3802.5,-408.5 3808.5,-414.5 3808.5,-420.5 3808.5,-420.5 3808.5,-432.5 3808.5,-432.5 3808.5,-438.5 3802.5,-444.5 3796.5,-444.5 3796.5,-444.5 3695.5,-444.5 3695.5,-444.5 3689.5,-444.5 3683.5,-438.5 3683.5,-432.5 3683.5,-432.5 3683.5,-420.5 3683.5,-420.5 3683.5,-414.5 3689.5,-408.5 3695.5,-408.5"/>
<text text-anchor="middle" x="3746" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge44" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3787.5704,-408.406C3797.3688,-404.9297 3807.9049,-401.8108 3818,-400 3841.8281,-395.726 7284.5535,-406.4181 7304,-392 7358.8223,-351.3534 7366.7395,-263.1894 7366.9492,-217.7847"/>
<polygon fill="#000000" stroke="#000000" points="7370.4488,-217.708 7366.8712,-207.7355 7363.449,-217.7624 7370.4488,-217.708"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge43" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3787.5704,-408.4063C3797.3689,-404.93 3807.9049,-401.811 3818,-400 3829.685,-397.9038 7228.0018,-399.7438 7237,-392 7286.9135,-349.0445 7280.842,-262.2949 7273.6592,-217.5714"/>
<polygon fill="#000000" stroke="#000000" points="7277.099,-216.9228 7271.9385,-207.6697 7270.2024,-218.1213 7277.099,-216.9228"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge46" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3787.574,-408.4259C3797.3722,-404.9487 3807.9073,-401.8244 3818,-400 3839.8954,-396.0421 5402.1444,-405.276 5420,-392 5474.7674,-351.2794 5482.7094,-263.1488 5482.9367,-217.7679"/>
<polygon fill="#000000" stroke="#000000" points="5486.4364,-217.6982 5482.8628,-207.7242 5479.4366,-217.7497 5486.4364,-217.6982"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge45" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3787.5742,-408.4276C3797.3725,-404.9502 3807.9075,-401.8255 3818,-400 3838.9793,-396.2054 5336.8605,-405.93 5353,-392 5402.8518,-348.9729 5396.8079,-262.2552 5389.645,-217.555"/>
<polygon fill="#000000" stroke="#000000" points="5393.0861,-216.9135 5387.929,-207.6586 5386.189,-218.1095 5393.0861,-216.9135"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge48" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3787.5715,-408.4123C3797.3699,-404.9357 3807.9057,-401.815 3818,-400 3835.3879,-396.8735 6347.8129,-402.528 6362,-392 6416.805,-351.3301 6424.73,-263.1766 6424.9452,-217.7794"/>
<polygon fill="#000000" stroke="#000000" points="6428.4449,-217.7049 6424.8685,-207.7319 6421.4451,-217.7584 6428.4449,-217.7049"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge47" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3787.5716,-408.4129C3797.37,-404.9363 3807.9057,-401.8155 3818,-400 3834.9298,-396.9551 6281.9669,-403.2263 6295,-392 6344.8944,-349.0223 6338.8314,-262.2826 6331.6548,-217.5663"/>
<polygon fill="#000000" stroke="#000000" points="6335.095,-216.9199 6329.9356,-207.6662 6328.1983,-218.1176 6335.095,-216.9199"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge50" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3683.3456,-426.3478C3230.8736,-425.1892 479.7445,-417.1146 446,-392 391.1757,-351.1966 382.7336,-263.1032 382.2356,-217.7491"/>
<polygon fill="#000000" stroke="#000000" points="385.7355,-217.7164 382.2492,-207.7116 378.7355,-217.7068 385.7355,-217.7164"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge49" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3683.1695,-426.414C3220.2083,-425.7156 354.3751,-420.2524 321,-392 270.5379,-349.2833 274.2388,-262.427 280.1515,-217.6263"/>
<polygon fill="#000000" stroke="#000000" points="283.6186,-218.1054 281.5895,-207.7067 276.691,-217.1011 283.6186,-218.1054"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder -->
<g id="edge52" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3683.305,-426.0814C3311.5358,-423.5393 1411.6658,-409.6904 1388,-392 1333.261,-351.0822 1324.7806,-263.0403 1324.2549,-217.7232"/>
<polygon fill="#000000" stroke="#000000" points="1327.7549,-217.6967 1324.2622,-207.6942 1320.7549,-217.6916 1327.7549,-217.6967"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio -->
<g id="edge51" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu4_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3683.4018,-426.1708C3300.2019,-424.091 1286.7791,-412.2074 1263,-392 1212.6196,-349.1869 1216.284,-262.3737 1222.1703,-217.6041"/>
<polygon fill="#000000" stroke="#000000" points="1225.6365,-218.0894 1223.6022,-207.6917 1218.7084,-217.0886 1225.6365,-218.0894"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder -->
<g id="edge54" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3683.2969,-425.9617C3412.7005,-423.5156 2357.3665,-412.665 2330,-392 2275.4607,-350.8164 2266.8904,-262.8942 2266.3002,-217.6629"/>
<polygon fill="#000000" stroke="#000000" points="2269.8003,-217.651 2266.2926,-207.6537 2262.8003,-217.6564 2269.8003,-217.651"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio -->
<g id="edge53" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu5_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3683.042,-426.1714C3397.1169,-424.5456 2233.5086,-416.4357 2205,-392 2154.9077,-349.0642 2158.3699,-262.6212 2164.1753,-217.8386"/>
<polygon fill="#000000" stroke="#000000" points="2167.6801,-218.0533 2165.6304,-207.6586 2160.7506,-217.0627 2167.6801,-218.0533"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder -->
<g id="edge56" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3787.5836,-408.4787C3797.3814,-404.999 3807.9139,-401.8603 3818,-400 3836.0305,-396.6744 4463.3257,-402.992 4478,-392 4532.622,-351.0845 4540.6294,-263.0416 4540.9037,-217.7237"/>
<polygon fill="#000000" stroke="#000000" points="4544.4036,-217.6723 4540.8406,-207.6945 4537.4037,-217.7164 4544.4036,-217.6723"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio -->
<g id="edge55" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu6_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3787.5855,-408.4888C3797.3832,-405.0086 3807.9152,-401.8672 3818,-400 3834.1984,-397.0008 4398.5737,-402.8152 4411,-392 4460.6733,-348.7669 4454.709,-262.1412 4447.604,-217.5076"/>
<polygon fill="#000000" stroke="#000000" points="4451.0487,-216.887 4445.9013,-207.6266 4444.1504,-218.0758 4451.0487,-216.887"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder -->
<g id="edge58" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_int_responder</title>
<path fill="none" stroke="#000000" d="M3683.4537,-425.8165C3562.0362,-423.9348 3303.505,-417.007 3272,-392 3218.7172,-349.7069 3209.5298,-262.9789 3208.5425,-217.9878"/>
<polygon fill="#000000" stroke="#000000" points="3212.0402,-217.7248 3208.4454,-207.7585 3205.0405,-217.7913 3212.0402,-217.7248"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio -->
<g id="edge57" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu7_interrupts_pio</title>
<path fill="none" stroke="#000000" d="M3683.2559,-424.9622C3533.6346,-421.0172 3166.812,-409.5948 3147,-392 3097.6699,-348.1906 3100.7942,-262.135 3106.3524,-217.6356"/>
<polygon fill="#000000" stroke="#000000" points="3109.8479,-217.9077 3107.7489,-207.5229 3102.9137,-216.9501 3109.8479,-217.9077"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node128" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3824,-171.5C3824,-171.5 3854,-171.5 3854,-171.5 3860,-171.5 3866,-177.5 3866,-183.5 3866,-183.5 3866,-195.5 3866,-195.5 3866,-201.5 3860,-207.5 3854,-207.5 3854,-207.5 3824,-207.5 3824,-207.5 3818,-207.5 3812,-201.5 3812,-195.5 3812,-195.5 3812,-183.5 3812,-183.5 3812,-177.5 3818,-171.5 3824,-171.5"/>
<text text-anchor="middle" x="3839" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge59" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="#000000" d="M3755.9649,-408.4476C3758.707,-403.2084 3761.5878,-397.4337 3764,-392 3791.0895,-330.9782 3816.784,-256.8607 3829.915,-217.3976"/>
<polygon fill="#000000" stroke="#000000" points="3833.3109,-218.2756 3833.1263,-207.6824 3826.6646,-216.0787 3833.3109,-218.2756"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node124" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3995,-40.5C3995,-40.5 4047,-40.5 4047,-40.5 4053,-40.5 4059,-46.5 4059,-52.5 4059,-52.5 4059,-64.5 4059,-64.5 4059,-70.5 4053,-76.5 4047,-76.5 4047,-76.5 3995,-76.5 3995,-76.5 3989,-76.5 3983,-70.5 3983,-64.5 3983,-64.5 3983,-52.5 3983,-52.5 3983,-46.5 3989,-40.5 3995,-40.5"/>
<text text-anchor="middle" x="4021" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node126" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3917,-171.5C3917,-171.5 4009,-171.5 4009,-171.5 4015,-171.5 4021,-177.5 4021,-183.5 4021,-183.5 4021,-195.5 4021,-195.5 4021,-201.5 4015,-207.5 4009,-207.5 4009,-207.5 3917,-207.5 3917,-207.5 3911,-207.5 3905,-201.5 3905,-195.5 3905,-195.5 3905,-183.5 3905,-183.5 3905,-177.5 3911,-171.5 3917,-171.5"/>
<text text-anchor="middle" x="3963" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge60" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.549,-165.4129C4004.6959,-158.024 4017.8151,-150.8352 4031,-147 4115.8736,-122.3118 7133.0525,-160.702 7213,-123 7233.2099,-113.4693 7248.5511,-92.2918 7257.6244,-76.7934"/>
<polygon fill="#000000" stroke="#000000" points="3991.2728,-162.733 3985.0686,-171.3213 3995.2744,-168.4765 3991.2728,-162.733"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge61" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5508,-165.4192C4004.6979,-158.0309 4017.8168,-150.8408 4031,-147 4183.6588,-102.5245 6736.6662,-152.0263 6893,-123 6941.4447,-114.0053 6994.0629,-92.3746 7028.172,-76.6361"/>
<polygon fill="#000000" stroke="#000000" points="3991.275,-162.739 3985.0702,-171.3269 3995.2762,-168.4828 3991.275,-162.739"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge62" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.548,-165.4096C4004.6949,-158.0204 4017.8143,-150.8323 4031,-147 4121.2672,-120.7649 7328.2114,-159.1134 7415,-123 7437.6037,-113.5944 7456.5344,-92.1638 7468.0314,-76.5795"/>
<polygon fill="#000000" stroke="#000000" points="3991.2716,-162.7298 3985.0678,-171.3184 3995.2734,-168.4731 3991.2716,-162.7298"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge63" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5471,-165.4064C4004.6939,-158.017 4017.8135,-150.8295 4031,-147 4126.9545,-119.1338 7536.6955,-163.5867 7628,-123 7649.3562,-113.5067 7666.369,-92.0939 7676.5357,-76.5377"/>
<polygon fill="#000000" stroke="#000000" points="3991.2705,-162.7268 3985.067,-171.3156 3995.2725,-168.47 3991.2705,-162.7268"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge64" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.573,-165.4947C4004.722,-158.1127 4017.8363,-150.9073 4031,-147 4100.1418,-126.4768 5263.9358,-154.1197 5329,-123 5349.1575,-113.3588 5364.5089,-92.2029 5373.5989,-76.7397"/>
<polygon fill="#000000" stroke="#000000" points="3991.3021,-162.8107 3985.0897,-171.3931 3995.2982,-168.558 3991.3021,-162.8107"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge65" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5865,-165.5398C4004.7366,-158.1616 4017.8482,-150.9471 4031,-147 4135.1117,-115.754 4902.2908,-143.7052 5009,-123 5057.214,-113.6448 5109.6634,-92.204 5143.805,-76.6035"/>
<polygon fill="#000000" stroke="#000000" points="3991.3184,-162.8536 3985.1015,-171.4327 3995.3115,-168.603 3991.3184,-162.8536"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge66" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5675,-165.4761C4004.716,-158.0925 4017.8315,-150.891 4031,-147 4110.928,-123.3834 5454.1952,-155.3611 5531,-123 5553.5616,-113.4938 5572.5008,-92.0837 5584.0113,-76.5316"/>
<polygon fill="#000000" stroke="#000000" points="3991.2954,-162.793 3985.0849,-171.3768 3995.2927,-168.5395 3991.2954,-162.793"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge67" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5631,-165.4612C4004.7113,-158.0764 4017.8276,-150.8779 4031,-147 4122.3018,-120.1214 5657.1719,-161.979 5744,-123 5765.3213,-113.4284 5782.3412,-92.0316 5792.5191,-76.5004"/>
<polygon fill="#000000" stroke="#000000" points="3991.29,-162.7789 3985.081,-171.3637 3995.2884,-168.5247 3991.29,-162.7789"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge68" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5559,-165.4366C4004.7034,-158.0497 4017.8212,-150.8561 4031,-147 4150.4434,-112.0505 6158.5215,-176.2614 6271,-123 6291.1948,-113.4372 6306.5389,-92.266 6315.617,-76.7778"/>
<polygon fill="#000000" stroke="#000000" points="3991.2812,-162.7555 3985.0747,-171.3421 3995.2812,-168.5001 3991.2812,-162.7555"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge69" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5598,-165.45C4004.7077,-158.0642 4017.8247,-150.8679 4031,-147 4133.3554,-116.9513 5846.1578,-142.6891 5951,-123 5999.4261,-113.9057 6052.0481,-92.2956 6086.1632,-76.5891"/>
<polygon fill="#000000" stroke="#000000" points="3991.286,-162.7682 3985.0781,-171.3538 3995.2851,-168.5134 3991.286,-162.7682"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge70" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.554,-165.43C4004.7013,-158.0426 4017.8195,-150.8503 4031,-147 4161.2303,-108.9569 6347.8097,-175.2936 6473,-123 6495.5909,-113.5635 6514.5241,-92.1392 6526.0252,-76.5648"/>
<polygon fill="#000000" stroke="#000000" points="3991.2789,-162.7492 3985.073,-171.3363 3995.2793,-168.4935 3991.2789,-162.7492"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge71" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.5522,-165.4241C4004.6995,-158.0362 4017.818,-150.8451 4031,-147 4172.6047,-105.6947 6551.2821,-183.0759 6686,-123 6707.345,-113.4814 6724.3601,-92.0738 6734.5304,-76.5257"/>
<polygon fill="#000000" stroke="#000000" points="3991.2768,-162.7436 3985.0715,-171.3311 3995.2776,-168.4877 3991.2768,-162.7436"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge72" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.8,-165.6231C3920.2439,-158.1566 3906.6242,-150.8649 3893,-147 3714.3233,-96.3132 729.1566,-171.9636 550,-123 516.8906,-113.9512 483.4476,-92.4481 462.0538,-76.7494"/>
<polygon fill="#000000" stroke="#000000" points="3929.9583,-168.603 3940.2006,-171.3131 3933.8839,-162.8073 3929.9583,-168.603"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge73" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.8011,-165.6192C3920.2451,-158.1523 3906.6252,-150.8614 3893,-147 3700.4669,-92.4361 480.0802,-188.5356 291,-123 264.446,-113.7963 239.804,-92.3247 224.3828,-76.6757"/>
<polygon fill="#000000" stroke="#000000" points="3929.9594,-168.599 3940.2016,-171.3097 3933.8852,-162.8035 3929.9594,-168.599"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge74" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.799,-165.6267C3920.2428,-158.1604 3906.6233,-150.868 3893,-147 3809.0651,-123.1685 830.9156,-160.2202 752,-123 731.7905,-113.4683 716.4493,-92.291 707.3759,-76.7929"/>
<polygon fill="#000000" stroke="#000000" points="3929.9573,-168.6065 3940.1997,-171.3162 3933.8826,-162.8106 3929.9573,-168.6065"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge75" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7976,-165.6317C3920.2413,-158.1659 3906.622,-150.8725 3893,-147 3738.5051,-103.0793 1156.0885,-168.3258 1002,-123 971.0456,-113.8946 940.4217,-92.4031 920.9324,-76.7225"/>
<polygon fill="#000000" stroke="#000000" points="3929.9559,-168.6115 3940.1985,-171.3207 3933.8809,-162.8154 3929.9559,-168.6115"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge76" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7939,-165.6446C3920.2373,-158.18 3906.6187,-150.8841 3893,-147 3764.7196,-110.4143 1620.6268,-158.3485 1492,-123 1458.9034,-113.9046 1425.4577,-92.411 1404.0599,-76.7272"/>
<polygon fill="#000000" stroke="#000000" points="3929.9522,-168.6244 3940.1952,-171.332 3933.8764,-162.8278 3929.9522,-168.6244"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge77" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.796,-165.6372C3920.2396,-158.1719 3906.6206,-150.8775 3893,-147 3750.8634,-106.5372 1372.5771,-171.5622 1233,-123 1206.4569,-113.765 1181.8126,-92.2998 1166.388,-76.6607"/>
<polygon fill="#000000" stroke="#000000" points="3929.9543,-168.617 3940.1971,-171.3255 3933.879,-162.8207 3929.9543,-168.617"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side -->
<g id="edge78" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7919,-165.6516C3920.2351,-158.1876 3906.6169,-150.8903 3893,-147 3775.5263,-113.438 1804.4148,-175.2977 1694,-123 1673.8061,-113.4352 1658.4618,-92.2644 1649.3835,-76.7769"/>
<polygon fill="#000000" stroke="#000000" points="3929.9502,-168.6314 3940.1935,-171.3382 3933.8739,-162.8344 3929.9502,-168.6314"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side -->
<g id="edge79" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7888,-165.6623C3920.2317,-158.1993 3906.6142,-150.8999 3893,-147 3684.8016,-87.3606 2151.6466,-184.533 1944,-123 1913.064,-113.8326 1882.4363,-92.3536 1862.9411,-76.6929"/>
<polygon fill="#000000" stroke="#000000" points="3929.9472,-168.6421 3940.1908,-171.3476 3933.8702,-162.8446 3929.9472,-168.6421"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7798,-165.6938C3920.2219,-158.2337 3906.6061,-150.928 3893,-147 3737.2284,-102.0298 2590.1975,-166.4679 2434,-123 2400.9329,-113.7978 2367.4813,-92.3259 2346.074,-76.6764"/>
<polygon fill="#000000" stroke="#000000" points="3929.9382,-168.6736 3940.1828,-171.3753 3933.8591,-162.8747 3929.9382,-168.6736"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7852,-165.6749C3920.2278,-158.213 3906.611,-150.9111 3893,-147 3709.5174,-94.2761 2355.1504,-186.1785 2175,-123 2148.4798,-113.6994 2123.8309,-92.2475 2108.3989,-76.6295"/>
<polygon fill="#000000" stroke="#000000" points="3929.9436,-168.6547 3940.1876,-171.3587 3933.8657,-162.8567 3929.9436,-168.6547"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.774,-165.7139C3920.2155,-158.2556 3906.6009,-150.946 3893,-147 3825.9201,-127.5384 2699.0007,-153.1561 2636,-123 2615.8454,-113.3527 2600.4934,-92.198 2591.4025,-76.7368"/>
<polygon fill="#000000" stroke="#000000" points="3929.9325,-168.6937 3940.1777,-171.393 3933.852,-162.8939 3929.9325,-168.6937"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side -->
<g id="edge83" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu5_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7634,-165.75C3920.204,-158.295 3906.5915,-150.9782 3893,-147 3678.1718,-84.1208 3100.2466,-187.833 2886,-123 2855.1172,-113.6546 2824.4788,-92.2118 2804.9665,-76.6081"/>
<polygon fill="#000000" stroke="#000000" points="3929.9221,-168.7298 3940.1684,-171.4248 3933.8391,-162.9283 3929.9221,-168.7298"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side -->
<g id="edge84" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.9537,-165.6812C4005.0535,-158.39 4018.0401,-151.1937 4031,-147 4106.4393,-122.5885 4316.3265,-158.9481 4387,-123 4406.9161,-112.8696 4422.3147,-91.8093 4431.4817,-76.5022"/>
<polygon fill="#000000" stroke="#000000" points="3991.7538,-162.9462 3985.493,-171.4933 3995.7174,-168.7159 3991.7538,-162.9462"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side -->
<g id="edge85" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3998.5942,-165.7958C4008.8619,-159.3606 4020.2101,-152.6233 4031,-147 4086.6819,-117.9804 4154.0114,-90.665 4196.6783,-74.2593"/>
<polygon fill="#000000" stroke="#000000" points="3996.4458,-163.0144 3989.8903,-171.3376 4000.2055,-168.9191 3996.4458,-163.0144"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side -->
<g id="edge86" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.8964,-165.5003C4004.9917,-158.1949 4017.9901,-151.0357 4031,-147 4149.5422,-110.2277 4475.284,-172.7305 4589,-123 4611.2857,-113.254 4630.1505,-92.1186 4641.7233,-76.6888"/>
<polygon fill="#000000" stroke="#000000" points="3991.6854,-162.7735 3985.4424,-171.3337 3995.661,-168.5351 3991.6854,-162.7735"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side -->
<g id="edge87" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu6_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3993.6013,-165.5888C4004.7526,-158.2148 4017.8613,-150.9904 4031,-147 4113.0093,-122.0928 4724.1125,-158.769 4802,-123 4823.1007,-113.3097 4840.0539,-92.1634 4850.2801,-76.7159"/>
<polygon fill="#000000" stroke="#000000" points="3991.3363,-162.9002 3985.1145,-171.4758 3995.3261,-168.6519 3991.3363,-162.9002"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side -->
<g id="edge88" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_icache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.4343,-165.7428C3919.9305,-158.3646 3906.4374,-151.0982 3893,-147 3672.9798,-79.8977 3596.6563,-187.9802 3376,-123 3343.2882,-113.3668 3310.0288,-92.2094 3288.5608,-76.7436"/>
<polygon fill="#000000" stroke="#000000" points="3929.5542,-168.6961 3939.8097,-171.3562 3933.4514,-162.8813 3929.5542,-168.6961"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side -->
<g id="edge89" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dcache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.7476,-165.8039C3920.1867,-158.3538 3906.5774,-151.0263 3893,-147 3727.5929,-97.9489 3279.3157,-181.4733 3117,-123 3090.5596,-113.475 3065.8945,-92.0687 3050.4369,-76.5226"/>
<polygon fill="#000000" stroke="#000000" points="3929.9064,-168.7837 3940.1545,-171.4723 3933.8198,-162.9798 3929.9064,-168.7837"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side -->
<g id="edge90" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_itb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3931.0851,-165.7896C3919.6367,-158.4909 3906.2673,-151.2623 3893,-147 3826.1617,-125.5272 3640.4338,-155.1008 3578,-123 3558.2582,-112.8496 3542.9226,-92.014 3533.7207,-76.7603"/>
<polygon fill="#000000" stroke="#000000" points="3929.166,-168.7166 3939.4318,-171.3366 3933.0405,-162.8867 3929.166,-168.7166"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side -->
<g id="edge91" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu7_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="#000000" d="M3925.1212,-165.9502C3914.7764,-159.6702 3903.5181,-152.9732 3893,-147 3848.2039,-121.5602 3795.542,-94.0378 3761.5106,-76.5555"/>
<polygon fill="#000000" stroke="#000000" points="3923.5768,-169.1081 3933.9354,-171.3329 3927.2252,-163.134 3923.5768,-169.1081"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node127" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4051.5,-171.5C4051.5,-171.5 4152.5,-171.5 4152.5,-171.5 4158.5,-171.5 4164.5,-177.5 4164.5,-183.5 4164.5,-183.5 4164.5,-195.5 4164.5,-195.5 4164.5,-201.5 4158.5,-207.5 4152.5,-207.5 4152.5,-207.5 4051.5,-207.5 4051.5,-207.5 4045.5,-207.5 4039.5,-201.5 4039.5,-195.5 4039.5,-195.5 4039.5,-183.5 4039.5,-183.5 4039.5,-177.5 4045.5,-171.5 4051.5,-171.5"/>
<text text-anchor="middle" x="4102" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge92" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="#000000" d="M4090.7373,-171.285C4076.8942,-148.8968 4053.2929,-110.7268 4037.4275,-85.068"/>
<polygon fill="#000000" stroke="#000000" points="4040.4031,-83.225 4032.167,-76.5603 4034.4493,-86.9064 4040.4031,-83.225"/>
</g>
</g>
</svg>
